<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/akiel/trunk/pub/signalmesh/modules/afm/impl/gwsynthesis/afm.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/akiel/trunk/pub/signalmesh/modules/afm/src/pins.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/akiel/trunk/pub/signalmesh/modules/afm/src/fpga_project.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jan 24 18:05:36 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>236</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>156</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>bank1_3v3_xtal_in</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>bank1_3v3_xtal_in_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.696</td>
<td>85.500
<td>0.000</td>
<td>5.848</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
<td>bank1_3v3_xtal_in</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>rpll_inst/rpll_inst_s4/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.696</td>
<td>85.500
<td>0.000</td>
<td>5.848</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
<td>bank1_3v3_xtal_in</td>
<td>rpll_inst/rpll_inst_s4/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>rpll_inst/rpll_inst_s4/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.392</td>
<td>42.750
<td>0.000</td>
<td>11.696</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
<td>bank1_3v3_xtal_in</td>
<td>rpll_inst/rpll_inst_s4/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>rpll_inst/rpll_inst_s4/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>35.088</td>
<td>28.500
<td>0.000</td>
<td>17.544</td>
<td>bank1_3v3_xtal_in_ibuf/I</td>
<td>bank1_3v3_xtal_in</td>
<td>rpll_inst/rpll_inst_s4/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>85.500(MHz)</td>
<td>108.291(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of bank1_3v3_xtal_in!</h4>
<h4>No timing paths to get frequency of rpll_inst/rpll_inst_s4/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_inst/rpll_inst_s4/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rpll_inst/rpll_inst_s4/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>bank1_3v3_xtal_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>bank1_3v3_xtal_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_inst/rpll_inst_s4/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.462</td>
<td>onboard_led0_counter_0_s0/Q</td>
<td>onboard_led1_counter_22_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.834</td>
</tr>
<tr>
<td>2</td>
<td>2.598</td>
<td>onboard_led0_counter_0_s0/Q</td>
<td>onboard_led1_counter_20_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.697</td>
</tr>
<tr>
<td>3</td>
<td>2.598</td>
<td>onboard_led0_counter_0_s0/Q</td>
<td>onboard_led1_counter_21_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.697</td>
</tr>
<tr>
<td>4</td>
<td>2.798</td>
<td>red_led_counter_21_s0/Q</td>
<td>red_led_counter_16_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.498</td>
</tr>
<tr>
<td>5</td>
<td>2.833</td>
<td>onboard_led0_counter_0_s0/Q</td>
<td>onboard_led1_counter_23_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.462</td>
</tr>
<tr>
<td>6</td>
<td>3.157</td>
<td>red_led_counter_21_s0/Q</td>
<td>red_led_counter_12_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.139</td>
</tr>
<tr>
<td>7</td>
<td>3.228</td>
<td>red_led_counter_21_s0/Q</td>
<td>red_led_counter_0_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>8</td>
<td>3.228</td>
<td>red_led_counter_21_s0/Q</td>
<td>red_led_counter_2_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>9</td>
<td>3.228</td>
<td>red_led_counter_21_s0/Q</td>
<td>red_led_counter_7_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>8.068</td>
</tr>
<tr>
<td>10</td>
<td>3.312</td>
<td>red_led_counter_21_s0/Q</td>
<td>red_led_toggle_en_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.984</td>
</tr>
<tr>
<td>11</td>
<td>3.451</td>
<td>red_led_counter_2_s0/Q</td>
<td>red_led_counter_22_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.845</td>
</tr>
<tr>
<td>12</td>
<td>3.485</td>
<td>onboard_led0_counter_5_s0/Q</td>
<td>onboard_led0_counter_5_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.811</td>
</tr>
<tr>
<td>13</td>
<td>3.486</td>
<td>red_led_counter_21_s0/Q</td>
<td>red_led_counter_17_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.810</td>
</tr>
<tr>
<td>14</td>
<td>3.565</td>
<td>red_led_counter_21_s0/Q</td>
<td>red_led_counter_11_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.731</td>
</tr>
<tr>
<td>15</td>
<td>3.630</td>
<td>red_led_counter_21_s0/Q</td>
<td>red_led_counter_9_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.666</td>
</tr>
<tr>
<td>16</td>
<td>3.664</td>
<td>red_led_counter_21_s0/Q</td>
<td>red_led_counter_4_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.632</td>
</tr>
<tr>
<td>17</td>
<td>3.664</td>
<td>red_led_counter_21_s0/Q</td>
<td>red_led_counter_15_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.632</td>
</tr>
<tr>
<td>18</td>
<td>3.664</td>
<td>red_led_counter_21_s0/Q</td>
<td>red_led_counter_21_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.632</td>
</tr>
<tr>
<td>19</td>
<td>3.696</td>
<td>onboard_led0_counter_0_s0/Q</td>
<td>onboard_led1_counter_24_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.600</td>
</tr>
<tr>
<td>20</td>
<td>3.761</td>
<td>onboard_led0_counter_5_s0/Q</td>
<td>onboard_led0_counter_22_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.535</td>
</tr>
<tr>
<td>21</td>
<td>3.837</td>
<td>onboard_led1_counter_9_s0/Q</td>
<td>onboard_led1_counter_13_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.459</td>
</tr>
<tr>
<td>22</td>
<td>3.912</td>
<td>onboard_led1_counter_9_s0/Q</td>
<td>onboard_led1_counter_14_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.384</td>
</tr>
<tr>
<td>23</td>
<td>3.915</td>
<td>red_led_counter_2_s0/Q</td>
<td>red_led_counter_25_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.381</td>
</tr>
<tr>
<td>24</td>
<td>3.915</td>
<td>red_led_counter_2_s0/Q</td>
<td>red_led_counter_24_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.381</td>
</tr>
<tr>
<td>25</td>
<td>3.924</td>
<td>red_led_counter_2_s0/Q</td>
<td>red_led_counter_23_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>11.696</td>
<td>0.000</td>
<td>7.372</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.557</td>
<td>red_led_toggle_en_s0/Q</td>
<td>red_led_state_q_s1/CE</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>bank3_1v8_led_0_s3/Q</td>
<td>bank3_1v8_led_0_s3/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>red_led_state_q_s1/Q</td>
<td>red_led_state_q_s1/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>onboard_led1_counter_10_s0/Q</td>
<td>onboard_led1_counter_10_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>onboard_led1_counter_15_s0/Q</td>
<td>onboard_led1_counter_15_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>onboard_led0_counter_3_s0/Q</td>
<td>onboard_led0_counter_3_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>onboard_led0_counter_5_s0/Q</td>
<td>onboard_led0_counter_5_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>onboard_led0_counter_14_s0/Q</td>
<td>onboard_led0_counter_14_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>onboard_led0_counter_21_s0/Q</td>
<td>onboard_led0_counter_21_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>onboard_led0_counter_23_s0/Q</td>
<td>onboard_led0_counter_23_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>red_led_counter_12_s0/Q</td>
<td>red_led_counter_12_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>red_led_counter_15_s0/Q</td>
<td>red_led_counter_15_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>red_led_counter_20_s0/Q</td>
<td>red_led_counter_20_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>red_led_counter_24_s0/Q</td>
<td>red_led_counter_24_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>onboard_led1_counter_12_s0/Q</td>
<td>onboard_led1_counter_12_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>onboard_led1_counter_13_s0/Q</td>
<td>onboard_led1_counter_13_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>onboard_led1_counter_16_s0/Q</td>
<td>onboard_led1_counter_16_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>onboard_led0_counter_0_s0/Q</td>
<td>onboard_led0_counter_0_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>onboard_led0_counter_11_s0/Q</td>
<td>onboard_led0_counter_11_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>onboard_led0_counter_17_s0/Q</td>
<td>onboard_led0_counter_17_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>red_led_counter_4_s0/Q</td>
<td>red_led_counter_4_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>red_led_counter_10_s0/Q</td>
<td>red_led_counter_10_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.710</td>
<td>onboard_led1_counter_18_s0/Q</td>
<td>onboard_led1_counter_18_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>24</td>
<td>0.710</td>
<td>onboard_led1_counter_20_s0/Q</td>
<td>onboard_led1_counter_20_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>25</td>
<td>0.710</td>
<td>onboard_led0_counter_4_s0/Q</td>
<td>onboard_led0_counter_4_s0/D</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.594</td>
<td>4.844</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>red_led_counter_24_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.594</td>
<td>4.844</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>red_led_counter_22_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.594</td>
<td>4.844</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>red_led_counter_18_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.594</td>
<td>4.844</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>red_led_counter_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.594</td>
<td>4.844</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>onboard_led0_counter_19_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.594</td>
<td>4.844</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>onboard_led1_counter_12_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.594</td>
<td>4.844</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>onboard_led1_counter_13_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.594</td>
<td>4.844</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>onboard_led0_counter_20_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.594</td>
<td>4.844</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>onboard_led1_counter_14_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.594</td>
<td>4.844</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
<td>onboard_led1_counter_15_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>onboard_led0_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.684</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>n236_s3/I0</td>
</tr>
<tr>
<td>6.783</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">n236_s3/F</td>
</tr>
<tr>
<td>9.131</td>
<td>2.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>n226_s3/I1</td>
</tr>
<tr>
<td>9.757</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">n226_s3/F</td>
</tr>
<tr>
<td>11.393</td>
<td>1.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>n221_s3/I1</td>
</tr>
<tr>
<td>12.454</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">n221_s3/F</td>
</tr>
<tr>
<td>12.875</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>n222_s2/I2</td>
</tr>
<tr>
<td>13.697</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">n222_s2/F</td>
</tr>
<tr>
<td>13.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" font-weight:bold;">onboard_led1_counter_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>onboard_led1_counter_22_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>onboard_led1_counter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.608, 40.841%; route: 4.768, 53.971%; tC2Q: 0.458, 5.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>onboard_led0_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.684</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>n236_s3/I0</td>
</tr>
<tr>
<td>6.783</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">n236_s3/F</td>
</tr>
<tr>
<td>9.131</td>
<td>2.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>n226_s3/I1</td>
</tr>
<tr>
<td>9.757</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">n226_s3/F</td>
</tr>
<tr>
<td>11.418</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>n223_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">n223_s3/F</td>
</tr>
<tr>
<td>12.528</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>n224_s2/I1</td>
</tr>
<tr>
<td>13.560</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">n224_s2/F</td>
</tr>
<tr>
<td>13.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>onboard_led1_counter_20_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>onboard_led1_counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 44.335%; route: 4.383, 50.395%; tC2Q: 0.458, 5.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>onboard_led0_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.684</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>n236_s3/I0</td>
</tr>
<tr>
<td>6.783</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">n236_s3/F</td>
</tr>
<tr>
<td>9.131</td>
<td>2.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>n226_s3/I1</td>
</tr>
<tr>
<td>9.757</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">n226_s3/F</td>
</tr>
<tr>
<td>11.418</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>n223_s3/I1</td>
</tr>
<tr>
<td>12.517</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">n223_s3/F</td>
</tr>
<tr>
<td>12.528</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>n223_s2/I2</td>
</tr>
<tr>
<td>13.560</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" background: #97FFFF;">n223_s2/F</td>
</tr>
<tr>
<td>13.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">onboard_led1_counter_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>onboard_led1_counter_21_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>onboard_led1_counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 44.335%; route: 4.383, 50.395%; tC2Q: 0.458, 5.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>red_led_counter_21_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C29[1][B]</td>
<td style=" font-weight:bold;">red_led_counter_21_s0/Q</td>
</tr>
<tr>
<td>7.119</td>
<td>1.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>n20_s8/I3</td>
</tr>
<tr>
<td>8.218</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">n20_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>10.224</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>10.230</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>n20_s0/I3</td>
</tr>
<tr>
<td>11.052</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">n20_s0/F</td>
</tr>
<tr>
<td>12.539</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>n57_s2/I0</td>
</tr>
<tr>
<td>13.361</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">n57_s2/F</td>
</tr>
<tr>
<td>13.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>red_led_counter_16_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>red_led_counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 44.421%; route: 4.265, 50.185%; tC2Q: 0.458, 5.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>onboard_led0_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.684</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>n236_s3/I0</td>
</tr>
<tr>
<td>6.783</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">n236_s3/F</td>
</tr>
<tr>
<td>9.131</td>
<td>2.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>n226_s3/I1</td>
</tr>
<tr>
<td>9.757</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">n226_s3/F</td>
</tr>
<tr>
<td>11.393</td>
<td>1.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[3][A]</td>
<td>n221_s3/I1</td>
</tr>
<tr>
<td>12.492</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C24[3][A]</td>
<td style=" background: #97FFFF;">n221_s3/F</td>
</tr>
<tr>
<td>12.503</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>n221_s2/I1</td>
</tr>
<tr>
<td>13.325</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" background: #97FFFF;">n221_s2/F</td>
</tr>
<tr>
<td>13.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" font-weight:bold;">onboard_led1_counter_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>onboard_led1_counter_23_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>onboard_led1_counter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 43.084%; route: 4.358, 51.500%; tC2Q: 0.458, 5.416%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>red_led_counter_21_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C29[1][B]</td>
<td style=" font-weight:bold;">red_led_counter_21_s0/Q</td>
</tr>
<tr>
<td>7.119</td>
<td>1.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>n20_s8/I3</td>
</tr>
<tr>
<td>8.218</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">n20_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>10.224</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>10.230</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>n20_s0/I3</td>
</tr>
<tr>
<td>11.052</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">n20_s0/F</td>
</tr>
<tr>
<td>11.903</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>n61_s2/I2</td>
</tr>
<tr>
<td>13.002</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" background: #97FFFF;">n61_s2/F</td>
</tr>
<tr>
<td>13.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>red_led_counter_12_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>red_led_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 49.786%; route: 3.629, 44.583%; tC2Q: 0.458, 5.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>red_led_counter_21_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C29[1][B]</td>
<td style=" font-weight:bold;">red_led_counter_21_s0/Q</td>
</tr>
<tr>
<td>7.119</td>
<td>1.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>n20_s8/I3</td>
</tr>
<tr>
<td>8.218</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">n20_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>10.224</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>10.230</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>n20_s0/I3</td>
</tr>
<tr>
<td>11.052</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">n20_s0/F</td>
</tr>
<tr>
<td>11.899</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>n73_s2/I1</td>
</tr>
<tr>
<td>12.931</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">n73_s2/F</td>
</tr>
<tr>
<td>12.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" font-weight:bold;">red_led_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>red_led_counter_0_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>red_led_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 49.392%; route: 3.625, 44.928%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>red_led_counter_21_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C29[1][B]</td>
<td style=" font-weight:bold;">red_led_counter_21_s0/Q</td>
</tr>
<tr>
<td>7.119</td>
<td>1.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>n20_s8/I3</td>
</tr>
<tr>
<td>8.218</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">n20_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>10.224</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>10.230</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>n20_s0/I3</td>
</tr>
<tr>
<td>11.052</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">n20_s0/F</td>
</tr>
<tr>
<td>11.899</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>n71_s2/I2</td>
</tr>
<tr>
<td>12.931</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">n71_s2/F</td>
</tr>
<tr>
<td>12.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">red_led_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>red_led_counter_2_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>red_led_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 49.392%; route: 3.625, 44.928%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>red_led_counter_21_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C29[1][B]</td>
<td style=" font-weight:bold;">red_led_counter_21_s0/Q</td>
</tr>
<tr>
<td>7.119</td>
<td>1.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>n20_s8/I3</td>
</tr>
<tr>
<td>8.218</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">n20_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>10.224</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>10.230</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>n20_s0/I3</td>
</tr>
<tr>
<td>11.052</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">n20_s0/F</td>
</tr>
<tr>
<td>11.899</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>n66_s2/I0</td>
</tr>
<tr>
<td>12.931</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" background: #97FFFF;">n66_s2/F</td>
</tr>
<tr>
<td>12.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" font-weight:bold;">red_led_counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>red_led_counter_7_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][B]</td>
<td>red_led_counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 49.392%; route: 3.625, 44.928%; tC2Q: 0.458, 5.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_toggle_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>red_led_counter_21_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C29[1][B]</td>
<td style=" font-weight:bold;">red_led_counter_21_s0/Q</td>
</tr>
<tr>
<td>7.119</td>
<td>1.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>n20_s8/I3</td>
</tr>
<tr>
<td>8.218</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">n20_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>10.224</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>10.230</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>n20_s0/I3</td>
</tr>
<tr>
<td>11.052</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">n20_s0/F</td>
</tr>
<tr>
<td>12.847</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">red_led_toggle_en_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>red_led_toggle_en_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>red_led_toggle_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 36.987%; route: 4.573, 57.272%; tC2Q: 0.458, 5.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>red_led_counter_2_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">red_led_counter_2_s0/Q</td>
</tr>
<tr>
<td>5.744</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>n67_s3/I2</td>
</tr>
<tr>
<td>6.843</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">n67_s3/F</td>
</tr>
<tr>
<td>8.016</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>n53_s5/I2</td>
</tr>
<tr>
<td>8.838</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">n53_s5/F</td>
</tr>
<tr>
<td>10.158</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>n48_s4/I3</td>
</tr>
<tr>
<td>11.184</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">n48_s4/F</td>
</tr>
<tr>
<td>11.608</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>n51_s2/I1</td>
</tr>
<tr>
<td>12.707</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">n51_s2/F</td>
</tr>
<tr>
<td>12.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>red_led_counter_22_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>red_led_counter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.046, 51.577%; route: 3.340, 42.580%; tC2Q: 0.458, 5.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>onboard_led0_counter_5_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.479</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>n126_s5/I0</td>
</tr>
<tr>
<td>7.511</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">n126_s5/F</td>
</tr>
<tr>
<td>7.517</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>n126_s3/I2</td>
</tr>
<tr>
<td>8.339</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">n126_s3/F</td>
</tr>
<tr>
<td>9.148</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][B]</td>
<td>n126_s8/I1</td>
</tr>
<tr>
<td>10.247</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R16C15[0][B]</td>
<td style=" background: #97FFFF;">n126_s8/F</td>
</tr>
<tr>
<td>11.575</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>n171_s2/I2</td>
</tr>
<tr>
<td>12.674</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">n171_s2/F</td>
</tr>
<tr>
<td>12.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>onboard_led0_counter_5_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>onboard_led0_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 51.876%; route: 3.301, 42.257%; tC2Q: 0.458, 5.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>red_led_counter_21_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C29[1][B]</td>
<td style=" font-weight:bold;">red_led_counter_21_s0/Q</td>
</tr>
<tr>
<td>7.119</td>
<td>1.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>n20_s8/I3</td>
</tr>
<tr>
<td>8.218</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">n20_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>10.224</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>10.230</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>n20_s0/I3</td>
</tr>
<tr>
<td>11.052</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">n20_s0/F</td>
</tr>
<tr>
<td>12.046</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>n56_s2/I2</td>
</tr>
<tr>
<td>12.672</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" background: #97FFFF;">n56_s2/F</td>
</tr>
<tr>
<td>12.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" font-weight:bold;">red_led_counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>red_led_counter_17_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>red_led_counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 45.827%; route: 3.772, 48.304%; tC2Q: 0.458, 5.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>red_led_counter_21_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C29[1][B]</td>
<td style=" font-weight:bold;">red_led_counter_21_s0/Q</td>
</tr>
<tr>
<td>7.119</td>
<td>1.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>n20_s8/I3</td>
</tr>
<tr>
<td>8.218</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">n20_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>10.224</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>10.230</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>n20_s0/I3</td>
</tr>
<tr>
<td>11.052</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">n20_s0/F</td>
</tr>
<tr>
<td>11.562</td>
<td>0.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>n62_s2/I0</td>
</tr>
<tr>
<td>12.594</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" background: #97FFFF;">n62_s2/F</td>
</tr>
<tr>
<td>12.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">red_led_counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>red_led_counter_11_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>red_led_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 51.544%; route: 3.288, 42.527%; tC2Q: 0.458, 5.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>red_led_counter_21_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C29[1][B]</td>
<td style=" font-weight:bold;">red_led_counter_21_s0/Q</td>
</tr>
<tr>
<td>7.119</td>
<td>1.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>n20_s8/I3</td>
</tr>
<tr>
<td>8.218</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">n20_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>10.224</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>10.230</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>n20_s0/I3</td>
</tr>
<tr>
<td>11.052</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">n20_s0/F</td>
</tr>
<tr>
<td>11.903</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>n64_s2/I2</td>
</tr>
<tr>
<td>12.529</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" background: #97FFFF;">n64_s2/F</td>
</tr>
<tr>
<td>12.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" font-weight:bold;">red_led_counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>red_led_counter_9_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[2][A]</td>
<td>red_led_counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 46.688%; route: 3.629, 47.334%; tC2Q: 0.458, 5.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>red_led_counter_21_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C29[1][B]</td>
<td style=" font-weight:bold;">red_led_counter_21_s0/Q</td>
</tr>
<tr>
<td>7.119</td>
<td>1.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>n20_s8/I3</td>
</tr>
<tr>
<td>8.218</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">n20_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>10.224</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>10.230</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>n20_s0/I3</td>
</tr>
<tr>
<td>11.032</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">n20_s0/F</td>
</tr>
<tr>
<td>11.462</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>n69_s2/I0</td>
</tr>
<tr>
<td>12.494</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">n69_s2/F</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">red_led_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>red_led_counter_4_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>red_led_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.965, 51.954%; route: 3.208, 42.041%; tC2Q: 0.458, 6.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>red_led_counter_21_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C29[1][B]</td>
<td style=" font-weight:bold;">red_led_counter_21_s0/Q</td>
</tr>
<tr>
<td>7.119</td>
<td>1.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>n20_s8/I3</td>
</tr>
<tr>
<td>8.218</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">n20_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>10.224</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>10.230</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>n20_s0/I3</td>
</tr>
<tr>
<td>11.032</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">n20_s0/F</td>
</tr>
<tr>
<td>11.462</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>n58_s2/I2</td>
</tr>
<tr>
<td>12.494</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">n58_s2/F</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">red_led_counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>red_led_counter_15_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>red_led_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.965, 51.954%; route: 3.208, 42.041%; tC2Q: 0.458, 6.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>red_led_counter_21_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C29[1][B]</td>
<td style=" font-weight:bold;">red_led_counter_21_s0/Q</td>
</tr>
<tr>
<td>7.119</td>
<td>1.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>n20_s8/I3</td>
</tr>
<tr>
<td>8.218</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" background: #97FFFF;">n20_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>10.224</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>10.230</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][B]</td>
<td>n20_s0/I3</td>
</tr>
<tr>
<td>11.032</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R15C29[3][B]</td>
<td style=" background: #97FFFF;">n20_s0/F</td>
</tr>
<tr>
<td>11.462</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>n52_s2/I0</td>
</tr>
<tr>
<td>12.494</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td style=" background: #97FFFF;">n52_s2/F</td>
</tr>
<tr>
<td>12.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td style=" font-weight:bold;">red_led_counter_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>red_led_counter_21_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>red_led_counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.965, 51.954%; route: 3.208, 42.041%; tC2Q: 0.458, 6.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>onboard_led0_counter_0_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_0_s0/Q</td>
</tr>
<tr>
<td>5.684</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>n236_s3/I0</td>
</tr>
<tr>
<td>6.783</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">n236_s3/F</td>
</tr>
<tr>
<td>9.131</td>
<td>2.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[3][B]</td>
<td>n226_s3/I1</td>
</tr>
<tr>
<td>9.757</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R16C21[3][B]</td>
<td style=" background: #97FFFF;">n226_s3/F</td>
</tr>
<tr>
<td>10.603</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>n220_s3/I0</td>
</tr>
<tr>
<td>11.425</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td style=" background: #97FFFF;">n220_s3/F</td>
</tr>
<tr>
<td>11.430</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>n220_s5/I3</td>
</tr>
<tr>
<td>12.462</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" background: #97FFFF;">n220_s5/F</td>
</tr>
<tr>
<td>12.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>onboard_led1_counter_24_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>onboard_led1_counter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 47.095%; route: 3.562, 46.874%; tC2Q: 0.458, 6.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>onboard_led0_counter_5_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_5_s0/Q</td>
</tr>
<tr>
<td>6.479</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>n168_s4/I1</td>
</tr>
<tr>
<td>7.511</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C17[2][A]</td>
<td style=" background: #97FFFF;">n168_s4/F</td>
</tr>
<tr>
<td>7.522</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>n155_s3/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C17[2][B]</td>
<td style=" background: #97FFFF;">n155_s3/F</td>
</tr>
<tr>
<td>9.656</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[3][A]</td>
<td>n154_s5/I3</td>
</tr>
<tr>
<td>10.478</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C15[3][A]</td>
<td style=" background: #97FFFF;">n154_s5/F</td>
</tr>
<tr>
<td>11.299</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>n154_s2/I1</td>
</tr>
<tr>
<td>12.398</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td style=" background: #97FFFF;">n154_s2/F</td>
</tr>
<tr>
<td>12.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>onboard_led0_counter_22_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>onboard_led0_counter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 50.100%; route: 3.302, 43.817%; tC2Q: 0.458, 6.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led1_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>onboard_led1_counter_9_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_9_s0/Q</td>
</tr>
<tr>
<td>5.745</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[3][A]</td>
<td>n192_s5/I1</td>
</tr>
<tr>
<td>6.844</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C21[3][A]</td>
<td style=" background: #97FFFF;">n192_s5/F</td>
</tr>
<tr>
<td>7.824</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>n192_s3/I0</td>
</tr>
<tr>
<td>8.856</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C24[2][A]</td>
<td style=" background: #97FFFF;">n192_s3/F</td>
</tr>
<tr>
<td>9.675</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>n192_s10/I1</td>
</tr>
<tr>
<td>10.774</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">n192_s10/F</td>
</tr>
<tr>
<td>11.290</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>n231_s2/I0</td>
</tr>
<tr>
<td>12.322</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">n231_s2/F</td>
</tr>
<tr>
<td>12.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>onboard_led1_counter_13_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>onboard_led1_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 57.139%; route: 2.739, 36.716%; tC2Q: 0.458, 6.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led1_counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>onboard_led1_counter_9_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_9_s0/Q</td>
</tr>
<tr>
<td>5.745</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[3][A]</td>
<td>n192_s5/I1</td>
</tr>
<tr>
<td>6.844</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C21[3][A]</td>
<td style=" background: #97FFFF;">n192_s5/F</td>
</tr>
<tr>
<td>7.824</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>n192_s3/I0</td>
</tr>
<tr>
<td>8.856</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C24[2][A]</td>
<td style=" background: #97FFFF;">n192_s3/F</td>
</tr>
<tr>
<td>9.675</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>n192_s10/I1</td>
</tr>
<tr>
<td>10.774</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C21[2][B]</td>
<td style=" background: #97FFFF;">n192_s10/F</td>
</tr>
<tr>
<td>11.621</td>
<td>0.846</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>n230_s2/I2</td>
</tr>
<tr>
<td>12.247</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">n230_s2/F</td>
</tr>
<tr>
<td>12.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" font-weight:bold;">onboard_led1_counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>onboard_led1_counter_14_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C23[0][B]</td>
<td>onboard_led1_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 52.222%; route: 3.069, 41.570%; tC2Q: 0.458, 6.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>red_led_counter_2_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">red_led_counter_2_s0/Q</td>
</tr>
<tr>
<td>5.744</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>n67_s3/I2</td>
</tr>
<tr>
<td>6.843</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">n67_s3/F</td>
</tr>
<tr>
<td>8.016</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>n53_s5/I2</td>
</tr>
<tr>
<td>8.838</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">n53_s5/F</td>
</tr>
<tr>
<td>10.158</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>n48_s4/I3</td>
</tr>
<tr>
<td>11.190</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">n48_s4/F</td>
</tr>
<tr>
<td>11.212</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>n48_s2/I2</td>
</tr>
<tr>
<td>12.244</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">n48_s2/F</td>
</tr>
<tr>
<td>12.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" font-weight:bold;">red_led_counter_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>red_led_counter_25_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>red_led_counter_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 53.991%; route: 2.937, 39.799%; tC2Q: 0.458, 6.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>red_led_counter_2_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">red_led_counter_2_s0/Q</td>
</tr>
<tr>
<td>5.744</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>n67_s3/I2</td>
</tr>
<tr>
<td>6.843</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">n67_s3/F</td>
</tr>
<tr>
<td>8.016</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>n53_s5/I2</td>
</tr>
<tr>
<td>8.838</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">n53_s5/F</td>
</tr>
<tr>
<td>10.158</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>n48_s4/I3</td>
</tr>
<tr>
<td>11.190</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">n48_s4/F</td>
</tr>
<tr>
<td>11.212</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>n49_s3/I2</td>
</tr>
<tr>
<td>12.244</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">n49_s3/F</td>
</tr>
<tr>
<td>12.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">red_led_counter_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>red_led_counter_24_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>red_led_counter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 53.991%; route: 2.937, 39.799%; tC2Q: 0.458, 6.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.159</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>4.863</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>red_led_counter_2_s0/CLK</td>
</tr>
<tr>
<td>5.321</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">red_led_counter_2_s0/Q</td>
</tr>
<tr>
<td>5.744</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>n67_s3/I2</td>
</tr>
<tr>
<td>6.843</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">n67_s3/F</td>
</tr>
<tr>
<td>8.016</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>n53_s5/I2</td>
</tr>
<tr>
<td>8.838</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">n53_s5/F</td>
</tr>
<tr>
<td>10.158</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>n48_s4/I3</td>
</tr>
<tr>
<td>11.184</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">n48_s4/F</td>
</tr>
<tr>
<td>11.608</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>n50_s2/I1</td>
</tr>
<tr>
<td>12.234</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">n50_s2/F</td>
</tr>
<tr>
<td>12.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" font-weight:bold;">red_led_counter_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>11.696</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>16.559</td>
<td>3.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>red_led_counter_23_s0/CLK</td>
</tr>
<tr>
<td>16.159</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>red_led_counter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.573, 48.470%; route: 3.340, 45.312%; tC2Q: 0.458, 6.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.002, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.432</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.875</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_toggle_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_state_q_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>red_led_toggle_en_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">red_led_toggle_en_s0/Q</td>
</tr>
<tr>
<td>4.432</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">red_led_state_q_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>red_led_state_q_s1/CLK</td>
</tr>
<tr>
<td>3.875</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>red_led_state_q_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>bank3_1v8_led_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>bank3_1v8_led_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>bank3_1v8_led_0_s3/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">bank3_1v8_led_0_s3/Q</td>
</tr>
<tr>
<td>4.198</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>n177_s3/I3</td>
</tr>
<tr>
<td>4.570</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" background: #97FFFF;">n177_s3/F</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td style=" font-weight:bold;">bank3_1v8_led_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>bank3_1v8_led_0_s3/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[0][A]</td>
<td>bank3_1v8_led_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_state_q_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_state_q_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>red_led_state_q_s1/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">red_led_state_q_s1/Q</td>
</tr>
<tr>
<td>4.198</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>n106_s2/I0</td>
</tr>
<tr>
<td>4.570</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">n106_s2/F</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">red_led_state_q_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>red_led_state_q_s1/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>red_led_state_q_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led1_counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>onboard_led1_counter_10_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_10_s0/Q</td>
</tr>
<tr>
<td>4.198</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>n234_s2/I1</td>
</tr>
<tr>
<td>4.570</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">n234_s2/F</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>onboard_led1_counter_10_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>onboard_led1_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led1_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>onboard_led1_counter_15_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_15_s0/Q</td>
</tr>
<tr>
<td>4.198</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>n229_s3/I3</td>
</tr>
<tr>
<td>4.570</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">n229_s3/F</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>onboard_led1_counter_15_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>onboard_led1_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>onboard_led0_counter_3_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_3_s0/Q</td>
</tr>
<tr>
<td>4.198</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>n241_s2/I3</td>
</tr>
<tr>
<td>4.570</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" background: #97FFFF;">n241_s2/F</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>onboard_led0_counter_3_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>onboard_led0_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>onboard_led0_counter_5_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_5_s0/Q</td>
</tr>
<tr>
<td>4.198</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>n171_s2/I3</td>
</tr>
<tr>
<td>4.570</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" background: #97FFFF;">n171_s2/F</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>onboard_led0_counter_5_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C18[0][A]</td>
<td>onboard_led0_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>onboard_led0_counter_14_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_14_s0/Q</td>
</tr>
<tr>
<td>4.198</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>n162_s3/I0</td>
</tr>
<tr>
<td>4.570</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" background: #97FFFF;">n162_s3/F</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>onboard_led0_counter_14_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C15[1][A]</td>
<td>onboard_led0_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>onboard_led0_counter_21_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_21_s0/Q</td>
</tr>
<tr>
<td>4.198</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>n155_s2/I3</td>
</tr>
<tr>
<td>4.570</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">n155_s2/F</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>onboard_led0_counter_21_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>onboard_led0_counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>onboard_led0_counter_23_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_23_s0/Q</td>
</tr>
<tr>
<td>4.198</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>n153_s2/I1</td>
</tr>
<tr>
<td>4.570</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" background: #97FFFF;">n153_s2/F</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>onboard_led0_counter_23_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>onboard_led0_counter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>red_led_counter_12_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_12_s0/Q</td>
</tr>
<tr>
<td>4.198</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>n61_s2/I3</td>
</tr>
<tr>
<td>4.570</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" background: #97FFFF;">n61_s2/F</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>red_led_counter_12_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>red_led_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>red_led_counter_15_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">red_led_counter_15_s0/Q</td>
</tr>
<tr>
<td>4.198</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>n58_s2/I3</td>
</tr>
<tr>
<td>4.570</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">n58_s2/F</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" font-weight:bold;">red_led_counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>red_led_counter_15_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[1][A]</td>
<td>red_led_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>red_led_counter_20_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_20_s0/Q</td>
</tr>
<tr>
<td>4.198</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>n53_s2/I3</td>
</tr>
<tr>
<td>4.570</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" background: #97FFFF;">n53_s2/F</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">red_led_counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>red_led_counter_20_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>red_led_counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>red_led_counter_24_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">red_led_counter_24_s0/Q</td>
</tr>
<tr>
<td>4.198</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>n49_s3/I3</td>
</tr>
<tr>
<td>4.570</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">n49_s3/F</td>
</tr>
<tr>
<td>4.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">red_led_counter_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>red_led_counter_24_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>red_led_counter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led1_counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>onboard_led1_counter_12_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_12_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>n232_s2/I3</td>
</tr>
<tr>
<td>4.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">n232_s2/F</td>
</tr>
<tr>
<td>4.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>onboard_led1_counter_12_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>onboard_led1_counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led1_counter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>onboard_led1_counter_13_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_13_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>n231_s2/I1</td>
</tr>
<tr>
<td>4.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">n231_s2/F</td>
</tr>
<tr>
<td>4.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>onboard_led1_counter_13_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>onboard_led1_counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led1_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>onboard_led1_counter_16_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_16_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>n228_s2/I3</td>
</tr>
<tr>
<td>4.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">n228_s2/F</td>
</tr>
<tr>
<td>4.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>onboard_led1_counter_16_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>onboard_led1_counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>onboard_led0_counter_0_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_0_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>n244_s4/I0</td>
</tr>
<tr>
<td>4.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" background: #97FFFF;">n244_s4/F</td>
</tr>
<tr>
<td>4.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>onboard_led0_counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>onboard_led0_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>onboard_led0_counter_11_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_11_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>n165_s2/I3</td>
</tr>
<tr>
<td>4.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" background: #97FFFF;">n165_s2/F</td>
</tr>
<tr>
<td>4.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>onboard_led0_counter_11_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C17[0][A]</td>
<td>onboard_led0_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>onboard_led0_counter_17_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_17_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>n159_s5/I3</td>
</tr>
<tr>
<td>4.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">n159_s5/F</td>
</tr>
<tr>
<td>4.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>onboard_led0_counter_17_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>onboard_led0_counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>red_led_counter_4_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">red_led_counter_4_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>n69_s2/I1</td>
</tr>
<tr>
<td>4.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">n69_s2/F</td>
</tr>
<tr>
<td>4.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">red_led_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>red_led_counter_4_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>red_led_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>red_led_counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>red_led_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>red_led_counter_10_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">red_led_counter_10_s0/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>n63_s2/I3</td>
</tr>
<tr>
<td>4.571</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" background: #97FFFF;">n63_s2/F</td>
</tr>
<tr>
<td>4.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" font-weight:bold;">red_led_counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>red_led_counter_10_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[1][A]</td>
<td>red_led_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led1_counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>onboard_led1_counter_18_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_18_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>n226_s2/I2</td>
</tr>
<tr>
<td>4.572</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">n226_s2/F</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>onboard_led1_counter_18_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>onboard_led1_counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led1_counter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led1_counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>onboard_led1_counter_20_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_20_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>n224_s2/I2</td>
</tr>
<tr>
<td>4.572</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" background: #97FFFF;">n224_s2/F</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">onboard_led1_counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>onboard_led1_counter_20_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>onboard_led1_counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>onboard_led0_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>onboard_led0_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>onboard_led0_counter_4_s0/CLK</td>
</tr>
<tr>
<td>4.196</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_4_s0/Q</td>
</tr>
<tr>
<td>4.200</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>n240_s2/I0</td>
</tr>
<tr>
<td>4.572</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" background: #97FFFF;">n240_s2/F</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">onboard_led0_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.861</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>75</td>
<td>PLL_R</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>3.862</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>onboard_led0_counter_4_s0/CLK</td>
</tr>
<tr>
<td>3.862</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>onboard_led0_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.844</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>red_led_counter_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.714</td>
<td>3.005</td>
<td>tNET</td>
<td>FF</td>
<td>red_led_counter_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.558</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>red_led_counter_24_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.844</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>red_led_counter_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.714</td>
<td>3.005</td>
<td>tNET</td>
<td>FF</td>
<td>red_led_counter_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.558</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>red_led_counter_22_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.844</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>red_led_counter_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.714</td>
<td>3.005</td>
<td>tNET</td>
<td>FF</td>
<td>red_led_counter_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.558</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>red_led_counter_18_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.844</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>red_led_counter_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.714</td>
<td>3.005</td>
<td>tNET</td>
<td>FF</td>
<td>red_led_counter_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.558</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>red_led_counter_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.844</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>onboard_led0_counter_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.714</td>
<td>3.005</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_led0_counter_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.558</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_led0_counter_19_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.844</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>onboard_led1_counter_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.714</td>
<td>3.005</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_led1_counter_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.558</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_led1_counter_12_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.844</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>onboard_led1_counter_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.714</td>
<td>3.005</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_led1_counter_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.558</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_led1_counter_13_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.844</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>onboard_led0_counter_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.714</td>
<td>3.005</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_led0_counter_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.558</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_led0_counter_20_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.844</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>onboard_led1_counter_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.714</td>
<td>3.005</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_led1_counter_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.558</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_led1_counter_14_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.844</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>onboard_led1_counter_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.848</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.709</td>
<td>1.861</td>
<td>tCL</td>
<td>FF</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.714</td>
<td>3.005</td>
<td>tNET</td>
<td>FF</td>
<td>onboard_led1_counter_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.696</td>
<td>0.000</td>
<td></td>
<td></td>
<td>rpll_inst/rpll_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.557</td>
<td>1.861</td>
<td>tCL</td>
<td>RR</td>
<td>rpll_inst/rpll_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>15.558</td>
<td>2.002</td>
<td>tNET</td>
<td>RR</td>
<td>onboard_led1_counter_15_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>75</td>
<td>pll_clk_fast</td>
<td>2.462</td>
<td>3.419</td>
</tr>
<tr>
<td>15</td>
<td>n236_8</td>
<td>2.462</td>
<td>2.842</td>
</tr>
<tr>
<td>12</td>
<td>n20_4</td>
<td>2.798</td>
<td>1.795</td>
</tr>
<tr>
<td>10</td>
<td>n226_8</td>
<td>2.462</td>
<td>1.661</td>
</tr>
<tr>
<td>10</td>
<td>onboard_led0_counter[4]</td>
<td>3.073</td>
<td>1.194</td>
</tr>
<tr>
<td>9</td>
<td>n53_10</td>
<td>3.451</td>
<td>1.804</td>
</tr>
<tr>
<td>9</td>
<td>n126_12</td>
<td>3.485</td>
<td>1.328</td>
</tr>
<tr>
<td>8</td>
<td>onboard_led0_counter[13]</td>
<td>4.898</td>
<td>0.850</td>
</tr>
<tr>
<td>8</td>
<td>n155_8</td>
<td>3.761</td>
<td>1.651</td>
</tr>
<tr>
<td>7</td>
<td>n67_8</td>
<td>3.451</td>
<td>1.173</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C30</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C35</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C27</td>
<td>100.00%</td>
</tr>
<tr>
<td>R14C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R26C21</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
