{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 08 13:58:48 2018 " "Info: Processing started: Mon Jan 08 13:58:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off shift_reg -c shift_reg " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off shift_reg -c shift_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "shift_reg EP3C5E144A7 " "Info: Selected device EP3C5E144A7 for design \"shift_reg\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "Info: High junction temperature is 125 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C7 " "Info: Device EP3C5E144C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144I7 " "Info: Device EP3C5E144I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C7 " "Info: Device EP3C10E144C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144I7 " "Info: Device EP3C10E144I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144A7 " "Info: Device EP3C10E144A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C7 " "Info: Device EP3C16E144C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144I7 " "Info: Device EP3C16E144I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144A7 " "Info: Device EP3C16E144A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C7 " "Info: Device EP3C25E144C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144I7 " "Info: Device EP3C25E144I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144A7 " "Info: Device EP3C25E144A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "Warning: No exact pin location assignment(s) for 21 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[0\] " "Info: Pin out\[0\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { out[0] } } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[1\] " "Info: Pin out\[1\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { out[1] } } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[2\] " "Info: Pin out\[2\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { out[2] } } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[3\] " "Info: Pin out\[3\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { out[3] } } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[4\] " "Info: Pin out\[4\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { out[4] } } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[5\] " "Info: Pin out\[5\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { out[5] } } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[6\] " "Info: Pin out\[6\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { out[6] } } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[7\] " "Info: Pin out\[7\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { out[7] } } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load " "Info: Pin load not assigned to an exact location on the device" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { load } } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 4 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { load } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_in\[0\] " "Info: Pin d_in\[0\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { d_in[0] } } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 3 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_in[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_in\[1\] " "Info: Pin d_in\[1\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { d_in[1] } } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 3 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_in[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_in\[2\] " "Info: Pin d_in\[2\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { d_in[2] } } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 3 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_in[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_in\[3\] " "Info: Pin d_in\[3\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { d_in[3] } } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 3 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_in[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_in\[4\] " "Info: Pin d_in\[4\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { d_in[4] } } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 3 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_in[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_in\[5\] " "Info: Pin d_in\[5\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { d_in[5] } } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 3 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_in[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_in\[6\] " "Info: Pin d_in\[6\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { d_in[6] } } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 3 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_in[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_in\[7\] " "Info: Pin d_in\[7\] not assigned to an exact location on the device" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { d_in[7] } } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 3 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_in[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m " "Info: Pin m not assigned to an exact location on the device" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { m } } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 2 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dir " "Info: Pin dir not assigned to an exact location on the device" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { dir } } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 2 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dir } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 4 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clr " "Info: Pin clr not assigned to an exact location on the device" {  } { { "d:/download/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/download/quartus/quartus/bin/pin_planner.ppl" { clr } } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 4 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "out\[0\]~reg0latch\|combout " "Warning: Node \"out\[0\]~reg0latch\|combout\" is a latch" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[1\]~reg0latch\|combout " "Warning: Node \"out\[1\]~reg0latch\|combout\" is a latch" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[2\]~reg0latch\|combout " "Warning: Node \"out\[2\]~reg0latch\|combout\" is a latch" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[3\]~reg0latch\|combout " "Warning: Node \"out\[3\]~reg0latch\|combout\" is a latch" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[4\]~reg0latch\|combout " "Warning: Node \"out\[4\]~reg0latch\|combout\" is a latch" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[5\]~reg0latch\|combout " "Warning: Node \"out\[5\]~reg0latch\|combout\" is a latch" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[6\]~reg0latch\|combout " "Warning: Node \"out\[6\]~reg0latch\|combout\" is a latch" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out\[7\]~reg0latch\|combout " "Warning: Node \"out\[7\]~reg0latch\|combout\" is a latch" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "shift_reg.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'shift_reg.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "Critical Warning: From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "load (Rise) clk (Rise) setup and hold " "Critical Warning: From load (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "load (Fall) clk (Rise) setup and hold " "Critical Warning: From load (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "load (Rise) load (Fall) setup and hold " "Critical Warning: From load (Rise) to load (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "load (Fall) load (Fall) setup and hold " "Critical Warning: From load (Fall) to load (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 4 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "load~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node load~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out\[0\]~reg0head_lut " "Info: Destination node out\[0\]~reg0head_lut" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[0]~reg0head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out\[1\]~reg0head_lut " "Info: Destination node out\[1\]~reg0head_lut" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[1]~reg0head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out\[2\]~reg0head_lut " "Info: Destination node out\[2\]~reg0head_lut" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[2]~reg0head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out\[3\]~reg0head_lut " "Info: Destination node out\[3\]~reg0head_lut" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[3]~reg0head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out\[4\]~reg0head_lut " "Info: Destination node out\[4\]~reg0head_lut" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[4]~reg0head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out\[5\]~reg0head_lut " "Info: Destination node out\[5\]~reg0head_lut" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[5]~reg0head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out\[6\]~reg0head_lut " "Info: Destination node out\[6\]~reg0head_lut" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[6]~reg0head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out\[7\]~reg0head_lut " "Info: Destination node out\[7\]~reg0head_lut" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[7]~reg0head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out\[0\]~reg0clear_lut " "Info: Destination node out\[0\]~reg0clear_lut" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[0]~reg0clear_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out\[7\]~0 " "Info: Destination node out\[7\]~0" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[7]~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 4 -1 0 } } { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { load~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 2.5V 11 8 0 " "Info: Number of I/O pins in group: 19 (unused VREF, 2.5V VCCIO, 11 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 7 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 14 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.221 " "Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.221" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.221 (VIOLATED) " "Info: Path #1: Setup slack is -1.221 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : out\[2\]~reg0latch " "Info: From Node    : out\[2\]~reg0latch" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : out\[3\]~reg0_emulated " "Info: To Node      : out\[3\]~reg0_emulated" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : load (INVERTED) " "Info: Launch Clock : load (INVERTED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Info: Latch Clock  : clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.500      0.500           launch edge time " "Info:      0.500      0.500           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.054      2.554  F        clock network delay " "Info:      3.054      2.554  F        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.054      0.000     uTco  out\[2\]~reg0latch " "Info:      3.054      0.000     uTco  out\[2\]~reg0latch" {  } { { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[2]~reg0latch } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.054      0.000 FF  CELL  out\[2\]~reg0latch\|combout " "Info:      3.054      0.000 FF  CELL  out\[2\]~reg0latch\|combout" {  } { { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[2]~reg0latch } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.959     -0.095 FF    IC  out\[2\]~reg0tail_lut\|datab " "Info:      2.959     -0.095 FF    IC  out\[2\]~reg0tail_lut\|datab" {  } { { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[2]~reg0tail_lut } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.419      0.460 FR  CELL  out\[2\]~reg0tail_lut\|combout " "Info:      3.419      0.460 FR  CELL  out\[2\]~reg0tail_lut\|combout" {  } { { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[2]~reg0tail_lut } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.562      0.143 RR    IC  out\[2\]~reg0head_lut\|dataa " "Info:      3.562      0.143 RR    IC  out\[2\]~reg0head_lut\|dataa" {  } { { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[2]~reg0head_lut } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.934      0.372 RR  CELL  out\[2\]~reg0head_lut\|combout " "Info:      3.934      0.372 RR  CELL  out\[2\]~reg0head_lut\|combout" {  } { { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[2]~reg0head_lut } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.236      0.302 RR    IC  out\[3\]~reg0data_lut\|datac " "Info:      4.236      0.302 RR    IC  out\[3\]~reg0data_lut\|datac" {  } { { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[3]~reg0data_lut } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.517      0.281 RF  CELL  out\[3\]~reg0data_lut\|combout " "Info:      4.517      0.281 RF  CELL  out\[3\]~reg0data_lut\|combout" {  } { { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[3]~reg0data_lut } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.517      0.000 FF    IC  out\[3\]~reg0_emulated\|d " "Info:      4.517      0.000 FF    IC  out\[3\]~reg0_emulated\|d" {  } { { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[3]~reg0_emulated } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.626      0.109 FF  CELL  out\[3\]~reg0_emulated " "Info:      4.626      0.109 FF  CELL  out\[3\]~reg0_emulated" {  } { { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[3]~reg0_emulated } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "Info:      1.000      1.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.388      2.388  R        clock network delay " "Info:      3.388      2.388  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.405      0.017     uTsu  out\[3\]~reg0_emulated " "Info:      3.405      0.017     uTsu  out\[3\]~reg0_emulated" {  } { { "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[3]~reg0_emulated } "NODE_NAME" } } { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.626 " "Info: Data Arrival Time  :     4.626" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.405 " "Info: Data Required Time :     3.405" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.221 (VIOLATED) " "Info: Slack              :    -1.221 (VIOLATED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X22_Y24 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Info: Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 08 13:58:53 2018 " "Info: Processing ended: Mon Jan 08 13:58:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
