TRACE::2023-05-24.17:08:03::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:03::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:03::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:03::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:03::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:03::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-24.17:08:04::SCWPlatform::Opened new HwDB with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:04::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-05-24.17:08:04::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper"
		}]
}
TRACE::2023-05-24.17:08:04::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-05-24.17:08:04::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2023-05-24.17:08:04::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper"
		}]
}
TRACE::2023-05-24.17:08:04::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper"
		}]
}
TRACE::2023-05-24.17:08:04::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:04::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:04::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:04::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:04::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:04::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:04::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:04::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:04::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:04::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:04::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:04::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:04::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:04::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:04::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:04::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:04::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-24.17:08:04::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:04::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:04::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:04::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:04::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:04::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:04::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:04::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:04::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:04::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:04::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:04::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:04::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:04::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:04::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:04::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:04::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:04::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:04::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:04::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:04::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:04::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:04::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:04::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:04::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-24.17:08:04::SCWMssOS::No sw design opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:04::SCWMssOS::mss does not exists at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:04::SCWMssOS::Creating sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:04::SCWMssOS::Adding the swdes entry, created swdb D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:04::SCWMssOS::updating the scw layer changes to swdes at   D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:04::SCWMssOS::Writing mss at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:04::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-24.17:08:04::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-05-24.17:08:04::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-05-24.17:08:04::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-24.17:08:04::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-05-24.17:08:06::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-05-24.17:08:06::SCWMssOS::Writing the mss file completed D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::Commit changes completed.
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:06::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:06::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:08:06::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:06::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:06::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:08:06::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:06::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:06::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:08:06::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"c09979d12270bafa2bc8a1d5640106a8",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-05-24.17:08:06::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-24.17:08:06::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-24.17:08:06::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-24.17:08:06::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-24.17:08:06::SCWSystem::Not a boot domain 
LOG::2023-05-24.17:08:06::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-24.17:08:06::SCWDomain::Generating domain artifcats
TRACE::2023-05-24.17:08:06::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-24.17:08:06::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:06::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:06::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:08:06::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-24.17:08:06::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-24.17:08:06::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-24.17:08:06::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2023-05-24.17:08:06::SCWMssOS::skipping the bsp build ... 
TRACE::2023-05-24.17:08:06::SCWMssOS::Copying to export directory.
TRACE::2023-05-24.17:08:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-24.17:08:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-24.17:08:06::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-05-24.17:08:06::SCWSystem::Completed Processing the sysconfig mainBD_wrapper
LOG::2023-05-24.17:08:06::SCWPlatform::Completed generating the artifacts for system configuration mainBD_wrapper
TRACE::2023-05-24.17:08:06::SCWPlatform::Started preparing the platform 
TRACE::2023-05-24.17:08:06::SCWSystem::Writing the bif file for system config mainBD_wrapper
TRACE::2023-05-24.17:08:06::SCWSystem::dir created 
TRACE::2023-05-24.17:08:06::SCWSystem::Writing the bif 
TRACE::2023-05-24.17:08:06::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-24.17:08:06::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-24.17:08:06::SCWPlatform::Completed generating the platform
TRACE::2023-05-24.17:08:06::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-24.17:08:06::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-24.17:08:06::SCWMssOS::Commit changes completed.
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:06::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:06::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:08:06::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:06::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:06::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:08:06::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:06::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:06::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:08:06::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"c09979d12270bafa2bc8a1d5640106a8",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-24.17:08:06::SCWPlatform::updated the xpfm file.
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:06::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:06::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:08:06::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-24.17:08:06::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-24.17:08:06::SCWMssOS::Commit changes completed.
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:06::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:06::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:08:06::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:06::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:06::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:08:06::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:06::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:06::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:08:06::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"c09979d12270bafa2bc8a1d5640106a8",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:06::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:06::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:08:06::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:06::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:06::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:08:06::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-24.17:08:06::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-24.17:08:06::SCWMssOS::Commit changes completed.
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:06::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:06::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:08:06::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:06::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:06::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:08:06::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:06::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:06::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:08:06::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"c09979d12270bafa2bc8a1d5640106a8",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-05-24.17:08:06::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-24.17:08:06::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-24.17:08:06::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-24.17:08:06::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-24.17:08:06::SCWDomain::Generating domain artifcats
TRACE::2023-05-24.17:08:06::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-24.17:08:06::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:06::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:06::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:08:06::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-24.17:08:06::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-24.17:08:06::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-24.17:08:06::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-05-24.17:08:06::SCWMssOS::skipping the bsp build ... 
TRACE::2023-05-24.17:08:06::SCWMssOS::Copying to export directory.
TRACE::2023-05-24.17:08:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-24.17:08:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-24.17:08:06::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-05-24.17:08:06::SCWSystem::Completed Processing the sysconfig mainBD_wrapper
LOG::2023-05-24.17:08:06::SCWPlatform::Completed generating the artifacts for system configuration mainBD_wrapper
TRACE::2023-05-24.17:08:06::SCWPlatform::Started preparing the platform 
TRACE::2023-05-24.17:08:06::SCWSystem::Writing the bif file for system config mainBD_wrapper
TRACE::2023-05-24.17:08:06::SCWSystem::dir created 
TRACE::2023-05-24.17:08:06::SCWSystem::Writing the bif 
TRACE::2023-05-24.17:08:06::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-24.17:08:06::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-24.17:08:06::SCWPlatform::Completed generating the platform
TRACE::2023-05-24.17:08:06::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-24.17:08:06::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-24.17:08:06::SCWMssOS::Commit changes completed.
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:06::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:06::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:08:06::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:06::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:06::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:08:06::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:08:06::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:08:06::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:08:06::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:08:06::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:08:06::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:08:06::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"c09979d12270bafa2bc8a1d5640106a8",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-24.17:08:06::SCWPlatform::updated the xpfm file.
LOG::2023-05-24.17:32:49::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-24.17:32:49::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-24.17:32:49::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-24.17:32:49::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-24.17:32:49::SCWSystem::Not a boot domain 
LOG::2023-05-24.17:32:49::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-24.17:32:49::SCWDomain::Generating domain artifcats
TRACE::2023-05-24.17:32:49::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-24.17:32:49::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-24.17:32:49::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:32:49::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:32:49::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:32:49::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:32:49::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:32:49::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:32:49::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:32:49::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:32:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:32:49::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:32:49::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:32:49::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:32:49::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-24.17:32:49::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:32:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-24.17:32:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-24.17:32:49::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-05-24.17:32:49::SCWMssOS::doing bsp build ... 
TRACE::2023-05-24.17:32:49::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-05-24.17:32:50::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-24.17:32:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src"

TRACE::2023-05-24.17:32:50::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2023-05-24.17:32:50::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2023-05-24.17:32:50::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:32:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-24.17:32:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:32:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:32:50::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:32:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-24.17:32:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:32:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:32:50::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:32:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-24.17:32:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:32:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:32:50::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:32:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-24.17:32:50::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-24.17:32:50::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-24.17:32:50::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:32:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-24.17:32:50::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-24.17:32:50::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-24.17:32:50::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:32:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src"

TRACE::2023-05-24.17:32:51::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-24.17:32:51::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-24.17:32:51::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:32:51::SCWMssOS::"Compiling AXI4_Lite_ER..."

ERROR::2023-05-24.17:32:51::SCWMssOS::Failed to build  the bsp sources for domain - standalone_microblaze_0
ERROR::2023-05-24.17:32:51::SCWSystem::Error in Processing the domain standalone_microblaze_0
LOG::2023-05-24.17:33:45::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-24.17:33:45::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-24.17:33:45::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-24.17:33:45::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-24.17:33:45::SCWSystem::Not a boot domain 
LOG::2023-05-24.17:33:45::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-24.17:33:45::SCWDomain::Generating domain artifcats
TRACE::2023-05-24.17:33:45::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-24.17:33:45::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-24.17:33:45::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:33:45::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:33:45::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:33:45::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:33:45::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:33:45::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:33:45::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:33:45::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:33:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:33:45::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:33:45::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:33:45::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:33:45::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-24.17:33:45::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:33:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-24.17:33:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-24.17:33:45::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-05-24.17:33:45::SCWMssOS::doing bsp build ... 
TRACE::2023-05-24.17:33:45::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-05-24.17:33:45::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-24.17:33:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src"

TRACE::2023-05-24.17:33:45::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2023-05-24.17:33:45::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2023-05-24.17:33:45::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:33:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-24.17:33:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:33:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:33:45::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:33:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-24.17:33:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:33:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:33:45::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:33:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-24.17:33:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:33:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:33:45::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:33:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-24.17:33:45::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-24.17:33:45::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-24.17:33:45::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:33:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-24.17:33:45::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-24.17:33:45::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-24.17:33:45::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:33:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src"

TRACE::2023-05-24.17:33:45::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-24.17:33:45::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-24.17:33:45::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:33:45::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-24.17:33:45::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-05-24.17:33:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src"

TRACE::2023-05-24.17:33:45::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2023-05-24.17:33:45::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2023-05-24.17:33:45::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:33:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-24.17:33:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:33:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:33:45::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:33:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-24.17:33:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:33:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:33:45::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:33:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-24.17:33:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:33:45::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:33:45::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:33:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-24.17:33:45::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-24.17:33:45::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-24.17:33:45::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:33:45::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-24.17:33:45::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-24.17:33:45::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-24.17:33:45::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:33:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-24.17:33:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-24.17:33:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-24.17:33:45::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:33:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-24.17:33:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-24.17:33:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-24.17:33:45::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:33:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-24.17:33:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-24.17:33:45::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-24.17:33:45::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:33:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-24.17:33:45::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-24.17:33:45::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-05-24.17:33:45::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:33:45::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-24.17:33:46::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-24.17:33:46::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-05-24.17:33:46::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:33:46::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-24.17:33:46::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-24.17:33:46::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-24.17:33:46::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/AXI4_Lite_ER.o microblaze_0/lib/AXI4_Lite_ER_selftest.o microblaze_0/lib/_
TRACE::2023-05-24.17:33:46::SCWMssOS::exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/inbyte.o micr
TRACE::2023-05-24.17:33:46::SCWMssOS::oblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/microblaze_disable_i
TRACE::2023-05-24.17:33:46::SCWMssOS::cache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/microblaz
TRACE::2023-05-24.17:33:46::SCWMssOS::e_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/
TRACE::2023-05-24.17:33:46::SCWMssOS::lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/microblaze_flush_cache_ext_ra
TRACE::2023-05-24.17:33:46::SCWMssOS::nge.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_i
TRACE::2023-05-24.17:33:46::SCWMssOS::nit_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0
TRACE::2023-05-24.17:33:46::SCWMssOS::/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_cache_
TRACE::2023-05-24.17:33:46::SCWMssOS::ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/
TRACE::2023-05-24.17:33:46::SCWMssOS::lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scrub.o mi
TRACE::2023-05-24.17:33:46::SCWMssOS::croblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o microblaze
TRACE::2023-05-24.17:33:46::SCWMssOS::_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/x
TRACE::2023-05-24.17:33:46::SCWMssOS::bram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.
TRACE::2023-05-24.17:33:46::SCWMssOS::o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0
TRACE::2023-05-24.17:33:46::SCWMssOS::/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/li
TRACE::2023-05-24.17:33:46::SCWMssOS::b/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze
TRACE::2023-05-24.17:33:46::SCWMssOS::_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaz
TRACE::2023-05-24.17:33:46::SCWMssOS::e_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xp
TRACE::2023-05-24.17:33:46::SCWMssOS::latform_info.o microblaze_0/lib/xuartns550.o microblaze_0/lib/xuartns550_format.o microblaze_0/lib/xuartns550_g.o microblaze_0/
TRACE::2023-05-24.17:33:46::SCWMssOS::lib/xuartns550_intr.o microblaze_0/lib/xuartns550_l.o microblaze_0/lib/xuartns550_options.o microblaze_0/lib/xuartns550_selftes
TRACE::2023-05-24.17:33:46::SCWMssOS::t.o microblaze_0/lib/xuartns550_sinit.o microblaze_0/lib/xuartns550_stats.o

TRACE::2023-05-24.17:33:46::SCWMssOS::'Finished building libraries'

TRACE::2023-05-24.17:33:47::SCWMssOS::Copying to export directory.
TRACE::2023-05-24.17:33:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-24.17:33:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-24.17:33:48::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-05-24.17:33:48::SCWSystem::Completed Processing the sysconfig mainBD_wrapper
LOG::2023-05-24.17:33:48::SCWPlatform::Completed generating the artifacts for system configuration mainBD_wrapper
TRACE::2023-05-24.17:33:48::SCWPlatform::Started preparing the platform 
TRACE::2023-05-24.17:33:48::SCWSystem::Writing the bif file for system config mainBD_wrapper
TRACE::2023-05-24.17:33:48::SCWSystem::dir created 
TRACE::2023-05-24.17:33:48::SCWSystem::Writing the bif 
TRACE::2023-05-24.17:33:48::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-24.17:33:48::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-24.17:33:48::SCWPlatform::Completed generating the platform
TRACE::2023-05-24.17:33:48::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:33:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-24.17:33:48::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-24.17:33:48::SCWMssOS::Commit changes completed.
TRACE::2023-05-24.17:33:48::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:33:48::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:33:48::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:33:48::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:33:48::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:33:48::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:33:48::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:33:48::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:33:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:33:48::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:33:48::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:33:48::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:33:48::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:33:48::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:33:48::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:33:48::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:33:48::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:33:48::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:33:48::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:33:48::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:33:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:33:48::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:33:48::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:33:48::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:33:48::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:33:48::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:33:48::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:33:48::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:33:48::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:33:48::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:33:48::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:33:48::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:33:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:33:48::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:33:48::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:33:48::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:33:48::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"c09979d12270bafa2bc8a1d5640106a8",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-24.17:33:48::SCWPlatform::updated the xpfm file.
TRACE::2023-05-24.17:33:48::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:33:48::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:33:48::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:33:48::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:33:48::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:33:48::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:33:48::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:33:48::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:33:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:33:48::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:33:48::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:33:48::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:34:09::SCWMssOS::cleaning the bsp 
TRACE::2023-05-24.17:34:09::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-05-24.17:34:09::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s clean 

TRACE::2023-05-24.17:34:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-05-24.17:34:09::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-05-24.17:34:09::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-05-24.17:34:10::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-05-24.17:34:10::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s clean 

TRACE::2023-05-24.17:34:10::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-05-24.17:34:14::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-24.17:34:14::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-24.17:34:14::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-24.17:34:14::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-24.17:34:14::SCWSystem::Not a boot domain 
LOG::2023-05-24.17:34:14::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-24.17:34:14::SCWDomain::Generating domain artifcats
TRACE::2023-05-24.17:34:14::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-24.17:34:14::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-24.17:34:14::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:34:14::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:34:14::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:34:14::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:34:14::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:34:14::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:34:14::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:34:14::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:34:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:34:14::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:34:14::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:34:14::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:34:14::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-24.17:34:14::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:34:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-24.17:34:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-24.17:34:14::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-05-24.17:34:14::SCWMssOS::doing bsp build ... 
TRACE::2023-05-24.17:34:14::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-05-24.17:34:14::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-24.17:34:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src"

TRACE::2023-05-24.17:34:14::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2023-05-24.17:34:14::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2023-05-24.17:34:14::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:34:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-24.17:34:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:34:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:34:14::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:34:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-24.17:34:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:34:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:34:14::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:34:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-24.17:34:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:34:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:34:14::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:34:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-24.17:34:14::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-24.17:34:14::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-24.17:34:14::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:34:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-24.17:34:14::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-24.17:34:14::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-24.17:34:14::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:34:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src"

TRACE::2023-05-24.17:34:14::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-24.17:34:14::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-24.17:34:14::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:34:14::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-24.17:34:14::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-05-24.17:34:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src"

TRACE::2023-05-24.17:34:14::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2023-05-24.17:34:14::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2023-05-24.17:34:14::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:34:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-24.17:34:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:34:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:34:14::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:34:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-24.17:34:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:34:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:34:14::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:34:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-24.17:34:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:34:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:34:14::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:34:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-24.17:34:14::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-24.17:34:14::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-24.17:34:14::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:34:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-24.17:34:14::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-24.17:34:14::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-24.17:34:14::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:34:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-24.17:34:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-24.17:34:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-24.17:34:15::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:34:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-24.17:34:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-24.17:34:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-24.17:34:15::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:34:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-24.17:34:15::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-24.17:34:15::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-24.17:34:15::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:34:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-24.17:34:15::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-24.17:34:15::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-05-24.17:34:15::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:34:15::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-24.17:34:15::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-24.17:34:15::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-05-24.17:34:15::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:34:15::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-24.17:34:15::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-24.17:34:15::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-24.17:34:15::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/AXI4_Lite_ER.o microblaze_0/lib/AXI4_Lite_ER_selftest.o microblaze_0/lib/_
TRACE::2023-05-24.17:34:15::SCWMssOS::exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/inbyte.o micr
TRACE::2023-05-24.17:34:15::SCWMssOS::oblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/microblaze_disable_i
TRACE::2023-05-24.17:34:15::SCWMssOS::cache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/microblaz
TRACE::2023-05-24.17:34:15::SCWMssOS::e_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/
TRACE::2023-05-24.17:34:15::SCWMssOS::lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/microblaze_flush_cache_ext_ra
TRACE::2023-05-24.17:34:15::SCWMssOS::nge.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_i
TRACE::2023-05-24.17:34:15::SCWMssOS::nit_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0
TRACE::2023-05-24.17:34:15::SCWMssOS::/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_cache_
TRACE::2023-05-24.17:34:15::SCWMssOS::ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/
TRACE::2023-05-24.17:34:15::SCWMssOS::lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scrub.o mi
TRACE::2023-05-24.17:34:15::SCWMssOS::croblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o microblaze
TRACE::2023-05-24.17:34:15::SCWMssOS::_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/x
TRACE::2023-05-24.17:34:15::SCWMssOS::bram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.
TRACE::2023-05-24.17:34:15::SCWMssOS::o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0
TRACE::2023-05-24.17:34:15::SCWMssOS::/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/li
TRACE::2023-05-24.17:34:15::SCWMssOS::b/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze
TRACE::2023-05-24.17:34:15::SCWMssOS::_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaz
TRACE::2023-05-24.17:34:15::SCWMssOS::e_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xp
TRACE::2023-05-24.17:34:15::SCWMssOS::latform_info.o microblaze_0/lib/xuartns550.o microblaze_0/lib/xuartns550_format.o microblaze_0/lib/xuartns550_g.o microblaze_0/
TRACE::2023-05-24.17:34:15::SCWMssOS::lib/xuartns550_intr.o microblaze_0/lib/xuartns550_l.o microblaze_0/lib/xuartns550_options.o microblaze_0/lib/xuartns550_selftes
TRACE::2023-05-24.17:34:15::SCWMssOS::t.o microblaze_0/lib/xuartns550_sinit.o microblaze_0/lib/xuartns550_stats.o

TRACE::2023-05-24.17:34:15::SCWMssOS::'Finished building libraries'

TRACE::2023-05-24.17:34:16::SCWMssOS::Copying to export directory.
TRACE::2023-05-24.17:34:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-24.17:34:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-24.17:34:17::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-05-24.17:34:17::SCWSystem::Completed Processing the sysconfig mainBD_wrapper
LOG::2023-05-24.17:34:17::SCWPlatform::Completed generating the artifacts for system configuration mainBD_wrapper
TRACE::2023-05-24.17:34:17::SCWPlatform::Started preparing the platform 
TRACE::2023-05-24.17:34:17::SCWSystem::Writing the bif file for system config mainBD_wrapper
TRACE::2023-05-24.17:34:17::SCWSystem::dir created 
TRACE::2023-05-24.17:34:17::SCWSystem::Writing the bif 
TRACE::2023-05-24.17:34:17::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-24.17:34:17::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-24.17:34:17::SCWPlatform::Completed generating the platform
TRACE::2023-05-24.17:34:17::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:34:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-24.17:34:17::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-24.17:34:17::SCWMssOS::Commit changes completed.
TRACE::2023-05-24.17:34:17::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:34:17::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:34:17::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:34:17::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:34:17::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:34:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:34:17::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:34:17::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:34:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:34:17::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:34:17::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:34:17::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:34:17::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:34:17::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:34:17::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:34:17::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:34:17::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:34:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:34:17::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:34:17::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:34:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:34:17::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:34:17::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:34:17::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:34:17::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:34:17::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:34:17::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:34:17::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:34:17::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:34:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:34:17::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:34:17::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:34:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:34:17::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:34:17::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:34:17::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:34:17::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"c09979d12270bafa2bc8a1d5640106a8",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-24.17:34:17::SCWPlatform::updated the xpfm file.
TRACE::2023-05-24.17:34:17::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:34:17::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:34:17::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:34:17::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:34:17::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:34:17::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:34:17::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:34:17::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:34:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:34:17::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:34:17::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:34:17::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:35:13::SCWMssOS::cleaning the bsp 
TRACE::2023-05-24.17:35:13::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-05-24.17:35:13::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s clean 

TRACE::2023-05-24.17:35:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-05-24.17:35:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-05-24.17:35:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-05-24.17:35:14::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-05-24.17:35:14::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s clean 

TRACE::2023-05-24.17:35:14::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-05-24.17:35:16::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-24.17:35:16::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-24.17:35:16::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-24.17:35:16::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-24.17:35:16::SCWSystem::Not a boot domain 
LOG::2023-05-24.17:35:16::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-24.17:35:16::SCWDomain::Generating domain artifcats
TRACE::2023-05-24.17:35:16::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-24.17:35:16::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-24.17:35:16::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:35:16::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:35:16::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:35:16::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:35:16::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:35:16::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:35:16::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:35:16::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:35:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:35:16::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:35:16::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:35:16::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:35:16::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-24.17:35:16::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:35:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-24.17:35:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-24.17:35:16::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-05-24.17:35:16::SCWMssOS::doing bsp build ... 
TRACE::2023-05-24.17:35:16::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-05-24.17:35:16::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-24.17:35:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src"

TRACE::2023-05-24.17:35:16::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2023-05-24.17:35:16::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2023-05-24.17:35:16::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:35:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-24.17:35:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:35:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:35:16::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:35:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-24.17:35:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:35:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:35:16::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:35:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-24.17:35:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:35:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:35:16::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:35:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-24.17:35:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-24.17:35:16::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-24.17:35:16::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:35:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-24.17:35:16::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-24.17:35:16::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-24.17:35:16::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:35:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src"

TRACE::2023-05-24.17:35:16::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-24.17:35:16::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-24.17:35:16::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:35:16::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-24.17:35:16::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-05-24.17:35:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src"

TRACE::2023-05-24.17:35:16::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2023-05-24.17:35:16::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2023-05-24.17:35:16::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:35:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-24.17:35:16::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:35:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:35:16::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:35:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-24.17:35:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:35:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:35:16::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:35:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-24.17:35:16::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:35:16::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:35:16::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:35:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-24.17:35:16::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-24.17:35:16::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-24.17:35:16::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:35:16::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-24.17:35:16::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-24.17:35:16::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-24.17:35:16::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:35:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-24.17:35:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-24.17:35:17::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-24.17:35:17::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:35:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-24.17:35:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-24.17:35:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-24.17:35:17::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-24.17:35:17::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:35:17::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-24.17:35:17::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-24.17:35:17::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:35:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-24.17:35:17::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-24.17:35:17::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-05-24.17:35:17::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:35:17::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-24.17:35:17::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-24.17:35:17::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-05-24.17:35:17::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:35:17::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-24.17:35:17::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-24.17:35:17::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-24.17:35:18::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/AXI4_Lite_ER.o microblaze_0/lib/AXI4_Lite_ER_selftest.o microblaze_0/lib/_
TRACE::2023-05-24.17:35:18::SCWMssOS::exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/inbyte.o micr
TRACE::2023-05-24.17:35:18::SCWMssOS::oblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/microblaze_disable_i
TRACE::2023-05-24.17:35:18::SCWMssOS::cache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/microblaz
TRACE::2023-05-24.17:35:18::SCWMssOS::e_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/
TRACE::2023-05-24.17:35:18::SCWMssOS::lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/microblaze_flush_cache_ext_ra
TRACE::2023-05-24.17:35:18::SCWMssOS::nge.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_i
TRACE::2023-05-24.17:35:18::SCWMssOS::nit_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0
TRACE::2023-05-24.17:35:18::SCWMssOS::/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_cache_
TRACE::2023-05-24.17:35:18::SCWMssOS::ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/
TRACE::2023-05-24.17:35:18::SCWMssOS::lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scrub.o mi
TRACE::2023-05-24.17:35:18::SCWMssOS::croblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o microblaze
TRACE::2023-05-24.17:35:18::SCWMssOS::_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/x
TRACE::2023-05-24.17:35:18::SCWMssOS::bram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.
TRACE::2023-05-24.17:35:18::SCWMssOS::o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0
TRACE::2023-05-24.17:35:18::SCWMssOS::/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/li
TRACE::2023-05-24.17:35:18::SCWMssOS::b/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze
TRACE::2023-05-24.17:35:18::SCWMssOS::_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaz
TRACE::2023-05-24.17:35:18::SCWMssOS::e_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xp
TRACE::2023-05-24.17:35:18::SCWMssOS::latform_info.o microblaze_0/lib/xuartns550.o microblaze_0/lib/xuartns550_format.o microblaze_0/lib/xuartns550_g.o microblaze_0/
TRACE::2023-05-24.17:35:18::SCWMssOS::lib/xuartns550_intr.o microblaze_0/lib/xuartns550_l.o microblaze_0/lib/xuartns550_options.o microblaze_0/lib/xuartns550_selftes
TRACE::2023-05-24.17:35:18::SCWMssOS::t.o microblaze_0/lib/xuartns550_sinit.o microblaze_0/lib/xuartns550_stats.o

TRACE::2023-05-24.17:35:18::SCWMssOS::'Finished building libraries'

TRACE::2023-05-24.17:35:18::SCWMssOS::Copying to export directory.
TRACE::2023-05-24.17:35:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-24.17:35:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-24.17:35:19::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-05-24.17:35:19::SCWSystem::Completed Processing the sysconfig mainBD_wrapper
LOG::2023-05-24.17:35:19::SCWPlatform::Completed generating the artifacts for system configuration mainBD_wrapper
TRACE::2023-05-24.17:35:19::SCWPlatform::Started preparing the platform 
TRACE::2023-05-24.17:35:19::SCWSystem::Writing the bif file for system config mainBD_wrapper
TRACE::2023-05-24.17:35:19::SCWSystem::dir created 
TRACE::2023-05-24.17:35:19::SCWSystem::Writing the bif 
TRACE::2023-05-24.17:35:19::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-24.17:35:19::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-24.17:35:19::SCWPlatform::Completed generating the platform
TRACE::2023-05-24.17:35:19::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:35:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-24.17:35:19::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-24.17:35:19::SCWMssOS::Commit changes completed.
TRACE::2023-05-24.17:35:19::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:35:19::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:35:19::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:35:19::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:35:19::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:35:19::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:35:19::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:35:19::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:35:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:35:19::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:35:19::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:35:19::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:35:19::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:35:19::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:35:19::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:35:19::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:35:19::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:35:19::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:35:19::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:35:19::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:35:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:35:19::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:35:19::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:35:19::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:35:19::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:35:19::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:35:19::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:35:19::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:35:19::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:35:19::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:35:19::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:35:19::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:35:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:35:19::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:35:19::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:35:19::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:35:19::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"c09979d12270bafa2bc8a1d5640106a8",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-24.17:35:19::SCWPlatform::updated the xpfm file.
TRACE::2023-05-24.17:35:19::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:35:19::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:35:19::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:35:19::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:35:19::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:35:19::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:35:19::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:35:19::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:35:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:35:19::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:35:19::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:35:19::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:45:47::SCWMssOS::cleaning the bsp 
TRACE::2023-05-24.17:45:47::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-05-24.17:45:47::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s clean 

TRACE::2023-05-24.17:45:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-05-24.17:45:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-05-24.17:45:47::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-05-24.17:45:47::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-05-24.17:45:47::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s clean 

TRACE::2023-05-24.17:45:47::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-05-24.17:45:49::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-24.17:45:49::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-24.17:45:49::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-24.17:45:49::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-24.17:45:49::SCWSystem::Not a boot domain 
LOG::2023-05-24.17:45:49::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-24.17:45:49::SCWDomain::Generating domain artifcats
TRACE::2023-05-24.17:45:49::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-24.17:45:49::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-24.17:45:49::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:45:49::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:45:49::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:45:49::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:45:49::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:45:49::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:45:49::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:45:49::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:45:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:45:49::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:45:49::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:45:49::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:45:49::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-24.17:45:49::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:45:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-24.17:45:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-24.17:45:49::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-05-24.17:45:49::SCWMssOS::doing bsp build ... 
TRACE::2023-05-24.17:45:49::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-05-24.17:45:49::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-24.17:45:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src"

TRACE::2023-05-24.17:45:49::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2023-05-24.17:45:49::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2023-05-24.17:45:49::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:45:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-24.17:45:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:45:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:45:49::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:45:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-24.17:45:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:45:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:45:49::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:45:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-24.17:45:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:45:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:45:49::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:45:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-24.17:45:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-24.17:45:49::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-24.17:45:49::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:45:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-24.17:45:49::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-24.17:45:49::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-24.17:45:49::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:45:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src"

TRACE::2023-05-24.17:45:49::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-24.17:45:49::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-24.17:45:49::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:45:50::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-24.17:45:50::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-05-24.17:45:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src"

TRACE::2023-05-24.17:45:50::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2023-05-24.17:45:50::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2023-05-24.17:45:50::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:45:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-24.17:45:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:45:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:45:50::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:45:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-24.17:45:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:45:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:45:50::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:45:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-24.17:45:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-24.17:45:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-24.17:45:50::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:45:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-24.17:45:50::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-24.17:45:50::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-24.17:45:50::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:45:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-24.17:45:50::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-24.17:45:50::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-24.17:45:50::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:45:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-24.17:45:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-24.17:45:50::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-24.17:45:50::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:45:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-24.17:45:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-24.17:45:50::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-24.17:45:50::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:45:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-24.17:45:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-24.17:45:50::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-24.17:45:50::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:45:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-24.17:45:50::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-24.17:45:50::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-05-24.17:45:50::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:45:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-24.17:45:50::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-24.17:45:50::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-05-24.17:45:50::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-24.17:45:51::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-24.17:45:51::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-24.17:45:51::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-24.17:45:51::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/AXI4_Lite_ER.o microblaze_0/lib/AXI4_Lite_ER_selftest.o microblaze_0/lib/_
TRACE::2023-05-24.17:45:51::SCWMssOS::exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/inbyte.o micr
TRACE::2023-05-24.17:45:51::SCWMssOS::oblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/microblaze_disable_i
TRACE::2023-05-24.17:45:51::SCWMssOS::cache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib/microblaz
TRACE::2023-05-24.17:45:51::SCWMssOS::e_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_enable_interrupts.o microblaze_0/
TRACE::2023-05-24.17:45:51::SCWMssOS::lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/microblaze_flush_cache_ext_ra
TRACE::2023-05-24.17:45:51::SCWMssOS::nge.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/microblaze_i
TRACE::2023-05-24.17:45:51::SCWMssOS::nit_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/microblaze_interrupt_handler.o microblaze_0
TRACE::2023-05-24.17:45:51::SCWMssOS::/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalidate_cache_
TRACE::2023-05-24.17:45:51::SCWMssOS::ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o microblaze_0/
TRACE::2023-05-24.17:45:51::SCWMssOS::lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_scrub.o mi
TRACE::2023-05-24.17:45:51::SCWMssOS::croblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o microblaze
TRACE::2023-05-24.17:45:51::SCWMssOS::_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/x
TRACE::2023-05-24.17:45:51::SCWMssOS::bram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.
TRACE::2023-05-24.17:45:51::SCWMssOS::o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0
TRACE::2023-05-24.17:45:51::SCWMssOS::/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0/li
TRACE::2023-05-24.17:45:51::SCWMssOS::b/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microblaze
TRACE::2023-05-24.17:45:51::SCWMssOS::_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microblaz
TRACE::2023-05-24.17:45:51::SCWMssOS::e_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xp
TRACE::2023-05-24.17:45:51::SCWMssOS::latform_info.o microblaze_0/lib/xuartns550.o microblaze_0/lib/xuartns550_format.o microblaze_0/lib/xuartns550_g.o microblaze_0/
TRACE::2023-05-24.17:45:51::SCWMssOS::lib/xuartns550_intr.o microblaze_0/lib/xuartns550_l.o microblaze_0/lib/xuartns550_options.o microblaze_0/lib/xuartns550_selftes
TRACE::2023-05-24.17:45:51::SCWMssOS::t.o microblaze_0/lib/xuartns550_sinit.o microblaze_0/lib/xuartns550_stats.o

TRACE::2023-05-24.17:45:51::SCWMssOS::'Finished building libraries'

TRACE::2023-05-24.17:45:51::SCWMssOS::Copying to export directory.
TRACE::2023-05-24.17:45:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-24.17:45:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-24.17:45:52::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-05-24.17:45:52::SCWSystem::Completed Processing the sysconfig mainBD_wrapper
LOG::2023-05-24.17:45:52::SCWPlatform::Completed generating the artifacts for system configuration mainBD_wrapper
TRACE::2023-05-24.17:45:52::SCWPlatform::Started preparing the platform 
TRACE::2023-05-24.17:45:52::SCWSystem::Writing the bif file for system config mainBD_wrapper
TRACE::2023-05-24.17:45:52::SCWSystem::dir created 
TRACE::2023-05-24.17:45:52::SCWSystem::Writing the bif 
TRACE::2023-05-24.17:45:52::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-24.17:45:52::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-24.17:45:52::SCWPlatform::Completed generating the platform
TRACE::2023-05-24.17:45:52::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:45:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-24.17:45:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-24.17:45:52::SCWMssOS::Commit changes completed.
TRACE::2023-05-24.17:45:52::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:45:52::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:45:52::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:45:52::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:45:52::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:45:52::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:45:52::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:45:52::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:45:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:45:52::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:45:52::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:45:52::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:45:52::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:45:52::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:45:52::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:45:52::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:45:52::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:45:52::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:45:52::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:45:52::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:45:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:45:52::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:45:52::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:45:52::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:45:52::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:45:52::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:45:52::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:45:52::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:45:52::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:45:52::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:45:52::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:45:52::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:45:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:45:52::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:45:52::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:45:52::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:45:52::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"c09979d12270bafa2bc8a1d5640106a8",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-24.17:45:52::SCWPlatform::updated the xpfm file.
TRACE::2023-05-24.17:45:52::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:45:52::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:45:52::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:45:52::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-24.17:45:52::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-24.17:45:52::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-24.17:45:52::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_0
TRACE::2023-05-24.17:45:52::SCWPlatform::Opened existing hwdb mainBD_wrapper_0
TRACE::2023-05-24.17:45:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-24.17:45:52::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-24.17:45:52::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-24.17:45:52::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:04:32::SCWPlatform::Clearing the existing platform
TRACE::2023-05-25.15:04:32::SCWSystem::Clearing the existing sysconfig
TRACE::2023-05-25.15:04:32::SCWMssOS::Removing the swdes entry for  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:04:32::SCWSystem::Clearing the domains completed.
TRACE::2023-05-25.15:04:32::SCWPlatform::Clearing the opened hw db.
TRACE::2023-05-25.15:04:32::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:32::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:32::SCWPlatform:: Platform location is D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:04:32::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:32::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:04:32::SCWPlatform::Removing the HwDB with name D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:32::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:32::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:32::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:32::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:04:32::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:32::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:04:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-25.15:04:33::SCWPlatform::Opened new HwDB with name mainBD_wrapper_2
TRACE::2023-05-25.15:04:33::SCWReader::Active system found as  mainBD_wrapper
TRACE::2023-05-25.15:04:33::SCWReader::Handling sysconfig mainBD_wrapper
TRACE::2023-05-25.15:04:33::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-25.15:04:33::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:33::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:33::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:33::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:04:33::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:33::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:04:33::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_2
TRACE::2023-05-25.15:04:33::SCWPlatform::Opened existing hwdb mainBD_wrapper_2
TRACE::2023-05-25.15:04:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:04:33::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:33::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:33::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:33::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:04:33::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:33::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:04:33::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_2
TRACE::2023-05-25.15:04:33::SCWPlatform::Opened existing hwdb mainBD_wrapper_2
TRACE::2023-05-25.15:04:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:04:33::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:33::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:33::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:33::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:04:33::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:33::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:04:33::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_2
TRACE::2023-05-25.15:04:33::SCWPlatform::Opened existing hwdb mainBD_wrapper_2
TRACE::2023-05-25.15:04:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:04:33::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:33::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:33::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:33::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:04:33::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:33::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:04:33::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_2
TRACE::2023-05-25.15:04:33::SCWPlatform::Opened existing hwdb mainBD_wrapper_2
TRACE::2023-05-25.15:04:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:04:33::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:04:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-25.15:04:33::SCWMssOS::No sw design opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:04:33::SCWMssOS::mss exists loading the mss file  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:04:33::SCWMssOS::Opened the sw design from mss  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:04:33::SCWMssOS::Adding the swdes entry D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-05-25.15:04:33::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-25.15:04:33::SCWMssOS::Opened the sw design.  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:04:33::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:04:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-25.15:04:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-25.15:04:33::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.15:04:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-25.15:04:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-25.15:04:33::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:33::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:33::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:33::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:04:33::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:33::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:04:33::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_2
TRACE::2023-05-25.15:04:33::SCWPlatform::Opened existing hwdb mainBD_wrapper_2
TRACE::2023-05-25.15:04:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:04:33::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:04:33::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.15:04:33::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:04:33::SCWReader::No isolation master present  
TRACE::2023-05-25.15:04:37::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:37::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:37::SCWPlatform:: Platform location is D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa
TRACE::2023-05-25.15:04:38::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:38::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:04:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:04:38::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-05-25.15:04:38::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:38::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:38::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:38::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:04:38::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:38::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:04:38::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_2
TRACE::2023-05-25.15:04:38::SCWPlatform::Opened existing hwdb mainBD_wrapper_2
TRACE::2023-05-25.15:04:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:04:38::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:38::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:38::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:38::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:04:38::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:38::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:04:38::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_2
TRACE::2023-05-25.15:04:38::SCWPlatform::Opened existing hwdb mainBD_wrapper_2
TRACE::2023-05-25.15:04:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:04:38::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:04:38::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.15:04:38::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:04:38::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:38::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:38::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:38::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa
TRACE::2023-05-25.15:04:38::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:38::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:04:38::SCWPlatform::update - Opened existing hwdb mainBD_wrapper_3
TRACE::2023-05-25.15:04:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:04:38::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:04:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-25.15:04:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-25.15:04:38::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.15:04:38::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-05-25.15:04:38::SCWMssOS::Removing the swdes entry for  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:04:38::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:38::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:38::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:38::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:04:38::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:38::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:04:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-25.15:04:38::SCWPlatform::Opened new HwDB with name mainBD_wrapper_4
TRACE::2023-05-25.15:04:38::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:04:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-05-25.15:04:38::SCWMssOS::Writing the mss file completed D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:04:38::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.15:04:38::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:38::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:38::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:38::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:04:38::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:38::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:04:38::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_4
TRACE::2023-05-25.15:04:38::SCWPlatform::Opened existing hwdb mainBD_wrapper_4
TRACE::2023-05-25.15:04:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:04:38::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:04:38::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.15:04:38::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:04:38::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"c09979d12270bafa2bc8a1d5640106a81",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-05-25.15:04:48::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-25.15:04:48::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-25.15:04:48::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-25.15:04:48::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-25.15:04:48::SCWSystem::Not a boot domain 
LOG::2023-05-25.15:04:48::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-25.15:04:48::SCWDomain::Generating domain artifcats
TRACE::2023-05-25.15:04:48::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-25.15:04:48::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-25.15:04:48::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:48::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:48::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:48::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:04:48::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:04:48::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:04:48::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_4
TRACE::2023-05-25.15:04:48::SCWPlatform::Opened existing hwdb mainBD_wrapper_4
TRACE::2023-05-25.15:04:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:04:48::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:04:48::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.15:04:48::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:04:48::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-25.15:04:48::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:04:49::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-05-25.15:04:51::SCWMssOS::doing bsp build ... 
TRACE::2023-05-25.15:04:51::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-05-25.15:04:51::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-25.15:04:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src"

TRACE::2023-05-25.15:04:51::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2023-05-25.15:04:51::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2023-05-25.15:04:51::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:04:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-25.15:04:51::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.15:04:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.15:04:51::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:04:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-25.15:04:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.15:04:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.15:04:51::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:04:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-25.15:04:51::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.15:04:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.15:04:51::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:04:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-25.15:04:51::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-25.15:04:51::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-25.15:04:51::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:04:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-25.15:04:52::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-25.15:04:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-25.15:04:52::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:04:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src"

TRACE::2023-05-25.15:04:52::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-25.15:04:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-25.15:04:52::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:04:52::SCWMssOS::"Compiling AXI4_Lite_ER..."

ERROR::2023-05-25.15:04:52::SCWMssOS::Failed to build  the bsp sources for domain - standalone_microblaze_0
ERROR::2023-05-25.15:04:52::SCWSystem::Error in Processing the domain standalone_microblaze_0
LOG::2023-05-25.15:05:03::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-25.15:05:03::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-25.15:05:03::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-25.15:05:03::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-25.15:05:03::SCWSystem::Not a boot domain 
LOG::2023-05-25.15:05:03::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-25.15:05:03::SCWDomain::Generating domain artifcats
TRACE::2023-05-25.15:05:03::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-25.15:05:03::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-25.15:05:03::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:05:03::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:05:03::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:05:03::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:05:03::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:05:03::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:05:03::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_4
TRACE::2023-05-25.15:05:03::SCWPlatform::Opened existing hwdb mainBD_wrapper_4
TRACE::2023-05-25.15:05:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:05:03::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:05:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-25.15:05:03::SCWMssOS::No sw design opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:05:03::SCWMssOS::mss exists loading the mss file  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:05:03::SCWMssOS::Opened the sw design from mss  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:05:03::SCWMssOS::Adding the swdes entry D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-05-25.15:05:03::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-25.15:05:03::SCWMssOS::Opened the sw design.  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:05:03::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-25.15:05:03::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:05:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-25.15:05:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-25.15:05:03::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-05-25.15:05:03::SCWMssOS::doing bsp build ... 
TRACE::2023-05-25.15:05:03::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-05-25.15:05:03::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-25.15:05:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src"

TRACE::2023-05-25.15:05:03::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2023-05-25.15:05:03::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2023-05-25.15:05:03::SCWMssOS::s -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:05:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-25.15:05:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.15:05:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.15:05:03::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:05:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-25.15:05:03::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.15:05:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.15:05:03::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:05:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-25.15:05:03::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.15:05:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.15:05:03::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:05:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-25.15:05:03::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-25.15:05:03::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-25.15:05:03::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:05:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-25.15:05:03::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-25.15:05:03::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-25.15:05:03::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:05:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src"

TRACE::2023-05-25.15:05:03::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-25.15:05:03::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-25.15:05:03::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:05:03::SCWMssOS::"Compiling AXI4_Lite_ER..."

ERROR::2023-05-25.15:05:04::SCWMssOS::Failed to build  the bsp sources for domain - standalone_microblaze_0
ERROR::2023-05-25.15:05:04::SCWSystem::Error in Processing the domain standalone_microblaze_0
TRACE::2023-05-25.15:12:39::SCWPlatform::Clearing the existing platform
TRACE::2023-05-25.15:12:39::SCWSystem::Clearing the existing sysconfig
TRACE::2023-05-25.15:12:39::SCWMssOS::Removing the swdes entry for  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:12:39::SCWSystem::Clearing the domains completed.
TRACE::2023-05-25.15:12:39::SCWPlatform::Clearing the opened hw db.
TRACE::2023-05-25.15:12:39::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform:: Platform location is D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:12:39::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:12:39::SCWPlatform::Removing the HwDB with name D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:12:39::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:12:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-25.15:12:39::SCWPlatform::Opened new HwDB with name mainBD_wrapper_5
TRACE::2023-05-25.15:12:39::SCWReader::Active system found as  mainBD_wrapper
TRACE::2023-05-25.15:12:39::SCWReader::Handling sysconfig mainBD_wrapper
TRACE::2023-05-25.15:12:39::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-25.15:12:39::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:12:39::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:12:39::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_5
TRACE::2023-05-25.15:12:39::SCWPlatform::Opened existing hwdb mainBD_wrapper_5
TRACE::2023-05-25.15:12:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:12:39::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:12:39::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:12:39::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_5
TRACE::2023-05-25.15:12:39::SCWPlatform::Opened existing hwdb mainBD_wrapper_5
TRACE::2023-05-25.15:12:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:12:39::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:12:39::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:12:39::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_5
TRACE::2023-05-25.15:12:39::SCWPlatform::Opened existing hwdb mainBD_wrapper_5
TRACE::2023-05-25.15:12:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:12:39::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:12:39::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:12:39::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_5
TRACE::2023-05-25.15:12:39::SCWPlatform::Opened existing hwdb mainBD_wrapper_5
TRACE::2023-05-25.15:12:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:12:39::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:12:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-25.15:12:39::SCWMssOS::No sw design opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:12:39::SCWMssOS::mss exists loading the mss file  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:12:39::SCWMssOS::Opened the sw design from mss  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:12:39::SCWMssOS::Adding the swdes entry D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-05-25.15:12:39::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-25.15:12:39::SCWMssOS::Opened the sw design.  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:12:39::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:12:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-25.15:12:39::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-25.15:12:39::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.15:12:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-25.15:12:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-25.15:12:39::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:12:39::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:39::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:12:39::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_5
TRACE::2023-05-25.15:12:39::SCWPlatform::Opened existing hwdb mainBD_wrapper_5
TRACE::2023-05-25.15:12:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:12:39::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:12:39::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.15:12:39::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:12:39::SCWReader::No isolation master present  
TRACE::2023-05-25.15:12:42::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform:: Platform location is D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa
TRACE::2023-05-25.15:12:42::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:12:42::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-05-25.15:12:42::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:12:42::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:12:42::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_5
TRACE::2023-05-25.15:12:42::SCWPlatform::Opened existing hwdb mainBD_wrapper_5
TRACE::2023-05-25.15:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:12:42::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:12:42::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:12:42::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_5
TRACE::2023-05-25.15:12:42::SCWPlatform::Opened existing hwdb mainBD_wrapper_5
TRACE::2023-05-25.15:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:12:42::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:12:42::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.15:12:42::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:12:42::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa
TRACE::2023-05-25.15:12:42::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:12:42::SCWPlatform::update - Opened existing hwdb mainBD_wrapper_6
TRACE::2023-05-25.15:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:12:42::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:12:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-25.15:12:42::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-25.15:12:42::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.15:12:42::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-05-25.15:12:42::SCWMssOS::Removing the swdes entry for  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:12:42::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:12:42::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:12:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-25.15:12:42::SCWPlatform::Opened new HwDB with name mainBD_wrapper_7
TRACE::2023-05-25.15:12:42::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:12:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-05-25.15:12:42::SCWMssOS::Writing the mss file completed D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:12:42::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.15:12:42::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:12:42::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:42::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:12:42::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_7
TRACE::2023-05-25.15:12:42::SCWPlatform::Opened existing hwdb mainBD_wrapper_7
TRACE::2023-05-25.15:12:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:12:42::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:12:42::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.15:12:42::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:12:42::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"4792afdaf97f394c34d962b749f6eb341",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-05-25.15:12:49::SCWMssOS::cleaning the bsp 
TRACE::2023-05-25.15:12:49::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-05-25.15:12:49::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_ER_v1_0/src -s clean 

ERROR::2023-05-25.15:12:50::SCWSystem::Error in Processing the domain standalone_microblaze_0
LOG::2023-05-25.15:12:52::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-25.15:12:52::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-25.15:12:52::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-25.15:12:52::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-25.15:12:52::SCWSystem::Not a boot domain 
LOG::2023-05-25.15:12:52::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-25.15:12:52::SCWDomain::Generating domain artifcats
TRACE::2023-05-25.15:12:52::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-25.15:12:52::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-25.15:12:52::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:52::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:52::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:52::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:12:52::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:12:52::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:12:52::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_7
TRACE::2023-05-25.15:12:52::SCWPlatform::Opened existing hwdb mainBD_wrapper_7
TRACE::2023-05-25.15:12:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:12:52::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:12:52::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.15:12:52::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:12:52::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-25.15:12:52::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:12:52::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-05-25.15:12:54::SCWMssOS::doing bsp build ... 
TRACE::2023-05-25.15:12:54::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-05-25.15:12:54::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-25.15:12:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-25.15:12:54::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2023-05-25.15:12:54::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2023-05-25.15:12:54::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:12:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-25.15:12:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.15:12:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.15:12:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:12:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-25.15:12:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.15:12:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.15:12:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:12:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-25.15:12:54::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.15:12:54::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.15:12:54::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:12:54::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-25.15:12:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-25.15:12:54::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-25.15:12:54::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:12:55::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-25.15:12:55::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-25.15:12:55::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-25.15:12:55::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:12:55::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-25.15:12:55::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2023-05-25.15:12:55::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2023-05-25.15:12:55::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:12:55::SCWMssOS::"Compiling AXI4_Lite_CNT_LED..."

ERROR::2023-05-25.15:12:55::SCWMssOS::Failed to build  the bsp sources for domain - standalone_microblaze_0
ERROR::2023-05-25.15:12:55::SCWSystem::Error in Processing the domain standalone_microblaze_0
LOG::2023-05-25.15:13:31::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-25.15:13:31::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-25.15:13:31::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-25.15:13:31::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-25.15:13:31::SCWSystem::Not a boot domain 
LOG::2023-05-25.15:13:31::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-25.15:13:31::SCWDomain::Generating domain artifcats
TRACE::2023-05-25.15:13:31::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-25.15:13:31::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-25.15:13:31::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:13:31::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:13:31::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:13:31::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:13:31::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:13:31::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:13:31::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_7
TRACE::2023-05-25.15:13:31::SCWPlatform::Opened existing hwdb mainBD_wrapper_7
TRACE::2023-05-25.15:13:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:13:31::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:13:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-25.15:13:31::SCWMssOS::No sw design opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:13:31::SCWMssOS::mss exists loading the mss file  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:13:31::SCWMssOS::Opened the sw design from mss  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:13:31::SCWMssOS::Adding the swdes entry D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-05-25.15:13:31::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-25.15:13:31::SCWMssOS::Opened the sw design.  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:13:31::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-25.15:13:31::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:13:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-25.15:13:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-25.15:13:31::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-05-25.15:13:31::SCWMssOS::doing bsp build ... 
TRACE::2023-05-25.15:13:31::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-05-25.15:13:31::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-25.15:13:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-25.15:13:31::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2023-05-25.15:13:31::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2023-05-25.15:13:31::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:13:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-25.15:13:31::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.15:13:31::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.15:13:31::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:13:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-25.15:13:31::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.15:13:31::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.15:13:31::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:13:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-25.15:13:31::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.15:13:31::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.15:13:31::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:13:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-25.15:13:31::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-25.15:13:31::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-25.15:13:31::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:13:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-25.15:13:31::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-25.15:13:31::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-25.15:13:31::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:13:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-25.15:13:31::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2023-05-25.15:13:31::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2023-05-25.15:13:31::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:13:32::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-25.15:13:32::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-05-25.15:13:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-25.15:13:32::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2023-05-25.15:13:32::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2023-05-25.15:13:32::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:13:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-25.15:13:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.15:13:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.15:13:32::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:13:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-25.15:13:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.15:13:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.15:13:32::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:13:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-25.15:13:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.15:13:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.15:13:32::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:13:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-25.15:13:32::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-25.15:13:32::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-25.15:13:32::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:13:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-25.15:13:32::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-25.15:13:32::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-25.15:13:32::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:13:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-25.15:13:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-25.15:13:32::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-25.15:13:32::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:13:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-25.15:13:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-25.15:13:32::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-25.15:13:32::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:13:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-25.15:13:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-25.15:13:32::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-25.15:13:32::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:13:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-25.15:13:32::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-25.15:13:32::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-05-25.15:13:32::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:13:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-25.15:13:32::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-25.15:13:32::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-05-25.15:13:32::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:13:33::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-25.15:13:33::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-25.15:13:33::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-25.15:13:33::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/AXI4_Lite_CNT_LED.o microblaze_0/lib/AXI4_Lite_CNT_LED_selftest.o microbla
TRACE::2023-05-25.15:13:33::SCWMssOS::ze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/inb
TRACE::2023-05-25.15:13:33::SCWMssOS::yte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/microblaze
TRACE::2023-05-25.15:13:33::SCWMssOS::_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib
TRACE::2023-05-25.15:13:33::SCWMssOS::/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_enable_interrupts.o mic
TRACE::2023-05-25.15:13:33::SCWMssOS::roblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/microblaze_flush_ca
TRACE::2023-05-25.15:13:33::SCWMssOS::che_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/mi
TRACE::2023-05-25.15:13:33::SCWMssOS::croblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/microblaze_interrupt_handler.o mi
TRACE::2023-05-25.15:13:33::SCWMssOS::croblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalid
TRACE::2023-05-25.15:13:33::SCWMssOS::ate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o mic
TRACE::2023-05-25.15:13:33::SCWMssOS::roblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_
TRACE::2023-05-25.15:13:33::SCWMssOS::scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o 
TRACE::2023-05-25.15:13:33::SCWMssOS::microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microbla
TRACE::2023-05-25.15:13:33::SCWMssOS::ze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xb
TRACE::2023-05-25.15:13:33::SCWMssOS::ram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o mi
TRACE::2023-05-25.15:13:33::SCWMssOS::croblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o micro
TRACE::2023-05-25.15:13:33::SCWMssOS::blaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o 
TRACE::2023-05-25.15:13:33::SCWMssOS::microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o
TRACE::2023-05-25.15:13:33::SCWMssOS:: microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaz
TRACE::2023-05-25.15:13:33::SCWMssOS::e_0/lib/xplatform_info.o microblaze_0/lib/xuartns550.o microblaze_0/lib/xuartns550_format.o microblaze_0/lib/xuartns550_g.o mic
TRACE::2023-05-25.15:13:33::SCWMssOS::roblaze_0/lib/xuartns550_intr.o microblaze_0/lib/xuartns550_l.o microblaze_0/lib/xuartns550_options.o microblaze_0/lib/xuartns5
TRACE::2023-05-25.15:13:33::SCWMssOS::50_selftest.o microblaze_0/lib/xuartns550_sinit.o microblaze_0/lib/xuartns550_stats.o

TRACE::2023-05-25.15:13:33::SCWMssOS::'Finished building libraries'

TRACE::2023-05-25.15:13:33::SCWMssOS::Copying to export directory.
TRACE::2023-05-25.15:13:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-25.15:13:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-25.15:13:34::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-05-25.15:13:34::SCWSystem::Completed Processing the sysconfig mainBD_wrapper
LOG::2023-05-25.15:13:34::SCWPlatform::Completed generating the artifacts for system configuration mainBD_wrapper
TRACE::2023-05-25.15:13:34::SCWPlatform::Started preparing the platform 
TRACE::2023-05-25.15:13:34::SCWSystem::Writing the bif file for system config mainBD_wrapper
TRACE::2023-05-25.15:13:34::SCWSystem::dir created 
TRACE::2023-05-25.15:13:34::SCWSystem::Writing the bif 
TRACE::2023-05-25.15:13:34::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-25.15:13:34::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-25.15:13:34::SCWPlatform::Completed generating the platform
TRACE::2023-05-25.15:13:34::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:13:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-25.15:13:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-25.15:13:34::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.15:13:34::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:13:34::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:13:34::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:13:34::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:13:34::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:13:34::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:13:34::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_7
TRACE::2023-05-25.15:13:34::SCWPlatform::Opened existing hwdb mainBD_wrapper_7
TRACE::2023-05-25.15:13:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:13:34::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:13:34::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.15:13:34::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:13:34::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"4792afdaf97f394c34d962b749f6eb34",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-25.15:13:34::SCWPlatform::updated the xpfm file.
TRACE::2023-05-25.15:13:34::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:13:34::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:13:34::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:13:34::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:13:34::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:13:34::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:13:34::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_7
TRACE::2023-05-25.15:13:34::SCWPlatform::Opened existing hwdb mainBD_wrapper_7
TRACE::2023-05-25.15:13:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:13:34::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:13:34::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.15:13:34::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:44:49::SCWMssOS::cleaning the bsp 
TRACE::2023-05-25.15:44:49::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-05-25.15:44:49::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s clean 

TRACE::2023-05-25.15:44:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-05-25.15:44:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-05-25.15:44:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-05-25.15:44:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-05-25.15:44:49::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s clean 

TRACE::2023-05-25.15:44:49::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-05-25.15:44:51::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-25.15:44:51::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-25.15:44:51::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-25.15:44:51::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-25.15:44:51::SCWSystem::Not a boot domain 
LOG::2023-05-25.15:44:51::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-25.15:44:51::SCWDomain::Generating domain artifcats
TRACE::2023-05-25.15:44:51::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-25.15:44:51::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-25.15:44:51::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:44:51::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:44:51::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:44:51::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:44:51::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:44:51::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:44:51::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_7
TRACE::2023-05-25.15:44:51::SCWPlatform::Opened existing hwdb mainBD_wrapper_7
TRACE::2023-05-25.15:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:44:51::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:44:51::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.15:44:51::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:44:51::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-25.15:44:51::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:44:51::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-25.15:44:51::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-25.15:44:51::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-05-25.15:44:51::SCWMssOS::doing bsp build ... 
TRACE::2023-05-25.15:44:51::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-05-25.15:44:51::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-25.15:44:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-25.15:44:51::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2023-05-25.15:44:51::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2023-05-25.15:44:51::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:44:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-25.15:44:51::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.15:44:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.15:44:51::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:44:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-25.15:44:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.15:44:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.15:44:51::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:44:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-25.15:44:51::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.15:44:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.15:44:51::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:44:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-25.15:44:51::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-25.15:44:51::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-25.15:44:51::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:44:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-25.15:44:51::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-25.15:44:51::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-25.15:44:51::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:44:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-25.15:44:51::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2023-05-25.15:44:51::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2023-05-25.15:44:51::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:44:51::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-25.15:44:51::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-05-25.15:44:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-25.15:44:51::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2023-05-25.15:44:51::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2023-05-25.15:44:51::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:44:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-25.15:44:51::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.15:44:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.15:44:51::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:44:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-25.15:44:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.15:44:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.15:44:51::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:44:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-25.15:44:51::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.15:44:51::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.15:44:52::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:44:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-25.15:44:52::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-25.15:44:52::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-25.15:44:52::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:44:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-25.15:44:52::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2023-05-25.15:44:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2023-05-25.15:44:52::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:44:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-25.15:44:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-25.15:44:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-25.15:44:52::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:44:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-25.15:44:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-25.15:44:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-25.15:44:52::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:44:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-25.15:44:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-25.15:44:52::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-25.15:44:52::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:44:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-25.15:44:52::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-25.15:44:52::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-05-25.15:44:52::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:44:52::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartns550_v3_8/src"

TRACE::2023-05-25.15:44:52::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2023-05-25.15:44:52::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2023-05-25.15:44:52::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.15:44:52::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-25.15:44:53::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-25.15:44:53::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-25.15:44:53::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/AXI4_Lite_CNT_LED.o microblaze_0/lib/AXI4_Lite_CNT_LED_selftest.o microbla
TRACE::2023-05-25.15:44:53::SCWMssOS::ze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/inb
TRACE::2023-05-25.15:44:53::SCWMssOS::yte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/microblaze
TRACE::2023-05-25.15:44:53::SCWMssOS::_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib
TRACE::2023-05-25.15:44:53::SCWMssOS::/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_enable_interrupts.o mic
TRACE::2023-05-25.15:44:53::SCWMssOS::roblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/microblaze_flush_ca
TRACE::2023-05-25.15:44:53::SCWMssOS::che_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/mi
TRACE::2023-05-25.15:44:53::SCWMssOS::croblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/microblaze_interrupt_handler.o mi
TRACE::2023-05-25.15:44:53::SCWMssOS::croblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalid
TRACE::2023-05-25.15:44:53::SCWMssOS::ate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o mic
TRACE::2023-05-25.15:44:53::SCWMssOS::roblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_
TRACE::2023-05-25.15:44:53::SCWMssOS::scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o 
TRACE::2023-05-25.15:44:53::SCWMssOS::microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microbla
TRACE::2023-05-25.15:44:53::SCWMssOS::ze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xb
TRACE::2023-05-25.15:44:53::SCWMssOS::ram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o mi
TRACE::2023-05-25.15:44:53::SCWMssOS::croblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o micro
TRACE::2023-05-25.15:44:53::SCWMssOS::blaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o 
TRACE::2023-05-25.15:44:53::SCWMssOS::microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o
TRACE::2023-05-25.15:44:53::SCWMssOS:: microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaz
TRACE::2023-05-25.15:44:53::SCWMssOS::e_0/lib/xplatform_info.o microblaze_0/lib/xuartns550.o microblaze_0/lib/xuartns550_format.o microblaze_0/lib/xuartns550_g.o mic
TRACE::2023-05-25.15:44:53::SCWMssOS::roblaze_0/lib/xuartns550_intr.o microblaze_0/lib/xuartns550_l.o microblaze_0/lib/xuartns550_options.o microblaze_0/lib/xuartns5
TRACE::2023-05-25.15:44:53::SCWMssOS::50_selftest.o microblaze_0/lib/xuartns550_sinit.o microblaze_0/lib/xuartns550_stats.o

TRACE::2023-05-25.15:44:53::SCWMssOS::'Finished building libraries'

TRACE::2023-05-25.15:44:53::SCWMssOS::Copying to export directory.
TRACE::2023-05-25.15:44:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-25.15:44:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-25.15:44:54::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-05-25.15:44:54::SCWSystem::Completed Processing the sysconfig mainBD_wrapper
LOG::2023-05-25.15:44:54::SCWPlatform::Completed generating the artifacts for system configuration mainBD_wrapper
TRACE::2023-05-25.15:44:54::SCWPlatform::Started preparing the platform 
TRACE::2023-05-25.15:44:54::SCWSystem::Writing the bif file for system config mainBD_wrapper
TRACE::2023-05-25.15:44:54::SCWSystem::dir created 
TRACE::2023-05-25.15:44:54::SCWSystem::Writing the bif 
TRACE::2023-05-25.15:44:54::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-25.15:44:54::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-25.15:44:54::SCWPlatform::Completed generating the platform
TRACE::2023-05-25.15:44:54::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:44:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-25.15:44:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-25.15:44:54::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.15:44:54::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:44:54::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:44:54::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:44:54::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:44:54::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:44:54::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:44:54::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_7
TRACE::2023-05-25.15:44:54::SCWPlatform::Opened existing hwdb mainBD_wrapper_7
TRACE::2023-05-25.15:44:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:44:54::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:44:54::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.15:44:54::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:44:54::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"4792afdaf97f394c34d962b749f6eb34",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-25.15:44:54::SCWPlatform::updated the xpfm file.
TRACE::2023-05-25.15:44:54::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:44:54::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:44:54::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:44:54::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.15:44:54::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.15:44:54::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.15:44:54::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_7
TRACE::2023-05-25.15:44:54::SCWPlatform::Opened existing hwdb mainBD_wrapper_7
TRACE::2023-05-25.15:44:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.15:44:54::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.15:44:54::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.15:44:54::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:21:46::SCWPlatform::Clearing the existing platform
TRACE::2023-05-25.19:21:46::SCWSystem::Clearing the existing sysconfig
TRACE::2023-05-25.19:21:46::SCWMssOS::Removing the swdes entry for  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:21:46::SCWSystem::Clearing the domains completed.
TRACE::2023-05-25.19:21:46::SCWPlatform::Clearing the opened hw db.
TRACE::2023-05-25.19:21:46::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform:: Platform location is D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:21:46::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:21:46::SCWPlatform::Removing the HwDB with name D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:21:46::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:21:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-25.19:21:46::SCWPlatform::Opened new HwDB with name mainBD_wrapper_8
TRACE::2023-05-25.19:21:46::SCWReader::Active system found as  mainBD_wrapper
TRACE::2023-05-25.19:21:46::SCWReader::Handling sysconfig mainBD_wrapper
TRACE::2023-05-25.19:21:46::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-25.19:21:46::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:21:46::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:21:46::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_8
TRACE::2023-05-25.19:21:46::SCWPlatform::Opened existing hwdb mainBD_wrapper_8
TRACE::2023-05-25.19:21:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:21:46::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:21:46::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:21:46::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_8
TRACE::2023-05-25.19:21:46::SCWPlatform::Opened existing hwdb mainBD_wrapper_8
TRACE::2023-05-25.19:21:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:21:46::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:21:46::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:21:46::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_8
TRACE::2023-05-25.19:21:46::SCWPlatform::Opened existing hwdb mainBD_wrapper_8
TRACE::2023-05-25.19:21:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:21:46::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:21:46::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:21:46::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_8
TRACE::2023-05-25.19:21:46::SCWPlatform::Opened existing hwdb mainBD_wrapper_8
TRACE::2023-05-25.19:21:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:21:46::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:21:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-25.19:21:46::SCWMssOS::No sw design opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:21:46::SCWMssOS::mss exists loading the mss file  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:21:46::SCWMssOS::Opened the sw design from mss  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:21:46::SCWMssOS::Adding the swdes entry D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-05-25.19:21:46::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-25.19:21:46::SCWMssOS::Opened the sw design.  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:21:46::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:21:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-25.19:21:46::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-25.19:21:46::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.19:21:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-25.19:21:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-25.19:21:46::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:21:46::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:46::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:21:46::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_8
TRACE::2023-05-25.19:21:46::SCWPlatform::Opened existing hwdb mainBD_wrapper_8
TRACE::2023-05-25.19:21:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:21:46::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:21:46::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:21:46::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:21:46::SCWReader::No isolation master present  
TRACE::2023-05-25.19:21:49::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform:: Platform location is D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa
TRACE::2023-05-25.19:21:49::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:21:49::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-05-25.19:21:49::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:21:49::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:21:49::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_8
TRACE::2023-05-25.19:21:49::SCWPlatform::Opened existing hwdb mainBD_wrapper_8
TRACE::2023-05-25.19:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:21:49::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:21:49::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:21:49::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_8
TRACE::2023-05-25.19:21:49::SCWPlatform::Opened existing hwdb mainBD_wrapper_8
TRACE::2023-05-25.19:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:21:49::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:21:49::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:21:49::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:21:49::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa
TRACE::2023-05-25.19:21:49::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:21:49::SCWPlatform::update - Opened existing hwdb mainBD_wrapper_9
TRACE::2023-05-25.19:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:21:49::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:21:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-25.19:21:49::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-25.19:21:49::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.19:21:49::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-05-25.19:21:49::SCWMssOS::Removing the swdes entry for  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:21:49::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:21:49::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:21:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-25.19:21:49::SCWPlatform::Opened new HwDB with name mainBD_wrapper_10
TRACE::2023-05-25.19:21:49::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:21:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-05-25.19:21:49::SCWMssOS::Writing the mss file completed D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:21:49::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.19:21:49::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:21:49::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:49::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:21:49::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_10
TRACE::2023-05-25.19:21:49::SCWPlatform::Opened existing hwdb mainBD_wrapper_10
TRACE::2023-05-25.19:21:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:21:49::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:21:49::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:21:49::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:21:49::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"526f9095a3a959a754547091180dd99e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-05-25.19:21:58::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-25.19:21:58::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-25.19:21:58::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-25.19:21:58::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-25.19:21:58::SCWSystem::Not a boot domain 
LOG::2023-05-25.19:21:58::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-25.19:21:58::SCWDomain::Generating domain artifcats
TRACE::2023-05-25.19:21:58::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-25.19:21:58::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-25.19:21:58::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:58::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:58::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:58::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:21:58::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:21:58::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:21:58::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_10
TRACE::2023-05-25.19:21:58::SCWPlatform::Opened existing hwdb mainBD_wrapper_10
TRACE::2023-05-25.19:21:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:21:58::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:21:58::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:21:58::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:21:58::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-25.19:21:58::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:21:58::SCWMssOS::bsp generated is stale removing and regenerating. 
ERROR::2023-05-25.19:22:00::SCWMssOS::Failed to generate the bsp sources for domain.standalone_microblaze_0

Details: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

ERROR: [Hsi 55-1545] Problem running tcl command ::sw_standalone_v8_0::generate : ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

    while executing
"common::get_property IP_NAME [hsi::get_cells -hier $stdin]"
    (procedure "::sw_standalone_v8_0::generate" line 413)
    invoked from within
"::sw_standalone_v8_0::generate standalone"

ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

ERROR::2023-05-25.19:22:00::SCWSystem::Error in Processing the domain standalone_microblaze_0
TRACE::2023-05-25.19:22:07::SCWMssOS::cleaning the bsp 
TRACE::2023-05-25.19:22:07::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
ERROR::2023-05-25.19:22:08::SCWSystem::Error in Processing the domain standalone_microblaze_0
LOG::2023-05-25.19:22:09::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-25.19:22:09::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-25.19:22:09::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-25.19:22:09::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-25.19:22:09::SCWSystem::Not a boot domain 
LOG::2023-05-25.19:22:09::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-25.19:22:09::SCWDomain::Generating domain artifcats
TRACE::2023-05-25.19:22:09::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-25.19:22:09::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-25.19:22:09::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:22:09::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:22:09::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:22:09::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:22:09::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:22:09::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:22:09::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_10
TRACE::2023-05-25.19:22:09::SCWPlatform::Opened existing hwdb mainBD_wrapper_10
TRACE::2023-05-25.19:22:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:22:09::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:22:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-25.19:22:09::SCWMssOS::No sw design opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:22:09::SCWMssOS::mss exists loading the mss file  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:22:09::SCWMssOS::Opened the sw design from mss  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:22:09::SCWMssOS::Adding the swdes entry D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-05-25.19:22:09::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-25.19:22:09::SCWMssOS::Opened the sw design.  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:22:09::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-25.19:22:09::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:22:09::SCWMssOS::bsp generated is stale removing and regenerating. 
ERROR::2023-05-25.19:22:11::SCWMssOS::Failed to generate the bsp sources for domain.standalone_microblaze_0

Details: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

ERROR: [Hsi 55-1545] Problem running tcl command ::sw_standalone_v8_0::generate : ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

    while executing
"common::get_property IP_NAME [hsi::get_cells -hier $stdin]"
    (procedure "::sw_standalone_v8_0::generate" line 413)
    invoked from within
"::sw_standalone_v8_0::generate standalone"

ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

ERROR::2023-05-25.19:22:11::SCWSystem::Error in Processing the domain standalone_microblaze_0
TRACE::2023-05-25.19:23:00::SCWPlatform::Clearing the existing platform
TRACE::2023-05-25.19:23:00::SCWSystem::Clearing the existing sysconfig
TRACE::2023-05-25.19:23:00::SCWSystem::Clearing the domains completed.
TRACE::2023-05-25.19:23:00::SCWPlatform::Clearing the opened hw db.
TRACE::2023-05-25.19:23:00::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform:: Platform location is D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:23:00::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:23:00::SCWPlatform::Removing the HwDB with name D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:23:00::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:23:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-25.19:23:00::SCWPlatform::Opened new HwDB with name mainBD_wrapper_11
TRACE::2023-05-25.19:23:00::SCWReader::Active system found as  mainBD_wrapper
TRACE::2023-05-25.19:23:00::SCWReader::Handling sysconfig mainBD_wrapper
TRACE::2023-05-25.19:23:00::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-25.19:23:00::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:23:00::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:23:00::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_11
TRACE::2023-05-25.19:23:00::SCWPlatform::Opened existing hwdb mainBD_wrapper_11
TRACE::2023-05-25.19:23:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:23:00::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:23:00::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:23:00::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_11
TRACE::2023-05-25.19:23:00::SCWPlatform::Opened existing hwdb mainBD_wrapper_11
TRACE::2023-05-25.19:23:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:23:00::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:23:00::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:23:00::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_11
TRACE::2023-05-25.19:23:00::SCWPlatform::Opened existing hwdb mainBD_wrapper_11
TRACE::2023-05-25.19:23:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:23:00::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:23:00::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:23:00::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_11
TRACE::2023-05-25.19:23:00::SCWPlatform::Opened existing hwdb mainBD_wrapper_11
TRACE::2023-05-25.19:23:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:23:00::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-25.19:23:00::SCWMssOS::No sw design opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:00::SCWMssOS::mss exists loading the mss file  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:00::SCWMssOS::Opened the sw design from mss  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:00::SCWMssOS::Adding the swdes entry D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-05-25.19:23:00::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-25.19:23:00::SCWMssOS::Opened the sw design.  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:00::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-25.19:23:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-25.19:23:00::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.19:23:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-25.19:23:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-25.19:23:00::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:23:00::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:00::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:23:00::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_11
TRACE::2023-05-25.19:23:00::SCWPlatform::Opened existing hwdb mainBD_wrapper_11
TRACE::2023-05-25.19:23:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:23:00::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:00::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:23:00::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:00::SCWReader::No isolation master present  
TRACE::2023-05-25.19:23:03::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform:: Platform location is D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa
TRACE::2023-05-25.19:23:03::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:23:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:23:03::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-05-25.19:23:03::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:23:03::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:23:03::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_11
TRACE::2023-05-25.19:23:03::SCWPlatform::Opened existing hwdb mainBD_wrapper_11
TRACE::2023-05-25.19:23:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:23:03::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:23:03::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:23:03::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_11
TRACE::2023-05-25.19:23:03::SCWPlatform::Opened existing hwdb mainBD_wrapper_11
TRACE::2023-05-25.19:23:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:23:03::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:03::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:23:03::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:03::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa
TRACE::2023-05-25.19:23:03::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:23:03::SCWPlatform::update - Opened existing hwdb mainBD_wrapper_12
TRACE::2023-05-25.19:23:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:23:03::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-25.19:23:03::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-25.19:23:03::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.19:23:03::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-05-25.19:23:03::SCWMssOS::Removing the swdes entry for  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:03::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:23:03::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:23:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-25.19:23:03::SCWPlatform::Opened new HwDB with name mainBD_wrapper_13
TRACE::2023-05-25.19:23:03::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-05-25.19:23:03::SCWMssOS::Writing the mss file completed D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:03::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.19:23:03::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:23:03::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:03::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:23:03::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_13
TRACE::2023-05-25.19:23:03::SCWPlatform::Opened existing hwdb mainBD_wrapper_13
TRACE::2023-05-25.19:23:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:23:03::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:03::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:23:03::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:03::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"526f9095a3a959a754547091180dd99e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"axi_uart16550_0",
							"stdout":	"axi_uart16550_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-05-25.19:23:08::SCWMssOS::cleaning the bsp 
TRACE::2023-05-25.19:23:08::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
ERROR::2023-05-25.19:23:09::SCWSystem::Error in Processing the domain standalone_microblaze_0
LOG::2023-05-25.19:23:10::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-25.19:23:10::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-25.19:23:10::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-25.19:23:10::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-25.19:23:10::SCWSystem::Not a boot domain 
LOG::2023-05-25.19:23:10::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-25.19:23:10::SCWDomain::Generating domain artifcats
TRACE::2023-05-25.19:23:10::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-25.19:23:10::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-25.19:23:10::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:10::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:10::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:10::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:23:10::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:10::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:23:10::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_13
TRACE::2023-05-25.19:23:10::SCWPlatform::Opened existing hwdb mainBD_wrapper_13
TRACE::2023-05-25.19:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:23:10::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:10::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:23:10::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:10::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-25.19:23:10::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:10::SCWMssOS::bsp generated is stale removing and regenerating. 
ERROR::2023-05-25.19:23:12::SCWMssOS::Failed to generate the bsp sources for domain.standalone_microblaze_0

Details: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

ERROR: [Hsi 55-1545] Problem running tcl command ::sw_standalone_v8_0::generate : ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

    while executing
"common::get_property IP_NAME [hsi::get_cells -hier $stdin]"
    (procedure "::sw_standalone_v8_0::generate" line 413)
    invoked from within
"::sw_standalone_v8_0::generate standalone"

ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

ERROR::2023-05-25.19:23:12::SCWSystem::Error in Processing the domain standalone_microblaze_0
LOG::2023-05-25.19:23:20::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-25.19:23:20::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-25.19:23:20::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-25.19:23:20::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-25.19:23:20::SCWSystem::Not a boot domain 
LOG::2023-05-25.19:23:20::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-25.19:23:20::SCWDomain::Generating domain artifcats
TRACE::2023-05-25.19:23:20::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-25.19:23:20::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-25.19:23:20::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:20::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:20::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:20::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:23:20::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:20::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:23:20::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_13
TRACE::2023-05-25.19:23:20::SCWPlatform::Opened existing hwdb mainBD_wrapper_13
TRACE::2023-05-25.19:23:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:23:20::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-25.19:23:20::SCWMssOS::No sw design opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:20::SCWMssOS::mss exists loading the mss file  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:20::SCWMssOS::Opened the sw design from mss  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:20::SCWMssOS::Adding the swdes entry D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-05-25.19:23:20::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-25.19:23:20::SCWMssOS::Opened the sw design.  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:20::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-25.19:23:20::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:21::SCWMssOS::bsp generated is stale removing and regenerating. 
ERROR::2023-05-25.19:23:22::SCWMssOS::Failed to generate the bsp sources for domain.standalone_microblaze_0

Details: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

ERROR: [Hsi 55-1545] Problem running tcl command ::sw_standalone_v8_0::generate : ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

    while executing
"common::get_property IP_NAME [hsi::get_cells -hier $stdin]"
    (procedure "::sw_standalone_v8_0::generate" line 413)
    invoked from within
"::sw_standalone_v8_0::generate standalone"

ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

ERROR::2023-05-25.19:23:22::SCWSystem::Error in Processing the domain standalone_microblaze_0
LOG::2023-05-25.19:23:46::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-25.19:23:46::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-25.19:23:46::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-25.19:23:46::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-25.19:23:46::SCWSystem::Not a boot domain 
LOG::2023-05-25.19:23:46::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-25.19:23:46::SCWDomain::Generating domain artifcats
TRACE::2023-05-25.19:23:46::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-25.19:23:46::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-25.19:23:46::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:46::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:46::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:46::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:23:46::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:23:46::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:23:46::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_13
TRACE::2023-05-25.19:23:46::SCWPlatform::Opened existing hwdb mainBD_wrapper_13
TRACE::2023-05-25.19:23:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:23:46::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-25.19:23:46::SCWMssOS::No sw design opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:46::SCWMssOS::mss exists loading the mss file  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:46::SCWMssOS::Opened the sw design from mss  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:46::SCWMssOS::Adding the swdes entry D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-05-25.19:23:46::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-25.19:23:46::SCWMssOS::Opened the sw design.  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:46::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-25.19:23:46::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:23:46::SCWMssOS::bsp generated is stale removing and regenerating. 
ERROR::2023-05-25.19:23:48::SCWMssOS::Failed to generate the bsp sources for domain.standalone_microblaze_0

Details: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

ERROR: [Hsi 55-1545] Problem running tcl command ::sw_standalone_v8_0::generate : ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

    while executing
"common::get_property IP_NAME [hsi::get_cells -hier $stdin]"
    (procedure "::sw_standalone_v8_0::generate" line 413)
    invoked from within
"::sw_standalone_v8_0::generate standalone"

ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

ERROR::2023-05-25.19:23:48::SCWSystem::Error in Processing the domain standalone_microblaze_0
TRACE::2023-05-25.19:24:30::SCWPlatform::Clearing the existing platform
TRACE::2023-05-25.19:24:30::SCWSystem::Clearing the existing sysconfig
TRACE::2023-05-25.19:24:30::SCWSystem::Clearing the domains completed.
TRACE::2023-05-25.19:24:30::SCWPlatform::Clearing the opened hw db.
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform:: Platform location is D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:24:30::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:24:30::SCWPlatform::Removing the HwDB with name D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:24:30::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:24:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-25.19:24:30::SCWPlatform::Opened new HwDB with name mainBD_wrapper_14
TRACE::2023-05-25.19:24:30::SCWReader::Active system found as  mainBD_wrapper
TRACE::2023-05-25.19:24:30::SCWReader::Handling sysconfig mainBD_wrapper
TRACE::2023-05-25.19:24:30::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-25.19:24:30::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:24:30::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:24:30::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_14
TRACE::2023-05-25.19:24:30::SCWPlatform::Opened existing hwdb mainBD_wrapper_14
TRACE::2023-05-25.19:24:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:24:30::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:24:30::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:24:30::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_14
TRACE::2023-05-25.19:24:30::SCWPlatform::Opened existing hwdb mainBD_wrapper_14
TRACE::2023-05-25.19:24:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:24:30::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:24:30::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:24:30::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_14
TRACE::2023-05-25.19:24:30::SCWPlatform::Opened existing hwdb mainBD_wrapper_14
TRACE::2023-05-25.19:24:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:24:30::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:24:30::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:24:30::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_14
TRACE::2023-05-25.19:24:30::SCWPlatform::Opened existing hwdb mainBD_wrapper_14
TRACE::2023-05-25.19:24:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:24:30::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-25.19:24:30::SCWMssOS::No sw design opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:30::SCWMssOS::mss exists loading the mss file  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:30::SCWMssOS::Opened the sw design from mss  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:30::SCWMssOS::Adding the swdes entry D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-05-25.19:24:30::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-25.19:24:30::SCWMssOS::Opened the sw design.  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:30::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:24:30::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:24:30::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_14
TRACE::2023-05-25.19:24:30::SCWPlatform::Opened existing hwdb mainBD_wrapper_14
TRACE::2023-05-25.19:24:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:24:30::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:30::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:24:30::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:30::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:24:30::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:24:30::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_14
TRACE::2023-05-25.19:24:30::SCWPlatform::Opened existing hwdb mainBD_wrapper_14
TRACE::2023-05-25.19:24:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:24:30::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:30::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:24:30::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:30::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:24:30::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:24:30::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_14
TRACE::2023-05-25.19:24:30::SCWPlatform::Opened existing hwdb mainBD_wrapper_14
TRACE::2023-05-25.19:24:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:24:30::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:30::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:24:30::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:30::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:24:30::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:24:30::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_14
TRACE::2023-05-25.19:24:30::SCWPlatform::Opened existing hwdb mainBD_wrapper_14
TRACE::2023-05-25.19:24:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:24:30::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:30::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:24:30::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:30::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-25.19:24:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-25.19:24:30::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.19:24:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-25.19:24:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-25.19:24:30::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:24:30::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:30::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:24:30::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_14
TRACE::2023-05-25.19:24:30::SCWPlatform::Opened existing hwdb mainBD_wrapper_14
TRACE::2023-05-25.19:24:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:24:30::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:30::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:24:30::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:30::SCWReader::No isolation master present  
TRACE::2023-05-25.19:24:42::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:42::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:42::SCWPlatform:: Platform location is D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa
TRACE::2023-05-25.19:24:42::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:42::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:24:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:24:42::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-05-25.19:24:42::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:42::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:42::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:42::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:24:42::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:42::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:24:42::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_14
TRACE::2023-05-25.19:24:42::SCWPlatform::Opened existing hwdb mainBD_wrapper_14
TRACE::2023-05-25.19:24:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:24:42::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:42::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:42::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:42::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:24:42::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:42::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:24:42::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_14
TRACE::2023-05-25.19:24:42::SCWPlatform::Opened existing hwdb mainBD_wrapper_14
TRACE::2023-05-25.19:24:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:24:42::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:42::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:24:42::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:42::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:42::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:42::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:42::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa
TRACE::2023-05-25.19:24:42::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:42::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:24:42::SCWPlatform::update - Opened existing hwdb mainBD_wrapper_15
TRACE::2023-05-25.19:24:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:24:42::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-25.19:24:42::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-25.19:24:42::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.19:24:42::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-05-25.19:24:42::SCWMssOS::Removing the swdes entry for  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:42::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:42::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:42::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:42::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:24:42::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:42::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:24:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-25.19:24:43::SCWPlatform::Opened new HwDB with name mainBD_wrapper_16
TRACE::2023-05-25.19:24:43::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-05-25.19:24:43::SCWMssOS::Writing the mss file completed D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:43::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.19:24:43::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:43::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:43::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:43::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:24:43::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:43::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:24:43::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_16
TRACE::2023-05-25.19:24:43::SCWPlatform::Opened existing hwdb mainBD_wrapper_16
TRACE::2023-05-25.19:24:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:24:43::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:43::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:24:43::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:43::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d05c58427f03822b45b99f0531346f431",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"axi_uart16550_0",
							"stdout":	"axi_uart16550_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-05-25.19:24:54::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-25.19:24:54::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-25.19:24:54::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-25.19:24:54::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-25.19:24:54::SCWSystem::Not a boot domain 
LOG::2023-05-25.19:24:54::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-25.19:24:54::SCWDomain::Generating domain artifcats
TRACE::2023-05-25.19:24:54::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-25.19:24:54::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-25.19:24:54::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:54::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:54::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:54::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:24:54::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:24:54::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:24:54::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_16
TRACE::2023-05-25.19:24:54::SCWPlatform::Opened existing hwdb mainBD_wrapper_16
TRACE::2023-05-25.19:24:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:24:54::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:54::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:24:54::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:54::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-25.19:24:54::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:24:54::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-05-25.19:24:55::SCWMssOS::doing bsp build ... 
TRACE::2023-05-25.19:24:55::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-05-25.19:24:56::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-25.19:24:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-25.19:24:56::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2023-05-25.19:24:56::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2023-05-25.19:24:56::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:24:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-25.19:24:56::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.19:24:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.19:24:56::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:24:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-25.19:24:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.19:24:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.19:24:56::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:24:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-25.19:24:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.19:24:56::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.19:24:56::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:24:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-25.19:24:56::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-25.19:24:56::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-25.19:24:56::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:24:56::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-25.19:24:56::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-25.19:24:56::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-05-25.19:24:56::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:24:56::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-25.19:24:56::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2023-05-25.19:24:56::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2023-05-25.19:24:56::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:24:56::SCWMssOS::"Compiling AXI4_Lite_CNT_LED..."

ERROR::2023-05-25.19:24:57::SCWMssOS::Failed to build  the bsp sources for domain - standalone_microblaze_0
ERROR::2023-05-25.19:24:57::SCWSystem::Error in Processing the domain standalone_microblaze_0
LOG::2023-05-25.19:26:49::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-25.19:26:49::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-25.19:26:49::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-25.19:26:49::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-25.19:26:49::SCWSystem::Not a boot domain 
LOG::2023-05-25.19:26:49::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-25.19:26:49::SCWDomain::Generating domain artifcats
TRACE::2023-05-25.19:26:49::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-25.19:26:49::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-25.19:26:49::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:26:49::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:26:49::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:26:49::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:26:49::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:26:49::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:26:49::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_16
TRACE::2023-05-25.19:26:49::SCWPlatform::Opened existing hwdb mainBD_wrapper_16
TRACE::2023-05-25.19:26:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:26:49::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:26:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-25.19:26:49::SCWMssOS::No sw design opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:26:49::SCWMssOS::mss exists loading the mss file  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:26:49::SCWMssOS::Opened the sw design from mss  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:26:49::SCWMssOS::Adding the swdes entry D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-05-25.19:26:49::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-25.19:26:49::SCWMssOS::Opened the sw design.  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:26:49::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-25.19:26:49::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:26:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-25.19:26:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-25.19:26:49::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-05-25.19:26:49::SCWMssOS::doing bsp build ... 
TRACE::2023-05-25.19:26:49::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-05-25.19:26:49::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-25.19:26:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-25.19:26:49::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2023-05-25.19:26:49::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2023-05-25.19:26:49::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:26:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-25.19:26:49::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.19:26:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.19:26:49::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:26:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-25.19:26:49::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.19:26:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.19:26:49::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:26:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-25.19:26:49::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.19:26:49::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.19:26:49::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:26:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-25.19:26:49::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-25.19:26:49::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-25.19:26:49::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:26:49::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-25.19:26:49::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-25.19:26:49::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-05-25.19:26:49::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:26:49::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-25.19:26:49::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2023-05-25.19:26:49::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2023-05-25.19:26:49::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:26:50::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-25.19:26:50::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-05-25.19:26:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-25.19:26:50::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2023-05-25.19:26:50::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2023-05-25.19:26:50::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:26:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-25.19:26:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.19:26:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.19:26:50::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:26:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-25.19:26:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.19:26:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.19:26:50::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:26:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-25.19:26:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.19:26:50::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.19:26:50::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:26:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-25.19:26:50::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-25.19:26:50::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-25.19:26:50::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:26:50::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-25.19:26:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-25.19:26:50::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-05-25.19:26:50::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:26:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-25.19:26:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-25.19:26:50::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-25.19:26:50::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:26:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-25.19:26:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-25.19:26:50::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-25.19:26:50::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:26:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-25.19:26:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-25.19:26:50::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-25.19:26:50::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:26:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-25.19:26:50::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-25.19:26:50::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-05-25.19:26:50::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:26:50::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-25.19:26:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-25.19:26:50::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-05-25.19:26:50::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:26:50::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-25.19:26:51::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-25.19:26:51::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-25.19:26:51::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/AXI4_Lite_CNT_LED.o microblaze_0/lib/AXI4_Lite_CNT_LED_selftest.o microbla
TRACE::2023-05-25.19:26:51::SCWMssOS::ze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/inb
TRACE::2023-05-25.19:26:51::SCWMssOS::yte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/microblaze
TRACE::2023-05-25.19:26:51::SCWMssOS::_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib
TRACE::2023-05-25.19:26:51::SCWMssOS::/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_enable_interrupts.o mic
TRACE::2023-05-25.19:26:51::SCWMssOS::roblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/microblaze_flush_ca
TRACE::2023-05-25.19:26:51::SCWMssOS::che_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/mi
TRACE::2023-05-25.19:26:51::SCWMssOS::croblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/microblaze_interrupt_handler.o mi
TRACE::2023-05-25.19:26:51::SCWMssOS::croblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalid
TRACE::2023-05-25.19:26:51::SCWMssOS::ate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o mic
TRACE::2023-05-25.19:26:51::SCWMssOS::roblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_
TRACE::2023-05-25.19:26:51::SCWMssOS::scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o 
TRACE::2023-05-25.19:26:51::SCWMssOS::microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microbla
TRACE::2023-05-25.19:26:51::SCWMssOS::ze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xb
TRACE::2023-05-25.19:26:51::SCWMssOS::ram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o mi
TRACE::2023-05-25.19:26:51::SCWMssOS::croblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o micro
TRACE::2023-05-25.19:26:51::SCWMssOS::blaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o 
TRACE::2023-05-25.19:26:51::SCWMssOS::microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o
TRACE::2023-05-25.19:26:51::SCWMssOS:: microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaz
TRACE::2023-05-25.19:26:51::SCWMssOS::e_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microbla
TRACE::2023-05-25.19:26:51::SCWMssOS::ze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stat
TRACE::2023-05-25.19:26:51::SCWMssOS::s.o

TRACE::2023-05-25.19:26:51::SCWMssOS::'Finished building libraries'

TRACE::2023-05-25.19:26:51::SCWMssOS::Copying to export directory.
TRACE::2023-05-25.19:26:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-25.19:26:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-25.19:26:52::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-05-25.19:26:52::SCWSystem::Completed Processing the sysconfig mainBD_wrapper
LOG::2023-05-25.19:26:52::SCWPlatform::Completed generating the artifacts for system configuration mainBD_wrapper
TRACE::2023-05-25.19:26:52::SCWPlatform::Started preparing the platform 
TRACE::2023-05-25.19:26:52::SCWSystem::Writing the bif file for system config mainBD_wrapper
TRACE::2023-05-25.19:26:52::SCWSystem::dir created 
TRACE::2023-05-25.19:26:52::SCWSystem::Writing the bif 
TRACE::2023-05-25.19:26:52::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-25.19:26:52::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-25.19:26:52::SCWPlatform::Completed generating the platform
TRACE::2023-05-25.19:26:52::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:26:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-25.19:26:52::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-25.19:26:52::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.19:26:52::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:26:52::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:26:52::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:26:52::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:26:52::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:26:52::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:26:52::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_16
TRACE::2023-05-25.19:26:52::SCWPlatform::Opened existing hwdb mainBD_wrapper_16
TRACE::2023-05-25.19:26:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:26:52::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:26:52::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:26:52::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:26:52::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d05c58427f03822b45b99f0531346f43",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-25.19:26:52::SCWPlatform::updated the xpfm file.
TRACE::2023-05-25.19:26:52::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:26:52::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:26:52::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:26:52::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:26:52::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:26:52::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:26:52::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_16
TRACE::2023-05-25.19:26:52::SCWPlatform::Opened existing hwdb mainBD_wrapper_16
TRACE::2023-05-25.19:26:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:26:52::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:26:52::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:26:52::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:36:09::SCWMssOS::cleaning the bsp 
TRACE::2023-05-25.19:36:09::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-05-25.19:36:09::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s clean 

TRACE::2023-05-25.19:36:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-05-25.19:36:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-05-25.19:36:10::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-05-25.19:36:10::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-05-25.19:36:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-05-25.19:36:10::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-05-25.19:36:13::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-25.19:36:13::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-25.19:36:13::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-25.19:36:13::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-25.19:36:13::SCWSystem::Not a boot domain 
LOG::2023-05-25.19:36:13::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-25.19:36:13::SCWDomain::Generating domain artifcats
TRACE::2023-05-25.19:36:13::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-25.19:36:13::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-25.19:36:13::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:36:13::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:36:13::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:36:13::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:36:13::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:36:13::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:36:13::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_16
TRACE::2023-05-25.19:36:13::SCWPlatform::Opened existing hwdb mainBD_wrapper_16
TRACE::2023-05-25.19:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:36:13::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:36:13::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:36:13::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:36:13::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-25.19:36:13::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:36:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-25.19:36:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-25.19:36:13::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-05-25.19:36:13::SCWMssOS::doing bsp build ... 
TRACE::2023-05-25.19:36:13::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-05-25.19:36:13::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-25.19:36:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-25.19:36:13::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2023-05-25.19:36:13::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2023-05-25.19:36:13::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:36:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-25.19:36:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.19:36:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.19:36:13::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:36:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-25.19:36:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.19:36:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.19:36:13::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:36:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-25.19:36:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.19:36:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.19:36:13::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:36:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-25.19:36:13::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-25.19:36:13::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-25.19:36:13::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:36:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-25.19:36:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-25.19:36:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-05-25.19:36:13::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:36:13::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-25.19:36:13::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2023-05-25.19:36:13::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2023-05-25.19:36:13::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:36:13::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-25.19:36:13::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-05-25.19:36:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-25.19:36:13::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2023-05-25.19:36:13::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2023-05-25.19:36:13::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:36:13::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-25.19:36:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.19:36:13::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.19:36:13::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:36:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-25.19:36:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.19:36:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.19:36:14::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:36:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-25.19:36:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.19:36:14::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.19:36:14::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:36:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-25.19:36:14::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-25.19:36:14::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-25.19:36:14::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:36:14::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-25.19:36:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-25.19:36:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-05-25.19:36:14::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:36:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-25.19:36:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-25.19:36:14::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-25.19:36:14::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:36:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-25.19:36:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-25.19:36:14::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-25.19:36:14::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:36:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-25.19:36:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-25.19:36:14::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-25.19:36:14::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:36:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-25.19:36:14::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-25.19:36:14::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-05-25.19:36:14::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:36:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-25.19:36:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-25.19:36:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-05-25.19:36:14::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:36:14::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-25.19:36:14::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-25.19:36:14::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-25.19:36:14::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/AXI4_Lite_CNT_LED.o microblaze_0/lib/AXI4_Lite_CNT_LED_selftest.o microbla
TRACE::2023-05-25.19:36:14::SCWMssOS::ze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/inb
TRACE::2023-05-25.19:36:14::SCWMssOS::yte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/microblaze
TRACE::2023-05-25.19:36:14::SCWMssOS::_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib
TRACE::2023-05-25.19:36:14::SCWMssOS::/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_enable_interrupts.o mic
TRACE::2023-05-25.19:36:14::SCWMssOS::roblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/microblaze_flush_ca
TRACE::2023-05-25.19:36:14::SCWMssOS::che_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/mi
TRACE::2023-05-25.19:36:14::SCWMssOS::croblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/microblaze_interrupt_handler.o mi
TRACE::2023-05-25.19:36:14::SCWMssOS::croblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalid
TRACE::2023-05-25.19:36:14::SCWMssOS::ate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o mic
TRACE::2023-05-25.19:36:14::SCWMssOS::roblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_
TRACE::2023-05-25.19:36:14::SCWMssOS::scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o 
TRACE::2023-05-25.19:36:14::SCWMssOS::microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microbla
TRACE::2023-05-25.19:36:14::SCWMssOS::ze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xb
TRACE::2023-05-25.19:36:14::SCWMssOS::ram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o mi
TRACE::2023-05-25.19:36:14::SCWMssOS::croblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o micro
TRACE::2023-05-25.19:36:14::SCWMssOS::blaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o 
TRACE::2023-05-25.19:36:14::SCWMssOS::microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o
TRACE::2023-05-25.19:36:14::SCWMssOS:: microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaz
TRACE::2023-05-25.19:36:14::SCWMssOS::e_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microbla
TRACE::2023-05-25.19:36:14::SCWMssOS::ze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stat
TRACE::2023-05-25.19:36:14::SCWMssOS::s.o

TRACE::2023-05-25.19:36:15::SCWMssOS::'Finished building libraries'

TRACE::2023-05-25.19:36:15::SCWMssOS::Copying to export directory.
TRACE::2023-05-25.19:36:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-25.19:36:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-25.19:36:16::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-05-25.19:36:16::SCWSystem::Completed Processing the sysconfig mainBD_wrapper
LOG::2023-05-25.19:36:16::SCWPlatform::Completed generating the artifacts for system configuration mainBD_wrapper
TRACE::2023-05-25.19:36:16::SCWPlatform::Started preparing the platform 
TRACE::2023-05-25.19:36:16::SCWSystem::Writing the bif file for system config mainBD_wrapper
TRACE::2023-05-25.19:36:16::SCWSystem::dir created 
TRACE::2023-05-25.19:36:16::SCWSystem::Writing the bif 
TRACE::2023-05-25.19:36:16::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-25.19:36:16::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-25.19:36:16::SCWPlatform::Completed generating the platform
TRACE::2023-05-25.19:36:16::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:36:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-25.19:36:16::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-25.19:36:16::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.19:36:16::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:36:16::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:36:16::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:36:16::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:36:16::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:36:16::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:36:16::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_16
TRACE::2023-05-25.19:36:16::SCWPlatform::Opened existing hwdb mainBD_wrapper_16
TRACE::2023-05-25.19:36:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:36:16::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:36:16::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:36:16::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:36:16::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d05c58427f03822b45b99f0531346f43",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-25.19:36:16::SCWPlatform::updated the xpfm file.
TRACE::2023-05-25.19:36:16::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:36:16::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:36:16::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:36:16::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:36:16::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:36:16::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:36:16::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_16
TRACE::2023-05-25.19:36:16::SCWPlatform::Opened existing hwdb mainBD_wrapper_16
TRACE::2023-05-25.19:36:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:36:16::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:36:16::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:36:16::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:46:30::SCWPlatform::Clearing the existing platform
TRACE::2023-05-25.19:46:30::SCWSystem::Clearing the existing sysconfig
TRACE::2023-05-25.19:46:30::SCWMssOS::Removing the swdes entry for  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:46:30::SCWSystem::Clearing the domains completed.
TRACE::2023-05-25.19:46:30::SCWPlatform::Clearing the opened hw db.
TRACE::2023-05-25.19:46:30::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:30::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:30::SCWPlatform:: Platform location is D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:46:30::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:30::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:46:30::SCWPlatform::Removing the HwDB with name D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:30::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:30::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:30::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:30::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:46:30::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:30::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:46:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-25.19:46:30::SCWPlatform::Opened new HwDB with name mainBD_wrapper_21
TRACE::2023-05-25.19:46:30::SCWReader::Active system found as  mainBD_wrapper
TRACE::2023-05-25.19:46:30::SCWReader::Handling sysconfig mainBD_wrapper
TRACE::2023-05-25.19:46:30::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-25.19:46:30::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:30::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:30::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:30::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:46:30::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:30::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:46:30::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_21
TRACE::2023-05-25.19:46:30::SCWPlatform::Opened existing hwdb mainBD_wrapper_21
TRACE::2023-05-25.19:46:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:46:30::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:30::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:30::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:30::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:46:30::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:30::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:46:30::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_21
TRACE::2023-05-25.19:46:30::SCWPlatform::Opened existing hwdb mainBD_wrapper_21
TRACE::2023-05-25.19:46:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:46:30::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:30::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:30::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:30::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:46:30::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:30::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:46:30::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_21
TRACE::2023-05-25.19:46:30::SCWPlatform::Opened existing hwdb mainBD_wrapper_21
TRACE::2023-05-25.19:46:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:46:31::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:31::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:31::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:31::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:46:31::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:31::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:46:31::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_21
TRACE::2023-05-25.19:46:31::SCWPlatform::Opened existing hwdb mainBD_wrapper_21
TRACE::2023-05-25.19:46:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:46:31::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:46:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-25.19:46:31::SCWMssOS::No sw design opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:46:31::SCWMssOS::mss exists loading the mss file  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:46:31::SCWMssOS::Opened the sw design from mss  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:46:31::SCWMssOS::Adding the swdes entry D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-05-25.19:46:31::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-25.19:46:31::SCWMssOS::Opened the sw design.  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:46:31::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:46:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-25.19:46:31::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-25.19:46:31::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.19:46:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-25.19:46:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-25.19:46:31::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:31::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:31::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:31::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:46:31::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:31::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:46:31::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_21
TRACE::2023-05-25.19:46:31::SCWPlatform::Opened existing hwdb mainBD_wrapper_21
TRACE::2023-05-25.19:46:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:46:31::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:46:31::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:46:31::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:46:31::SCWReader::No isolation master present  
TRACE::2023-05-25.19:46:33::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:33::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:33::SCWPlatform:: Platform location is D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa
TRACE::2023-05-25.19:46:33::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:33::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:46:33::SCWMssOS::Doing hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-05-25.19:46:33::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:33::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:33::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:33::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:46:33::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:33::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:46:33::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_21
TRACE::2023-05-25.19:46:33::SCWPlatform::Opened existing hwdb mainBD_wrapper_21
TRACE::2023-05-25.19:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:46:33::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:33::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:33::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:33::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:46:33::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:33::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:46:33::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_21
TRACE::2023-05-25.19:46:33::SCWPlatform::Opened existing hwdb mainBD_wrapper_21
TRACE::2023-05-25.19:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:46:33::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:46:33::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:46:33::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:46:33::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:33::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:33::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:33::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa
TRACE::2023-05-25.19:46:33::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/tempdsa/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:33::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:46:33::SCWPlatform::update - Opened existing hwdb mainBD_wrapper_22
TRACE::2023-05-25.19:46:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:46:33::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:46:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-25.19:46:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-25.19:46:33::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.19:46:33::SCWMssOS::Completed hw sync for the mss in domain: standalone_microblaze_0
TRACE::2023-05-25.19:46:33::SCWMssOS::Removing the swdes entry for  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:46:33::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:33::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:33::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:33::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:46:33::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:33::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:46:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-25.19:46:34::SCWPlatform::Opened new HwDB with name mainBD_wrapper_23
TRACE::2023-05-25.19:46:34::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:46:34::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-05-25.19:46:34::SCWMssOS::Writing the mss file completed D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:46:34::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.19:46:34::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:34::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:34::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:34::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:46:34::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:46:34::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:46:34::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_23
TRACE::2023-05-25.19:46:34::SCWPlatform::Opened existing hwdb mainBD_wrapper_23
TRACE::2023-05-25.19:46:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:46:34::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:46:34::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:46:34::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:46:34::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d05c58427f03822b45b99f0531346f431",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-05-25.19:47:09::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-25.19:47:09::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-25.19:47:09::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-25.19:47:09::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-25.19:47:09::SCWSystem::Not a boot domain 
LOG::2023-05-25.19:47:09::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-25.19:47:09::SCWDomain::Generating domain artifcats
TRACE::2023-05-25.19:47:09::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-25.19:47:09::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-25.19:47:09::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:47:09::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:47:09::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:47:09::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:47:09::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:47:09::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:47:09::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_23
TRACE::2023-05-25.19:47:09::SCWPlatform::Opened existing hwdb mainBD_wrapper_23
TRACE::2023-05-25.19:47:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:47:09::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:47:09::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:47:09::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:47:09::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-25.19:47:09::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:47:09::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-05-25.19:47:11::SCWMssOS::doing bsp build ... 
TRACE::2023-05-25.19:47:11::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-05-25.19:47:11::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-25.19:47:11::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-25.19:47:11::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-05-25.19:47:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-25.19:47:11::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2023-05-25.19:47:11::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2023-05-25.19:47:11::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-25.19:47:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.19:47:11::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.19:47:11::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-25.19:47:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.19:47:11::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.19:47:11::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-25.19:47:11::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.19:47:11::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.19:47:11::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-25.19:47:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-25.19:47:11::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-25.19:47:11::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:11::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-25.19:47:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-25.19:47:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-05-25.19:47:11::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-25.19:47:11::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2023-05-25.19:47:11::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2023-05-25.19:47:11::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-25.19:47:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-25.19:47:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-25.19:47:11::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-25.19:47:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-25.19:47:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-25.19:47:11::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-25.19:47:11::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-25.19:47:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-25.19:47:11::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-25.19:47:11::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-25.19:47:11::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-05-25.19:47:11::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-25.19:47:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-25.19:47:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-05-25.19:47:11::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:11::SCWMssOS::"Compiling AXI4_Lite_CNT_LED..."

TRACE::2023-05-25.19:47:12::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

ERROR::2023-05-25.19:47:12::SCWMssOS::Failed to build  the bsp sources for domain - standalone_microblaze_0
ERROR::2023-05-25.19:47:12::SCWSystem::Error in Processing the domain standalone_microblaze_0
LOG::2023-05-25.19:47:34::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-25.19:47:34::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-25.19:47:34::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-25.19:47:34::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-25.19:47:34::SCWSystem::Not a boot domain 
LOG::2023-05-25.19:47:34::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-25.19:47:34::SCWDomain::Generating domain artifcats
TRACE::2023-05-25.19:47:34::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-25.19:47:34::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-25.19:47:34::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:47:34::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:47:34::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:47:34::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:47:34::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:47:34::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:47:34::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_23
TRACE::2023-05-25.19:47:34::SCWPlatform::Opened existing hwdb mainBD_wrapper_23
TRACE::2023-05-25.19:47:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:47:34::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:47:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-25.19:47:34::SCWMssOS::No sw design opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:47:34::SCWMssOS::mss exists loading the mss file  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:47:34::SCWMssOS::Opened the sw design from mss  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:47:34::SCWMssOS::Adding the swdes entry D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2023-05-25.19:47:34::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-25.19:47:34::SCWMssOS::Opened the sw design.  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:47:34::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-25.19:47:34::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:47:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-25.19:47:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-25.19:47:34::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-05-25.19:47:34::SCWMssOS::doing bsp build ... 
TRACE::2023-05-25.19:47:34::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-05-25.19:47:34::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-25.19:47:34::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-25.19:47:34::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-05-25.19:47:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-25.19:47:34::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2023-05-25.19:47:34::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2023-05-25.19:47:34::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-25.19:47:34::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.19:47:34::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.19:47:34::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-25.19:47:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.19:47:34::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.19:47:34::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-25.19:47:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-25.19:47:34::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-25.19:47:34::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-25.19:47:34::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-25.19:47:34::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-25.19:47:34::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:34::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-25.19:47:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-25.19:47:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-05-25.19:47:34::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-25.19:47:35::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2023-05-25.19:47:35::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2023-05-25.19:47:35::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-25.19:47:35::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-25.19:47:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-25.19:47:35::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-25.19:47:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-25.19:47:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-25.19:47:35::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-25.19:47:35::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-25.19:47:35::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-25.19:47:35::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-25.19:47:35::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-25.19:47:35::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-05-25.19:47:35::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-25.19:47:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-25.19:47:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-05-25.19:47:35::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-25.19:47:35::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-25.19:47:35::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-25.19:47:35::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/AXI4_Lite_CNT_LED.o microblaze_0/lib/AXI4_Lite_CNT_LED_selftest.o microbla
TRACE::2023-05-25.19:47:35::SCWMssOS::ze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/inb
TRACE::2023-05-25.19:47:35::SCWMssOS::yte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/microblaze
TRACE::2023-05-25.19:47:35::SCWMssOS::_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib
TRACE::2023-05-25.19:47:35::SCWMssOS::/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_enable_interrupts.o mic
TRACE::2023-05-25.19:47:35::SCWMssOS::roblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/microblaze_flush_ca
TRACE::2023-05-25.19:47:35::SCWMssOS::che_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/mi
TRACE::2023-05-25.19:47:35::SCWMssOS::croblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/microblaze_interrupt_handler.o mi
TRACE::2023-05-25.19:47:35::SCWMssOS::croblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalid
TRACE::2023-05-25.19:47:35::SCWMssOS::ate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o mic
TRACE::2023-05-25.19:47:35::SCWMssOS::roblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_
TRACE::2023-05-25.19:47:35::SCWMssOS::scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o 
TRACE::2023-05-25.19:47:35::SCWMssOS::microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microbla
TRACE::2023-05-25.19:47:35::SCWMssOS::ze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xb
TRACE::2023-05-25.19:47:35::SCWMssOS::ram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o mi
TRACE::2023-05-25.19:47:35::SCWMssOS::croblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o micro
TRACE::2023-05-25.19:47:35::SCWMssOS::blaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o 
TRACE::2023-05-25.19:47:35::SCWMssOS::microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o
TRACE::2023-05-25.19:47:35::SCWMssOS:: microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaz
TRACE::2023-05-25.19:47:35::SCWMssOS::e_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microbla
TRACE::2023-05-25.19:47:35::SCWMssOS::ze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stat
TRACE::2023-05-25.19:47:35::SCWMssOS::s.o

TRACE::2023-05-25.19:47:35::SCWMssOS::'Finished building libraries'

TRACE::2023-05-25.19:47:35::SCWMssOS::Copying to export directory.
TRACE::2023-05-25.19:47:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-25.19:47:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-25.19:47:36::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-05-25.19:47:36::SCWSystem::Completed Processing the sysconfig mainBD_wrapper
LOG::2023-05-25.19:47:36::SCWPlatform::Completed generating the artifacts for system configuration mainBD_wrapper
TRACE::2023-05-25.19:47:36::SCWPlatform::Started preparing the platform 
TRACE::2023-05-25.19:47:36::SCWSystem::Writing the bif file for system config mainBD_wrapper
TRACE::2023-05-25.19:47:36::SCWSystem::dir created 
TRACE::2023-05-25.19:47:36::SCWSystem::Writing the bif 
TRACE::2023-05-25.19:47:36::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-25.19:47:36::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-25.19:47:36::SCWPlatform::Completed generating the platform
TRACE::2023-05-25.19:47:36::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:47:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-25.19:47:36::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-25.19:47:36::SCWMssOS::Commit changes completed.
TRACE::2023-05-25.19:47:36::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:47:36::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:47:36::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:47:36::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:47:36::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:47:36::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:47:36::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_23
TRACE::2023-05-25.19:47:36::SCWPlatform::Opened existing hwdb mainBD_wrapper_23
TRACE::2023-05-25.19:47:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:47:36::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:47:36::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:47:36::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:47:36::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d05c58427f03822b45b99f0531346f43",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-25.19:47:36::SCWPlatform::updated the xpfm file.
TRACE::2023-05-25.19:47:36::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:47:36::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:47:36::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:47:36::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-25.19:47:36::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-25.19:47:36::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-25.19:47:36::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_23
TRACE::2023-05-25.19:47:36::SCWPlatform::Opened existing hwdb mainBD_wrapper_23
TRACE::2023-05-25.19:47:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-25.19:47:36::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-25.19:47:36::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-25.19:47:36::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-26.09:35:50::SCWMssOS::cleaning the bsp 
TRACE::2023-05-26.09:35:50::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2023-05-26.09:35:51::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s clean 

TRACE::2023-05-26.09:35:51::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s clean 

TRACE::2023-05-26.09:35:51::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s clean 

TRACE::2023-05-26.09:35:51::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s clean 

TRACE::2023-05-26.09:35:51::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2023-05-26.09:35:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s clean 

TRACE::2023-05-26.09:35:51::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2023-05-26.09:35:53::SCWPlatform::Started generating the artifacts platform mainBD_wrapper
TRACE::2023-05-26.09:35:53::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-26.09:35:53::SCWPlatform::Started generating the artifacts for system configuration mainBD_wrapper
LOG::2023-05-26.09:35:53::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2023-05-26.09:35:53::SCWSystem::Not a boot domain 
LOG::2023-05-26.09:35:53::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2023-05-26.09:35:53::SCWDomain::Generating domain artifcats
TRACE::2023-05-26.09:35:53::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-26.09:35:53::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-26.09:35:53::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-26.09:35:53::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-26.09:35:53::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-26.09:35:53::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-26.09:35:53::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-26.09:35:53::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-26.09:35:53::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_23
TRACE::2023-05-26.09:35:53::SCWPlatform::Opened existing hwdb mainBD_wrapper_23
TRACE::2023-05-26.09:35:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-26.09:35:53::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-26.09:35:53::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-26.09:35:53::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-26.09:35:53::SCWMssOS::Completed writing the mss file at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp
TRACE::2023-05-26.09:35:53::SCWMssOS::Mss edits present, copying mssfile into export location D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-26.09:35:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-26.09:35:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-26.09:35:53::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2023-05-26.09:35:53::SCWMssOS::doing bsp build ... 
TRACE::2023-05-26.09:35:53::SCWMssOS::System Command Ran  D: & cd  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2023-05-26.09:35:53::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-26.09:35:53::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-26.09:35:53::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-05-26.09:35:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-26.09:35:53::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb
TRACE::2023-05-26.09:35:53::SCWMssOS::-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-se
TRACE::2023-05-26.09:35:53::SCWMssOS::ctions -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-26.09:35:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-26.09:35:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-26.09:35:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-26.09:35:53::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-26.09:35:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-26.09:35:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-26.09:35:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-26.09:35:53::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-26.09:35:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-26.09:35:53::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2023-05-26.09:35:53::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2023-05-26.09:35:53::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-26.09:35:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-26.09:35:53::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2023-05-26.09:35:53::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2023-05-26.09:35:53::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-26.09:35:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-26.09:35:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2023-05-26.09:35:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2023-05-26.09:35:53::SCWMssOS::all -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-26.09:35:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src"

TRACE::2023-05-26.09:35:53::SCWMssOS::make -C microblaze_0/libsrc/AXI4_Lite_CNT_LED_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2023-05-26.09:35:53::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2023-05-26.09:35:53::SCWMssOS::ons -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-26.09:35:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2023-05-26.09:35:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-26.09:35:53::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-26.09:35:53::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-26.09:35:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2023-05-26.09:35:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-26.09:35:53::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-26.09:35:53::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-26.09:35:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_9/src"

TRACE::2023-05-26.09:35:53::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2023-05-26.09:35:53::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2023-05-26.09:35:53::SCWMssOS::xtra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-26.09:35:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2023-05-26.09:35:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2023-05-26.09:35:54::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2023-05-26.09:35:54::SCWMssOS::ll -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-26.09:35:54::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2023-05-26.09:35:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2023-05-26.09:35:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2023-05-26.09:35:54::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-26.09:35:54::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2023-05-26.09:35:54::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-26.09:35:54::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-26.09:35:54::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/AXI4_Lite_CNT_LED.o microblaze_0/lib/AXI4_Lite_CNT_LED_selftest.o microbla
TRACE::2023-05-26.09:35:54::SCWMssOS::ze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib/hw_exception_handler.o microblaze_0/lib/inb
TRACE::2023-05-26.09:35:54::SCWMssOS::yte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disable_exceptions.o microblaze_0/lib/microblaze
TRACE::2023-05-26.09:35:54::SCWMssOS::_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib/microblaze_enable_dcache.o microblaze_0/lib
TRACE::2023-05-26.09:35:54::SCWMssOS::/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microblaze_0/lib/microblaze_enable_interrupts.o mic
TRACE::2023-05-26.09:35:54::SCWMssOS::roblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cache_ext.o microblaze_0/lib/microblaze_flush_ca
TRACE::2023-05-26.09:35:54::SCWMssOS::che_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microblaze_flush_dcache_range.o microblaze_0/lib/mi
TRACE::2023-05-26.09:35:54::SCWMssOS::croblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microblaze_0/lib/microblaze_interrupt_handler.o mi
TRACE::2023-05-26.09:35:54::SCWMssOS::croblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cache_ext.o microblaze_0/lib/microblaze_invalid
TRACE::2023-05-26.09:35:54::SCWMssOS::ate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/lib/microblaze_invalidate_dcache_range.o mic
TRACE::2023-05-26.09:35:54::SCWMssOS::roblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate_icache_range.o microblaze_0/lib/microblaze_
TRACE::2023-05-26.09:35:54::SCWMssOS::scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o microblaze_0/lib/microblaze_update_dcache.o 
TRACE::2023-05-26.09:35:54::SCWMssOS::microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0/lib/print.o microblaze_0/lib/pvr.o microbla
TRACE::2023-05-26.09:35:54::SCWMssOS::ze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaze_0/lib/xbram_selftest.o microblaze_0/lib/xb
TRACE::2023-05-26.09:35:54::SCWMssOS::ram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/lib/xgpio_g.o microblaze_0/lib/xgpio_intr.o mi
TRACE::2023-05-26.09:35:54::SCWMssOS::croblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o micro
TRACE::2023-05-26.09:35:54::SCWMssOS::blaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o 
TRACE::2023-05-26.09:35:54::SCWMssOS::microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o
TRACE::2023-05-26.09:35:54::SCWMssOS:: microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaz
TRACE::2023-05-26.09:35:54::SCWMssOS::e_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o microblaze_0/lib/xuartlite_intr.o microbla
TRACE::2023-05-26.09:35:54::SCWMssOS::ze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartlite_sinit.o microblaze_0/lib/xuartlite_stat
TRACE::2023-05-26.09:35:54::SCWMssOS::s.o

TRACE::2023-05-26.09:35:54::SCWMssOS::'Finished building libraries'

TRACE::2023-05-26.09:35:55::SCWMssOS::Copying to export directory.
TRACE::2023-05-26.09:35:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-26.09:35:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-26.09:35:56::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2023-05-26.09:35:56::SCWSystem::Completed Processing the sysconfig mainBD_wrapper
LOG::2023-05-26.09:35:56::SCWPlatform::Completed generating the artifacts for system configuration mainBD_wrapper
TRACE::2023-05-26.09:35:56::SCWPlatform::Started preparing the platform 
TRACE::2023-05-26.09:35:56::SCWSystem::Writing the bif file for system config mainBD_wrapper
TRACE::2023-05-26.09:35:56::SCWSystem::dir created 
TRACE::2023-05-26.09:35:56::SCWSystem::Writing the bif 
TRACE::2023-05-26.09:35:56::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-26.09:35:56::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-26.09:35:56::SCWPlatform::Completed generating the platform
TRACE::2023-05-26.09:35:56::SCWMssOS::Saving the mss changes D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-26.09:35:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-26.09:35:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-26.09:35:56::SCWMssOS::Commit changes completed.
TRACE::2023-05-26.09:35:56::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-26.09:35:56::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-26.09:35:56::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-26.09:35:56::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-26.09:35:56::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-26.09:35:56::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-26.09:35:56::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_23
TRACE::2023-05-26.09:35:56::SCWPlatform::Opened existing hwdb mainBD_wrapper_23
TRACE::2023-05-26.09:35:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-26.09:35:56::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-26.09:35:56::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-26.09:35:56::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-26.09:35:56::SCWWriter::formatted JSON is {
	"platformName":	"mainBD_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"mainBD_wrapper",
	"platHandOff":	"D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze/mainBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/mainBD_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"mainBD_wrapper",
	"systems":	[{
			"systemName":	"mainBD_wrapper",
			"systemDesc":	"mainBD_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"mainBD_wrapper",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"d05c58427f03822b45b99f0531346f43",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-26.09:35:56::SCWPlatform::updated the xpfm file.
TRACE::2023-05-26.09:35:56::SCWPlatform::Trying to open the hw design at D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-26.09:35:56::SCWPlatform::DSA given D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-26.09:35:56::SCWPlatform::DSA absoulate path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-26.09:35:56::SCWPlatform::DSA directory D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw
TRACE::2023-05-26.09:35:56::SCWPlatform:: Platform Path D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/hw/mainBD_wrapper.xsa
TRACE::2023-05-26.09:35:56::SCWPlatform:: Unique name xilinx:kcu116::0.0
TRACE::2023-05-26.09:35:56::SCWPlatform::Trying to set the existing hwdb with name mainBD_wrapper_23
TRACE::2023-05-26.09:35:56::SCWPlatform::Opened existing hwdb mainBD_wrapper_23
TRACE::2023-05-26.09:35:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-26.09:35:56::SCWMssOS::Checking the sw design at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2023-05-26.09:35:56::SCWMssOS::DEBUG:  swdes dump  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2023-05-26.09:35:56::SCWMssOS::Sw design exists and opened at  D:/Personal/FPGA/XilinxFPGA/Test_Microblaze/Test_Microblaze_Vitis/mainBD_wrapper/microblaze_0/standalone_microblaze_0/bsp/system.mss
