{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4188, "design__instance__area": 73515.1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 72, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.05735381320118904, "power__switching__total": 0.022238342091441154, "power__leakage__total": 1.0826381640072213e-06, "power__total": 0.0795932337641716, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5389983056885942, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5404570277619046, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5975404784550669, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.384824849545347, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.59754, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.434162, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 72, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7643552673811248, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7707851242100902, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.3428784020426328, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.09233170045427, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -60.487929266356836, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.09233170045427, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.347513, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 63, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.092332, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 52, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 72, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4386011400436473, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4383605547074068, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2730391545695837, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.107653000672018, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.273039, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.837015, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 72, "design__max_cap_violation__count": 10, "clock__skew__worst_hold": -0.4359170092722499, "clock__skew__worst_setup": 0.4368496521504632, "timing__hold__ws": 0.27113501100619625, "timing__setup__ws": -2.257130546355199, "timing__hold__tns": 0, "timing__setup__tns": -69.66411289458577, "timing__hold__wns": 0, "timing__setup__wns": -2.257130546355199, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.271135, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 184, "timing__setup_r2r__ws": -2.257131, "timing__setup_r2r_vio__count": 151, "design__die__bbox": "0.0 0.0 412.095 430.015", "design__core__bbox": "6.72 15.68 404.88 411.6", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 55, "design__die__area": 177207, "design__core__area": 157640, "design__instance__count__stdcell": 4188, "design__instance__area__stdcell": 73515.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.466349, "design__instance__utilization__stdcell": 0.466349, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10796834, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 74600.1, "design__violations": 0, "design__instance__count__setup_buffer": 38, "design__instance__count__hold_buffer": 7, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2167, "route__net__special": 2, "route__drc_errors__iter:1": 649, "route__wirelength__iter:1": 85357, "route__drc_errors__iter:2": 45, "route__wirelength__iter:2": 84447, "route__drc_errors__iter:3": 13, "route__wirelength__iter:3": 84427, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 84417, "route__drc_errors": 0, "route__wirelength": 84417, "route__vias": 14248, "route__vias__singlecut": 14248, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 701.26, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 80, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 80, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 80, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 72, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5353940775595165, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5378762032458704, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5945711868917296, "timing__setup__ws__corner:min_tt_025C_5v00": 2.445451022010283, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.594571, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.509108, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 80, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 72, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7593733634618265, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7658920381352738, "timing__hold__ws__corner:min_ss_125C_4v50": 0.3835614157075912, "timing__setup__ws__corner:min_ss_125C_4v50": -1.9681474784780486, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -53.43482607634182, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -1.9681474784780486, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.342148, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 56, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -1.968148, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 45, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 80, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 72, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4359170092722499, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4368496521504632, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.27113501100619625, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.137672543928473, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.271135, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.878112, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 80, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 72, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5432758841011507, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5439208126743952, "timing__hold__ws__corner:max_tt_025C_5v00": 0.600877031805337, "timing__setup__ws__corner:max_tt_025C_5v00": 2.312960111128887, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.600877, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 3.343477, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 80, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 72, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7711151935246462, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7779580533304526, "timing__hold__ws__corner:max_ss_125C_4v50": 0.29578829112135746, "timing__setup__ws__corner:max_ss_125C_4v50": -2.257130546355199, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -69.66411289458577, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -2.257130546355199, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.35338, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 65, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.257131, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 54, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 80, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 72, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.44174590236098926, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.44035906723055634, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.27517278123865146, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.0715920676339, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.275173, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.78809, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 80, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 80, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99862, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99959, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00138453, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00118272, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000396424, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00118272, "ir__voltage__worst": 5, "ir__drop__avg": 0.000407, "ir__drop__worst": 0.00138, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}