
Cadence (R) Virtuoso (R) Spectre (R) Circuit Simulator
Version 14.1.0.988.isr20 32bit -- 8 May 2016
Copyright (C) 1989-2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, Virtuoso and Spectre are registered trademarks of Cadence Design Systems, Inc. All others are the property of their respective holders.

Includes RSA BSAFE(R) Cryptographic or Security Protocol Software from RSA Security, Inc.

User: luiz.enger   Host: ufrgs-server-09   HostID: 368F2555   PID: 5748
Memory  available: 491.6183 MB  physical: 33.7361 GB
CPU Type: Intel(R) Xeon(R) CPU           L5520  @ 2.27GHz
          Processor PhysicalID CoreID Frequency Load
              0         1        0     2261.1     0.2
              1         0        0     2261.1     0.5
              2         1        1     2261.1     0.4
              3         0        1     2261.1     0.3
              4         1        2     2261.1     0.3
              5         0        2     2261.1     0.3
              6         1        3     2261.1     0.3
              7         0        3     2261.1     0.3
              8         1        0     2261.1     0.3
              9         0        0     2261.1     0.3
             10         1        1     2261.1     0.4
             11         0        1     2261.1     0.4
             12         1        2     2261.1     0.3
             13         0        2     2261.1     0.3
             14         1        3     2261.1     0.5
             15         0        3     2261.1     1.0


Simulating `netlist' on ufrgs-server-09 at 12:35:30 PM, Thur Apr 27, 2017 (process id: 5748).
Current working directory: /home/inf01185/luiz.enger/Voluntario.WA/Register/C2MOS
Command line:
    /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/bin/spectre  \
        netlist

Loading /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/cmi/lib/5.0/libinfineon_sh.so ...
Loading /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/cmi/lib/5.0/libphilips_o_sh.so ...
Loading /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/cmi/lib/5.0/libphilips_sh.so ...
Loading /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/cmi/lib/5.0/libsparam_sh.so ...
Loading /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/cmi/lib/5.0/libstmodels_sh.so ...
Reading file:  /home/inf01185/luiz.enger/Voluntario.WA/Register/C2MOS/netlist
Reading file:  /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/spectre/etc/configs/spectre.cfg
Reading file:  /home/inf01185/luiz.enger/Voluntario.WA/PTM-MG/modelfiles/models
Reading file:  /home/inf01185/luiz.enger/Voluntario.WA/PTM-MG/modelfiles/lstp/16nfet.pm
Reading file:  /home/inf01185/luiz.enger/Voluntario.WA/PTM-MG/modelfiles/lstp/16pfet.pm
Reading file:  /home/inf01185/luiz.enger/Voluntario.WA/PTM-MG/param.inc
Reading file:  /home/inf01185/luiz.enger/Voluntario.WA/library_16nmlstp
Time for NDB Parsing: CPU = 99.985 ms, elapsed = 149.256 ms.
Time accumulated: CPU = 119.981 ms, elapsed = 149.262 ms.
Peak resident memory used = 28.4 Mbytes.


Warning from spectre in `inv', during circuit read-in.
    WARNING (SFE-2453): The global node `vdd!' and sub circuit terminal `vdd!' will be treated as the sub circuit terminal.
    WARNING (SFE-2453): The global node `gnd!' and sub circuit terminal `gnd!' will be treated as the sub circuit terminal.
Warning from spectre in `C2MOSReg', during circuit read-in.
    WARNING (SFE-2453): The global node `gnd!' and sub circuit terminal `gnd!' will be treated as the sub circuit terminal.

Reading link:  /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/spectre/etc/ahdl/discipline.h
Reading file:  /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/spectre/etc/ahdl/disciplines.vams
Reading link:  /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/spectre/etc/ahdl/constants.h
Reading file:  /tools/cadence/rhel5/MMSIM_14.10_988/tools.lnx86/spectre/etc/ahdl/constants.vams

Warning from spectre during hierarchy flattening.
    WARNING (SFE-30): "netlist" 8: .options: `post' is not a valid parameter for an instance of `options'.  Ignored.
Warning from spectre in `nfet':`xInv0.MM1', in `inv':`xInv0', during hierarchy flattening.
    WARNING (SFE-32): "../../PTM-MG/modelfiles/../modelfiles/lstp/16nfet.pm" 4: Duplicate specification for parameter `bulkmod' (using last value specified).
Warning from spectre in `pfet':`xInv0.MM0', in `inv':`xInv0', during hierarchy flattening.
    WARNING (SFE-32): "../../PTM-MG/modelfiles/../modelfiles/lstp/16pfet.pm" 4: Duplicate specification for parameter `bulkmod' (using last value specified).
Error found by spectre during hierarchy flattening.
    ERROR (SFE-1997): "netlist" 33: Vclock: parameter `width': Cannot run the simulation because an unknown parameter `Per' has been specified in expression `Per/2'. Correct the expression and rerun the simulation.
        
    ERROR (SFE-1997): "netlist" 33: Vclock: parameter `period': Cannot run the simulation because an unknown parameter `Per' has been specified in expression `Per'. Correct the expression and rerun the simulation.
        

Time for Elaboration: CPU = 22.996 ms, elapsed = 23.124 ms.
Time accumulated: CPU = 142.977 ms, elapsed = 172.575 ms.
Peak resident memory used = 31.8 Mbytes.


Aggregate audit (12:35:30 PM, Thur Apr 27, 2017):
Time used: CPU = 143 ms, elapsed = 173 ms, util. = 82.7%.
Time spent in licensing: elapsed = 72.1 ms, percentage of total = 41.7%.
Peak memory used = 31.8 Mbytes.
Simulation started at: 12:35:30 PM, Thur Apr 27, 2017, ended at: 12:35:30 PM, Thur Apr 27, 2017, with elapsed time (wall clock): 173 ms.
spectre completes with 2 errors, 6 warnings, and 0 notices.
spectre terminated prematurely due to fatal error.
