
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003254                       # Number of seconds simulated
sim_ticks                                  3254128305                       # Number of ticks simulated
final_tick                               574757051424                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  81820                       # Simulator instruction rate (inst/s)
host_op_rate                                   111944                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 263618                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886908                       # Number of bytes of host memory used
host_seconds                                 12344.11                       # Real time elapsed on the host
sim_insts                                  1010000003                       # Number of instructions simulated
sim_ops                                    1381849746                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       136960                       # Number of bytes read from this memory
system.physmem.bytes_read::total               138880                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        38528                       # Number of bytes written to this memory
system.physmem.bytes_written::total             38528                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1070                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1085                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             301                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  301                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       590020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     42088076                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                42678096                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       590020                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             590020                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11839730                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11839730                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11839730                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       590020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     42088076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               54517826                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                  7803666                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          2870453                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2507332                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       185221                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1418915                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1373404                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           207028                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         5832                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3382323                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               15966648                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             2870453                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1580432                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3287444                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          906360                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         366413                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1667227                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         73769                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      7756295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.371136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.174695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4468851     57.62%     57.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           163662      2.11%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           299311      3.86%     63.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           279522      3.60%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           456669      5.89%     73.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           476345      6.14%     79.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           114059      1.47%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            85382      1.10%     81.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1412494     18.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      7756295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.367834                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.046045                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3490110                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        354572                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3179341                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         12874                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         719388                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       313385                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           725                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       17863450                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1299                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         719388                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3638715                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          113445                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        41612                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3041985                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        201141                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       17380224                       # Number of instructions processed by rename
system.switch_cpus.rename.IQFullEvents          69581                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         79850                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     23088834                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      79123128                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     79123128                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      14913019                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          8175784                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         2051                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            543233                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      2662959                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       582271                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads         9581                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       203148                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           16433091                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          13835756                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        18730                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      5007876                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     13725028                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      7756295                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.783810                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.840771                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2696047     34.76%     34.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1443741     18.61%     53.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1258988     16.23%     69.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       772875      9.96%     79.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       806619     10.40%     89.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       472356      6.09%     96.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       210907      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        56380      0.73%     99.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        38382      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7756295                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           54771     66.46%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          17572     21.32%     87.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         10070     12.22%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10856268     78.47%     78.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       109513      0.79%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2374424     17.16%     96.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       494551      3.57%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       13835756                       # Type of FU issued
system.switch_cpus.iq.rate                   1.772982                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               82413                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005957                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     35528949                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     21443020                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13373663                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       13918169                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        34256                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       778005                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           87                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       143330                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         719388                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           58650                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          5429                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     16435096                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        20209                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       2662959                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       582271                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           3100                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        97794                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       109819                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       207613                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      13570355                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       2279471                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       265400                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     3                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2761724                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2047840                       # Number of branches executed
system.switch_cpus.iew.exec_stores             482253                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.738972                       # Inst execution rate
system.switch_cpus.iew.wb_sent               13389367                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              13373663                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           8214978                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          20086752                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.713767                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.408975                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      5063385                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       185515                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7036907                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.616019                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.311361                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3240444     46.05%     46.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1493813     21.23%     67.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       833771     11.85%     79.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       284721      4.05%     83.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       272162      3.87%     87.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       114326      1.62%     88.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       298292      4.24%     92.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        88794      1.26%     94.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       410584      5.83%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7036907                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       11371778                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                2323892                       # Number of memory references committed
system.switch_cpus.commit.loads               1884951                       # Number of loads committed
system.switch_cpus.commit.membars                1000                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1779029                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           9931216                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        410584                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             23061486                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            33590357                       # The number of ROB writes
system.switch_cpus.timesIdled                    2590                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   47371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000002                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.780366                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.780366                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.281449                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.281449                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         62750597                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17540865                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18391417                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2000                       # number of misc regfile writes
system.l2.replacements                           1085                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           255038                       # Total number of references to valid blocks.
system.l2.sampled_refs                          33853                       # Sample count of references to valid blocks.
system.l2.avg_refs                           7.533690                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          5519.623274                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      14.914820                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     553.744232                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                      2                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           26677.717675                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.168446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000455                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.016899                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.814139                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data         3979                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3979                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1465                       # number of Writeback hits
system.l2.Writeback_hits::total                  1465                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data          3979                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3979                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data         3979                       # number of overall hits
system.l2.overall_hits::total                    3979                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1070                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1085                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1070                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1085                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1070                       # number of overall misses
system.l2.overall_misses::total                  1085                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       855608                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     44622715                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        45478323                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       855608                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     44622715                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         45478323                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       855608                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     44622715                       # number of overall miss cycles
system.l2.overall_miss_latency::total        45478323                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5049                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5064                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1465                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1465                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         5049                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5064                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         5049                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5064                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.211923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.214258                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.211923                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.214258                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.211923                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.214258                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 57040.533333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 41703.471963                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 41915.505069                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 57040.533333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 41703.471963                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 41915.505069                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 57040.533333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 41703.471963                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 41915.505069                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  301                       # number of writebacks
system.l2.writebacks::total                       301                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1070                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1085                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1085                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1085                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       768498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     38392616                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     39161114                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       768498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     38392616                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     39161114                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       768498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     38392616                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     39161114                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.211923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.214258                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.211923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.214258                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.211923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.214258                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 51233.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 35880.949533                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 36093.192627                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 51233.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 35880.949533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 36093.192627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 51233.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 35880.949533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 36093.192627                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                541.914792                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001699324                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    542                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1848153.734317                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    14.914792                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            527                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.023902                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.844551                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.868453                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1667210                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1667210                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1667210                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1667210                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1667210                       # number of overall hits
system.cpu.icache.overall_hits::total         1667210                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           17                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            17                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           17                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             17                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           17                       # number of overall misses
system.cpu.icache.overall_misses::total            17                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       975167                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       975167                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       975167                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       975167                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       975167                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       975167                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1667227                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1667227                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1667227                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1667227                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1667227                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1667227                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 57362.764706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57362.764706                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 57362.764706                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57362.764706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 57362.764706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57362.764706                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       873225                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       873225                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       873225                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       873225                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       873225                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       873225                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        58215                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        58215                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst        58215                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        58215                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst        58215                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        58215                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5049                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                223937028                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5305                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               42212.446371                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   198.920750                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      57.079250                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.777034                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.222966                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      2068670                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2068670                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       436940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         436940                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1002                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1002                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1000                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      2505610                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2505610                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      2505610                       # number of overall hits
system.cpu.dcache.overall_hits::total         2505610                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        14573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14573                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        14573                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14573                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        14573                       # number of overall misses
system.cpu.dcache.overall_misses::total         14573                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    441626997                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    441626997                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    441626997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    441626997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    441626997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    441626997                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      2083243                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2083243                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      2520183                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2520183                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      2520183                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2520183                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.006995                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006995                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.005783                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005783                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.005783                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005783                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 30304.466959                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30304.466959                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 30304.466959                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30304.466959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 30304.466959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30304.466959                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1465                       # number of writebacks
system.cpu.dcache.writebacks::total              1465                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         9524                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9524                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         9524                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9524                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         9524                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9524                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5049                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5049                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         5049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         5049                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5049                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     72771244                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     72771244                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     72771244                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     72771244                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     72771244                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     72771244                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002424                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002424                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002003                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 14413.001386                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14413.001386                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 14413.001386                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14413.001386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 14413.001386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14413.001386                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
