//Verilog generated by VPR  from post-place-and-route implementation
module fifo_bram_sync (
    input \clock0 ,
    input \reset ,
    input \read ,
    input \write ,
    input \write_data[35] ,
    input \write_data[34] ,
    input \write_data[33] ,
    input \write_data[32] ,
    input \write_data[31] ,
    input \write_data[30] ,
    input \write_data[29] ,
    input \write_data[28] ,
    input \write_data[27] ,
    input \write_data[26] ,
    input \write_data[25] ,
    input \write_data[24] ,
    input \write_data[23] ,
    input \write_data[22] ,
    input \write_data[21] ,
    input \write_data[20] ,
    input \write_data[19] ,
    input \write_data[18] ,
    input \write_data[17] ,
    input \write_data[16] ,
    input \write_data[15] ,
    input \write_data[14] ,
    input \write_data[13] ,
    input \write_data[12] ,
    input \write_data[11] ,
    input \write_data[10] ,
    input \write_data[9] ,
    input \write_data[8] ,
    input \write_data[7] ,
    input \write_data[6] ,
    input \write_data[5] ,
    input \write_data[4] ,
    input \write_data[3] ,
    input \write_data[2] ,
    input \write_data[1] ,
    input \write_data[0] ,
    output \empty ,
    output \read_data[17] ,
    output \read_data[16] ,
    output \read_data[15] ,
    output \read_data[14] ,
    output \read_data[13] ,
    output \read_data[12] ,
    output \read_data[11] ,
    output \read_data[10] ,
    output \read_data[9] ,
    output \read_data[8] ,
    output \read_data[7] ,
    output \read_data[6] ,
    output \read_data[5] ,
    output \read_data[4] ,
    output \read_data[3] ,
    output \read_data[2] ,
    output \read_data[1] ,
    output \read_data[0] ,
    output \read_data[35] ,
    output \read_data[34] ,
    output \read_data[33] ,
    output \read_data[32] ,
    output \read_data[31] ,
    output \read_data[30] ,
    output \read_data[29] ,
    output \read_data[28] ,
    output \read_data[27] ,
    output \read_data[26] ,
    output \read_data[25] ,
    output \read_data[24] ,
    output \read_data[23] ,
    output \read_data[22] ,
    output \read_data[21] ,
    output \read_data[20] ,
    output \read_data[19] ,
    output \read_data[18] ,
    output \full 
);

    //Wires
    wire \clock0_output_0_0 ;
    wire \reset_output_0_0 ;
    wire \read_output_0_0 ;
    wire \write_output_0_0 ;
    wire \write_data[35]_output_0_0 ;
    wire \write_data[34]_output_0_0 ;
    wire \write_data[33]_output_0_0 ;
    wire \write_data[32]_output_0_0 ;
    wire \write_data[31]_output_0_0 ;
    wire \write_data[30]_output_0_0 ;
    wire \write_data[29]_output_0_0 ;
    wire \write_data[28]_output_0_0 ;
    wire \write_data[27]_output_0_0 ;
    wire \write_data[26]_output_0_0 ;
    wire \write_data[25]_output_0_0 ;
    wire \write_data[24]_output_0_0 ;
    wire \write_data[23]_output_0_0 ;
    wire \write_data[22]_output_0_0 ;
    wire \write_data[21]_output_0_0 ;
    wire \write_data[20]_output_0_0 ;
    wire \write_data[19]_output_0_0 ;
    wire \write_data[18]_output_0_0 ;
    wire \write_data[17]_output_0_0 ;
    wire \write_data[16]_output_0_0 ;
    wire \write_data[15]_output_0_0 ;
    wire \write_data[14]_output_0_0 ;
    wire \write_data[13]_output_0_0 ;
    wire \write_data[12]_output_0_0 ;
    wire \write_data[11]_output_0_0 ;
    wire \write_data[10]_output_0_0 ;
    wire \write_data[9]_output_0_0 ;
    wire \write_data[8]_output_0_0 ;
    wire \write_data[7]_output_0_0 ;
    wire \write_data[6]_output_0_0 ;
    wire \write_data[5]_output_0_0 ;
    wire \write_data[4]_output_0_0 ;
    wire \write_data[3]_output_0_0 ;
    wire \write_data[2]_output_0_0 ;
    wire \write_data[1]_output_0_0 ;
    wire \write_data[0]_output_0_0 ;
    wire \lut_empty_output_0_0 ;
    wire \dffre_full_output_0_0 ;
    wire \RS_TDP36K_read_data[0]_output_1_17 ;
    wire \RS_TDP36K_read_data[0]_output_1_16 ;
    wire \RS_TDP36K_read_data[0]_output_1_15 ;
    wire \RS_TDP36K_read_data[0]_output_1_14 ;
    wire \RS_TDP36K_read_data[0]_output_1_13 ;
    wire \RS_TDP36K_read_data[0]_output_1_12 ;
    wire \RS_TDP36K_read_data[0]_output_1_11 ;
    wire \RS_TDP36K_read_data[0]_output_1_10 ;
    wire \RS_TDP36K_read_data[0]_output_1_9 ;
    wire \RS_TDP36K_read_data[0]_output_1_8 ;
    wire \RS_TDP36K_read_data[0]_output_1_7 ;
    wire \RS_TDP36K_read_data[0]_output_1_6 ;
    wire \RS_TDP36K_read_data[0]_output_1_5 ;
    wire \RS_TDP36K_read_data[0]_output_1_4 ;
    wire \RS_TDP36K_read_data[0]_output_1_3 ;
    wire \RS_TDP36K_read_data[0]_output_1_2 ;
    wire \RS_TDP36K_read_data[0]_output_1_1 ;
    wire \RS_TDP36K_read_data[0]_output_1_0 ;
    wire \RS_TDP36K_read_data[0]_output_0_17 ;
    wire \RS_TDP36K_read_data[0]_output_0_16 ;
    wire \RS_TDP36K_read_data[0]_output_0_15 ;
    wire \RS_TDP36K_read_data[0]_output_0_14 ;
    wire \RS_TDP36K_read_data[0]_output_0_13 ;
    wire \RS_TDP36K_read_data[0]_output_0_12 ;
    wire \RS_TDP36K_read_data[0]_output_0_11 ;
    wire \RS_TDP36K_read_data[0]_output_0_10 ;
    wire \RS_TDP36K_read_data[0]_output_0_9 ;
    wire \RS_TDP36K_read_data[0]_output_0_8 ;
    wire \RS_TDP36K_read_data[0]_output_0_7 ;
    wire \RS_TDP36K_read_data[0]_output_0_6 ;
    wire \RS_TDP36K_read_data[0]_output_0_5 ;
    wire \RS_TDP36K_read_data[0]_output_0_4 ;
    wire \RS_TDP36K_read_data[0]_output_0_3 ;
    wire \RS_TDP36K_read_data[0]_output_0_2 ;
    wire \RS_TDP36K_read_data[0]_output_0_1 ;
    wire \RS_TDP36K_read_data[0]_output_0_0 ;
    wire \lut_$false_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \dffre_ram.raddr_i[0]_output_0_0 ;
    wire \dffre_ram.raddr_i[1]_output_0_0 ;
    wire \dffre_ram.raddr_i[2]_output_0_0 ;
    wire \dffre_ram.raddr_i[3]_output_0_0 ;
    wire \dffre_ram.raddr_i[4]_output_0_0 ;
    wire \dffre_ram.raddr_i[5]_output_0_0 ;
    wire \dffre_ram.raddr_i[6]_output_0_0 ;
    wire \dffre_ram.raddr_i[7]_output_0_0 ;
    wire \dffre_emulate_read_first_new_addr_755[0]_output_0_0 ;
    wire \dffre_emulate_read_first_new_addr_755[1]_output_0_0 ;
    wire \dffre_emulate_read_first_new_addr_755[2]_output_0_0 ;
    wire \dffre_emulate_read_first_new_addr_755[3]_output_0_0 ;
    wire \dffre_emulate_read_first_new_addr_755[4]_output_0_0 ;
    wire \dffre_emulate_read_first_new_addr_755[5]_output_0_0 ;
    wire \dffre_emulate_read_first_new_addr_755[6]_output_0_0 ;
    wire \dffre_emulate_read_first_new_addr_755[7]_output_0_0 ;
    wire \dffre_emulate_read_first_new_en_756[0]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[0]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[1]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[2]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[3]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[4]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[5]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[6]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[7]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[8]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[9]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[10]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[11]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[12]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[13]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[14]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[15]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[16]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[17]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[18]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[19]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[20]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[21]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[22]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[23]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[24]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[25]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[26]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[27]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[28]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[29]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[30]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[31]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[32]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[33]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[34]_output_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[35]_output_0_0 ;
    wire \lut__203__output_0_0 ;
    wire \lut_read_address_after[0]_output_0_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[0]_output_0_0 ;
    wire \lut_write_address_after[0]_output_0_0 ;
    wire \dffre__066__output_0_0 ;
    wire \lut__202__output_0_0 ;
    wire \lut__200__output_0_0 ;
    wire \lut__199__output_0_0 ;
    wire \lut__065__output_0_0 ;
    wire \lut__194__output_0_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[7]_output_0_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[6]_output_0_0 ;
    wire \lut__201__output_0_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[3]_output_0_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[2]_output_0_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[5]_output_0_0 ;
    wire \lut_read_address_after[4]_output_0_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[4]_output_0_0 ;
    wire \lut_full_next_output_0_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[1]_output_0_0 ;
    wire \lut__198__output_0_0 ;
    wire \lut__196__output_0_0 ;
    wire \lut__197__output_0_0 ;
    wire \lut__018__output_0_0 ;
    wire \lut_write_address_after[5]_output_0_0 ;
    wire \lut_write_address_after[4]_output_0_0 ;
    wire \lut__193__output_0_0 ;
    wire \lut__195__output_0_0 ;
    wire \lut__000__output_0_0 ;
    wire \lut_read_address_after[1]_output_0_0 ;
    wire \lut_write_address_after[1]_output_0_0 ;
    wire \lut_write_address_after[6]_output_0_0 ;
    wire \lut_read_address_after[6]_output_0_0 ;
    wire \lut_write_address_after[3]_output_0_0 ;
    wire \lut_read_address_after[3]_output_0_0 ;
    wire \lut_read_address_after[5]_output_0_0 ;
    wire \lut_write_address_after[7]_output_0_0 ;
    wire \lut_read_address_after[7]_output_0_0 ;
    wire \lut_write_address_after[2]_output_0_0 ;
    wire \lut_read_address_after[2]_output_0_0 ;
    wire \lut__009__output_0_0 ;
    wire \RS_TDP36K_read_data[0]_clock_0_0 ;
    wire \RS_TDP36K_read_data[0]_clock_1_0 ;
    wire \RS_TDP36K_read_data[0]_clock_2_0 ;
    wire \RS_TDP36K_read_data[0]_clock_3_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[4]_clock_0_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[0]_clock_0_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[5]_clock_0_0 ;
    wire \dffre_full_clock_0_0 ;
    wire \dffre__066__clock_0_0 ;
    wire \dffre_ram.raddr_i[4]_clock_0_0 ;
    wire \dffre_ram.raddr_i[1]_clock_0_0 ;
    wire \dffre_ram.raddr_i[3]_clock_0_0 ;
    wire \dffre_ram.raddr_i[2]_clock_0_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[1]_clock_0_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[3]_clock_0_0 ;
    wire \dffre_ram.raddr_i[6]_clock_0_0 ;
    wire \dffre_ram.raddr_i[7]_clock_0_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[7]_clock_0_0 ;
    wire \dffre_ram.raddr_i[0]_clock_0_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[2]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_addr_755[4]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_addr_755[6]_clock_0_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[6]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[27]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[29]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[28]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_addr_755[5]_clock_0_0 ;
    wire \dffre_ram.raddr_i[5]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_addr_755[7]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[34]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[0]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_en_756[0]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_addr_755[2]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[24]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[23]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[5]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[32]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[22]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[15]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[30]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[26]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[35]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[33]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[31]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[25]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[11]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_addr_755[3]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[14]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[12]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[20]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[19]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[13]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[9]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_addr_755[0]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[8]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[17]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_addr_755[1]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[16]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[21]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[10]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[18]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[7]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[3]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[4]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[1]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[6]_clock_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[2]_clock_0_0 ;
    wire \lut__203__input_0_3 ;
    wire \RS_TDP36K_read_data[0]_input_4_0 ;
    wire \RS_TDP36K_read_data[0]_input_5_0 ;
    wire \lut__198__input_0_1 ;
    wire \lut_full_next_input_0_1 ;
    wire \lut__065__input_0_3 ;
    wire \lut__009__input_0_0 ;
    wire \lut__000__input_0_0 ;
    wire \lut__198__input_0_4 ;
    wire \lut_full_next_input_0_2 ;
    wire \lut__065__input_0_2 ;
    wire \lut__009__input_0_1 ;
    wire \lut__000__input_0_1 ;
    wire \dffre_emulate_read_first_new_en_756[0]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[35]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[34]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[33]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[32]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[31]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[30]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[29]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[28]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[27]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[26]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[25]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[24]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[23]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[22]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[21]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[20]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[19]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[18]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[17]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[16]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[15]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[14]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[13]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[12]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[11]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[10]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[9]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[8]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[7]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[6]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[5]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[4]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[3]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[2]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[1]_input_0_0 ;
    wire \dffre_emulate_read_first_new_data_754[0]_input_0_0 ;
    wire \empty_input_0_0 ;
    wire \lut__198__input_0_3 ;
    wire \lut__065__input_0_1 ;
    wire \lut__000__input_0_4 ;
    wire \full_input_0_0 ;
    wire \read_data[35]_input_0_0 ;
    wire \read_data[34]_input_0_0 ;
    wire \read_data[33]_input_0_0 ;
    wire \read_data[32]_input_0_0 ;
    wire \read_data[31]_input_0_0 ;
    wire \read_data[30]_input_0_0 ;
    wire \read_data[29]_input_0_0 ;
    wire \read_data[28]_input_0_0 ;
    wire \read_data[27]_input_0_0 ;
    wire \read_data[26]_input_0_0 ;
    wire \read_data[25]_input_0_0 ;
    wire \read_data[24]_input_0_0 ;
    wire \read_data[23]_input_0_0 ;
    wire \read_data[22]_input_0_0 ;
    wire \read_data[21]_input_0_0 ;
    wire \read_data[20]_input_0_0 ;
    wire \read_data[19]_input_0_0 ;
    wire \read_data[18]_input_0_0 ;
    wire \read_data[17]_input_0_0 ;
    wire \read_data[16]_input_0_0 ;
    wire \read_data[15]_input_0_0 ;
    wire \read_data[14]_input_0_0 ;
    wire \read_data[13]_input_0_0 ;
    wire \read_data[12]_input_0_0 ;
    wire \read_data[11]_input_0_0 ;
    wire \read_data[10]_input_0_0 ;
    wire \read_data[9]_input_0_0 ;
    wire \read_data[8]_input_0_0 ;
    wire \read_data[7]_input_0_0 ;
    wire \read_data[6]_input_0_0 ;
    wire \read_data[5]_input_0_0 ;
    wire \read_data[4]_input_0_0 ;
    wire \read_data[3]_input_0_0 ;
    wire \read_data[2]_input_0_0 ;
    wire \read_data[1]_input_0_0 ;
    wire \read_data[0]_input_0_0 ;
    wire \RS_TDP36K_read_data[0]_input_2_0 ;
    wire \RS_TDP36K_read_data[0]_input_2_1 ;
    wire \RS_TDP36K_read_data[0]_input_2_2 ;
    wire \RS_TDP36K_read_data[0]_input_2_3 ;
    wire \RS_TDP36K_read_data[0]_input_2_4 ;
    wire \RS_TDP36K_read_data[0]_input_2_13 ;
    wire \RS_TDP36K_read_data[0]_input_2_14 ;
    wire \RS_TDP36K_read_data[0]_input_3_0 ;
    wire \RS_TDP36K_read_data[0]_input_3_1 ;
    wire \RS_TDP36K_read_data[0]_input_3_2 ;
    wire \RS_TDP36K_read_data[0]_input_3_3 ;
    wire \RS_TDP36K_read_data[0]_input_3_4 ;
    wire \RS_TDP36K_read_data[0]_input_3_13 ;
    wire \RS_TDP36K_read_data[0]_input_6_0 ;
    wire \RS_TDP36K_read_data[0]_input_7_0 ;
    wire \RS_TDP36K_read_data[0]_input_8_0 ;
    wire \RS_TDP36K_read_data[0]_input_8_1 ;
    wire \RS_TDP36K_read_data[0]_input_9_0 ;
    wire \RS_TDP36K_read_data[0]_input_9_1 ;
    wire \RS_TDP36K_read_data[0]_input_12_0 ;
    wire \RS_TDP36K_read_data[0]_input_12_1 ;
    wire \RS_TDP36K_read_data[0]_input_12_2 ;
    wire \RS_TDP36K_read_data[0]_input_12_3 ;
    wire \RS_TDP36K_read_data[0]_input_12_4 ;
    wire \RS_TDP36K_read_data[0]_input_12_13 ;
    wire \RS_TDP36K_read_data[0]_input_12_14 ;
    wire \RS_TDP36K_read_data[0]_input_13_0 ;
    wire \RS_TDP36K_read_data[0]_input_13_1 ;
    wire \RS_TDP36K_read_data[0]_input_13_2 ;
    wire \RS_TDP36K_read_data[0]_input_13_3 ;
    wire \RS_TDP36K_read_data[0]_input_13_4 ;
    wire \RS_TDP36K_read_data[0]_input_13_13 ;
    wire \RS_TDP36K_read_data[0]_input_14_0 ;
    wire \RS_TDP36K_read_data[0]_input_15_0 ;
    wire \RS_TDP36K_read_data[0]_input_20_0 ;
    wire \RS_TDP36K_read_data[0]_input_21_0 ;
    wire \RS_TDP36K_read_data[0]_input_0_0 ;
    wire \RS_TDP36K_read_data[0]_input_0_1 ;
    wire \RS_TDP36K_read_data[0]_input_0_2 ;
    wire \RS_TDP36K_read_data[0]_input_0_3 ;
    wire \RS_TDP36K_read_data[0]_input_0_4 ;
    wire \RS_TDP36K_read_data[0]_input_0_5 ;
    wire \RS_TDP36K_read_data[0]_input_0_6 ;
    wire \RS_TDP36K_read_data[0]_input_0_7 ;
    wire \RS_TDP36K_read_data[0]_input_0_8 ;
    wire \RS_TDP36K_read_data[0]_input_0_9 ;
    wire \RS_TDP36K_read_data[0]_input_0_10 ;
    wire \RS_TDP36K_read_data[0]_input_0_11 ;
    wire \RS_TDP36K_read_data[0]_input_0_12 ;
    wire \RS_TDP36K_read_data[0]_input_0_13 ;
    wire \RS_TDP36K_read_data[0]_input_0_14 ;
    wire \RS_TDP36K_read_data[0]_input_0_15 ;
    wire \RS_TDP36K_read_data[0]_input_0_16 ;
    wire \RS_TDP36K_read_data[0]_input_0_17 ;
    wire \RS_TDP36K_read_data[0]_input_1_0 ;
    wire \RS_TDP36K_read_data[0]_input_1_1 ;
    wire \RS_TDP36K_read_data[0]_input_1_2 ;
    wire \RS_TDP36K_read_data[0]_input_1_3 ;
    wire \RS_TDP36K_read_data[0]_input_1_4 ;
    wire \RS_TDP36K_read_data[0]_input_1_5 ;
    wire \RS_TDP36K_read_data[0]_input_1_6 ;
    wire \RS_TDP36K_read_data[0]_input_1_7 ;
    wire \RS_TDP36K_read_data[0]_input_1_8 ;
    wire \RS_TDP36K_read_data[0]_input_1_9 ;
    wire \RS_TDP36K_read_data[0]_input_1_10 ;
    wire \RS_TDP36K_read_data[0]_input_1_11 ;
    wire \RS_TDP36K_read_data[0]_input_1_12 ;
    wire \RS_TDP36K_read_data[0]_input_1_13 ;
    wire \RS_TDP36K_read_data[0]_input_1_14 ;
    wire \RS_TDP36K_read_data[0]_input_1_15 ;
    wire \RS_TDP36K_read_data[0]_input_1_16 ;
    wire \RS_TDP36K_read_data[0]_input_1_17 ;
    wire \dffre_emulate_read_first_new_addr_755[4]_input_1_0 ;
    wire \dffre_emulate_read_first_new_addr_755[4]_input_2_0 ;
    wire \dffre_emulate_read_first_new_addr_755[6]_input_1_0 ;
    wire \dffre_emulate_read_first_new_addr_755[6]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[27]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[27]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[29]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[29]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[28]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[28]_input_2_0 ;
    wire \dffre_emulate_read_first_new_addr_755[5]_input_1_0 ;
    wire \dffre_emulate_read_first_new_addr_755[5]_input_2_0 ;
    wire \dffre_emulate_read_first_new_addr_755[7]_input_1_0 ;
    wire \dffre_emulate_read_first_new_addr_755[7]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[34]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[34]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[0]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[0]_input_2_0 ;
    wire \dffre_emulate_read_first_new_en_756[0]_input_1_0 ;
    wire \dffre_emulate_read_first_new_en_756[0]_input_2_0 ;
    wire \dffre_emulate_read_first_new_addr_755[2]_input_1_0 ;
    wire \dffre_emulate_read_first_new_addr_755[2]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[24]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[24]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[23]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[23]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[5]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[5]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[32]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[32]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[22]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[22]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[15]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[15]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[30]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[30]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[26]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[26]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[35]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[35]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[33]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[33]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[31]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[31]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[25]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[25]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[11]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[11]_input_2_0 ;
    wire \dffre_emulate_read_first_new_addr_755[3]_input_1_0 ;
    wire \dffre_emulate_read_first_new_addr_755[3]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[14]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[14]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[12]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[12]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[20]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[20]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[19]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[19]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[13]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[13]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[9]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[9]_input_2_0 ;
    wire \dffre_emulate_read_first_new_addr_755[0]_input_1_0 ;
    wire \dffre_emulate_read_first_new_addr_755[0]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[8]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[8]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[17]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[17]_input_2_0 ;
    wire \dffre_emulate_read_first_new_addr_755[1]_input_1_0 ;
    wire \dffre_emulate_read_first_new_addr_755[1]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[16]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[16]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[21]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[21]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[10]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[10]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[18]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[18]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[7]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[7]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[3]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[3]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[4]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[4]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[1]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[1]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[6]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[6]_input_2_0 ;
    wire \dffre_emulate_read_first_new_data_754[2]_input_1_0 ;
    wire \dffre_emulate_read_first_new_data_754[2]_input_2_0 ;
    wire \RS_TDP36K_read_data[0]_input_2_5 ;
    wire \RS_TDP36K_read_data[0]_input_3_5 ;
    wire \lut__197__input_0_4 ;
    wire \lut__194__input_0_1 ;
    wire \lut_read_address_after[1]_input_0_1 ;
    wire \lut_read_address_after[3]_input_0_1 ;
    wire \lut_read_address_after[2]_input_0_1 ;
    wire \lut_read_address_after[4]_input_0_1 ;
    wire \lut__199__input_0_4 ;
    wire \lut_read_address_after[0]_input_0_4 ;
    wire \lut__201__input_0_4 ;
    wire \lut_read_address_after[5]_input_0_2 ;
    wire \RS_TDP36K_read_data[0]_input_2_6 ;
    wire \RS_TDP36K_read_data[0]_input_3_6 ;
    wire \lut__197__input_0_1 ;
    wire \lut__194__input_0_4 ;
    wire \lut_read_address_after[1]_input_0_4 ;
    wire \lut_read_address_after[3]_input_0_4 ;
    wire \lut_read_address_after[2]_input_0_4 ;
    wire \lut_read_address_after[4]_input_0_4 ;
    wire \lut__199__input_0_1 ;
    wire \lut__201__input_0_1 ;
    wire \lut_read_address_after[5]_input_0_3 ;
    wire \RS_TDP36K_read_data[0]_input_2_7 ;
    wire \RS_TDP36K_read_data[0]_input_3_7 ;
    wire \lut__194__input_0_3 ;
    wire \lut_read_address_after[3]_input_0_3 ;
    wire \lut_read_address_after[2]_input_0_3 ;
    wire \lut_read_address_after[4]_input_0_3 ;
    wire \lut__195__input_0_1 ;
    wire \lut__201__input_0_5 ;
    wire \lut_read_address_after[5]_input_0_5 ;
    wire \RS_TDP36K_read_data[0]_input_2_8 ;
    wire \RS_TDP36K_read_data[0]_input_3_8 ;
    wire \lut__194__input_0_2 ;
    wire \lut_read_address_after[3]_input_0_2 ;
    wire \lut_read_address_after[4]_input_0_2 ;
    wire \lut__195__input_0_2 ;
    wire \lut__201__input_0_2 ;
    wire \lut_read_address_after[5]_input_0_1 ;
    wire \RS_TDP36K_read_data[0]_input_2_9 ;
    wire \RS_TDP36K_read_data[0]_input_3_9 ;
    wire \lut__197__input_0_5 ;
    wire \lut__194__input_0_0 ;
    wire \lut_read_address_after[4]_input_0_0 ;
    wire \lut__200__input_0_0 ;
    wire \lut_read_address_after[5]_input_0_0 ;
    wire \RS_TDP36K_read_data[0]_input_2_10 ;
    wire \RS_TDP36K_read_data[0]_input_3_10 ;
    wire \lut__198__input_0_0 ;
    wire \lut__194__input_0_5 ;
    wire \lut__200__input_0_5 ;
    wire \lut_read_address_after[5]_input_0_4 ;
    wire \RS_TDP36K_read_data[0]_input_2_11 ;
    wire \RS_TDP36K_read_data[0]_input_3_11 ;
    wire \lut__196__input_0_0 ;
    wire \lut__202__input_0_5 ;
    wire \lut_read_address_after[6]_input_0_0 ;
    wire \lut_read_address_after[7]_input_0_4 ;
    wire \RS_TDP36K_read_data[0]_input_2_12 ;
    wire \RS_TDP36K_read_data[0]_input_3_12 ;
    wire \lut__196__input_0_4 ;
    wire \lut__202__input_0_4 ;
    wire \lut_read_address_after[7]_input_0_2 ;
    wire \RS_TDP36K_read_data[0]_input_12_5 ;
    wire \RS_TDP36K_read_data[0]_input_13_5 ;
    wire \RS_TDP36K_read_data[0]_input_12_6 ;
    wire \RS_TDP36K_read_data[0]_input_13_6 ;
    wire \RS_TDP36K_read_data[0]_input_12_7 ;
    wire \RS_TDP36K_read_data[0]_input_13_7 ;
    wire \RS_TDP36K_read_data[0]_input_12_8 ;
    wire \RS_TDP36K_read_data[0]_input_13_8 ;
    wire \RS_TDP36K_read_data[0]_input_12_9 ;
    wire \RS_TDP36K_read_data[0]_input_13_9 ;
    wire \RS_TDP36K_read_data[0]_input_12_10 ;
    wire \RS_TDP36K_read_data[0]_input_13_10 ;
    wire \RS_TDP36K_read_data[0]_input_12_11 ;
    wire \RS_TDP36K_read_data[0]_input_13_11 ;
    wire \RS_TDP36K_read_data[0]_input_12_12 ;
    wire \RS_TDP36K_read_data[0]_input_13_12 ;
    wire \RS_TDP36K_read_data[0]_input_16_0 ;
    wire \RS_TDP36K_read_data[0]_input_17_0 ;
    wire \RS_TDP36K_read_data[0]_input_18_0 ;
    wire \RS_TDP36K_read_data[0]_input_18_1 ;
    wire \RS_TDP36K_read_data[0]_input_19_0 ;
    wire \RS_TDP36K_read_data[0]_input_19_1 ;
    wire \RS_TDP36K_read_data[0]_input_10_0 ;
    wire \RS_TDP36K_read_data[0]_input_10_1 ;
    wire \RS_TDP36K_read_data[0]_input_10_2 ;
    wire \RS_TDP36K_read_data[0]_input_10_3 ;
    wire \RS_TDP36K_read_data[0]_input_10_4 ;
    wire \RS_TDP36K_read_data[0]_input_10_5 ;
    wire \RS_TDP36K_read_data[0]_input_10_6 ;
    wire \RS_TDP36K_read_data[0]_input_10_7 ;
    wire \RS_TDP36K_read_data[0]_input_10_8 ;
    wire \RS_TDP36K_read_data[0]_input_10_9 ;
    wire \RS_TDP36K_read_data[0]_input_10_10 ;
    wire \RS_TDP36K_read_data[0]_input_10_11 ;
    wire \RS_TDP36K_read_data[0]_input_10_12 ;
    wire \RS_TDP36K_read_data[0]_input_10_13 ;
    wire \RS_TDP36K_read_data[0]_input_10_14 ;
    wire \RS_TDP36K_read_data[0]_input_10_15 ;
    wire \RS_TDP36K_read_data[0]_input_10_16 ;
    wire \RS_TDP36K_read_data[0]_input_10_17 ;
    wire \RS_TDP36K_read_data[0]_input_11_0 ;
    wire \RS_TDP36K_read_data[0]_input_11_1 ;
    wire \RS_TDP36K_read_data[0]_input_11_2 ;
    wire \RS_TDP36K_read_data[0]_input_11_3 ;
    wire \RS_TDP36K_read_data[0]_input_11_4 ;
    wire \RS_TDP36K_read_data[0]_input_11_5 ;
    wire \RS_TDP36K_read_data[0]_input_11_6 ;
    wire \RS_TDP36K_read_data[0]_input_11_7 ;
    wire \RS_TDP36K_read_data[0]_input_11_8 ;
    wire \RS_TDP36K_read_data[0]_input_11_9 ;
    wire \RS_TDP36K_read_data[0]_input_11_10 ;
    wire \RS_TDP36K_read_data[0]_input_11_11 ;
    wire \RS_TDP36K_read_data[0]_input_11_12 ;
    wire \RS_TDP36K_read_data[0]_input_11_13 ;
    wire \RS_TDP36K_read_data[0]_input_11_14 ;
    wire \RS_TDP36K_read_data[0]_input_11_15 ;
    wire \RS_TDP36K_read_data[0]_input_11_16 ;
    wire \RS_TDP36K_read_data[0]_input_11_17 ;
    wire \dffre_ram.tdpram_core.waddr_i[4]_input_1_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[0]_input_1_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[5]_input_1_0 ;
    wire \dffre_full_input_1_0 ;
    wire \dffre__066__input_1_0 ;
    wire \dffre_ram.raddr_i[4]_input_1_0 ;
    wire \dffre_ram.raddr_i[1]_input_1_0 ;
    wire \dffre_ram.raddr_i[3]_input_1_0 ;
    wire \dffre_ram.raddr_i[2]_input_1_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[1]_input_1_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[3]_input_1_0 ;
    wire \dffre_ram.raddr_i[6]_input_1_0 ;
    wire \dffre_ram.raddr_i[7]_input_1_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[7]_input_1_0 ;
    wire \dffre_ram.raddr_i[0]_input_1_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[2]_input_1_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[6]_input_1_0 ;
    wire \dffre_ram.raddr_i[5]_input_1_0 ;
    wire \dffre_ram.raddr_i[0]_input_0_0 ;
    wire \lut_write_address_after[0]_input_0_0 ;
    wire \lut_write_address_after[5]_input_0_0 ;
    wire \lut_write_address_after[1]_input_0_0 ;
    wire \lut_write_address_after[4]_input_0_0 ;
    wire \lut__193__input_0_0 ;
    wire \lut__197__input_0_0 ;
    wire \lut_write_address_after[3]_input_0_2 ;
    wire \lut__199__input_0_2 ;
    wire \lut__195__input_0_5 ;
    wire \lut_write_address_after[2]_input_0_1 ;
    wire \dffre_emulate_read_first_new_addr_755[0]_input_0_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[0]_input_0_0 ;
    wire \lut_full_next_input_0_0 ;
    wire \lut_empty_input_0_0 ;
    wire \lut__009__input_0_2 ;
    wire \lut__065__input_0_0 ;
    wire \lut__065__input_0_5 ;
    wire \lut__065__input_0_4 ;
    wire \dffre__066__input_2_0 ;
    wire \lut__202__input_0_2 ;
    wire \lut_read_address_after[6]_input_0_2 ;
    wire \lut_read_address_after[7]_input_0_1 ;
    wire \lut__196__input_0_3 ;
    wire \lut__202__input_0_1 ;
    wire \lut_write_address_after[7]_input_0_4 ;
    wire \dffre_emulate_read_first_new_addr_755[7]_input_0_0 ;
    wire \lut__196__input_0_1 ;
    wire \lut__202__input_0_3 ;
    wire \lut_write_address_after[7]_input_0_1 ;
    wire \dffre_emulate_read_first_new_addr_755[6]_input_0_0 ;
    wire \lut_write_address_after[6]_input_0_1 ;
    wire \lut__202__input_0_0 ;
    wire \lut_write_address_after[5]_input_0_1 ;
    wire \lut_write_address_after[4]_input_0_1 ;
    wire \lut__193__input_0_1 ;
    wire \lut_write_address_after[3]_input_0_3 ;
    wire \lut__195__input_0_3 ;
    wire \lut__201__input_0_0 ;
    wire \dffre_emulate_read_first_new_addr_755[3]_input_0_0 ;
    wire \lut_write_address_after[5]_input_0_5 ;
    wire \lut_write_address_after[4]_input_0_2 ;
    wire \lut__193__input_0_5 ;
    wire \lut_write_address_after[3]_input_0_4 ;
    wire \lut__195__input_0_4 ;
    wire \lut_write_address_after[2]_input_0_3 ;
    wire \lut__201__input_0_3 ;
    wire \dffre_emulate_read_first_new_addr_755[2]_input_0_0 ;
    wire \lut_write_address_after[5]_input_0_2 ;
    wire \lut__193__input_0_2 ;
    wire \lut__200__input_0_3 ;
    wire \dffre_emulate_read_first_new_addr_755[5]_input_0_0 ;
    wire \dffre_ram.raddr_i[4]_input_0_0 ;
    wire \lut__200__input_0_4 ;
    wire \lut_write_address_after[5]_input_0_3 ;
    wire \lut_write_address_after[4]_input_0_3 ;
    wire \lut__193__input_0_3 ;
    wire \lut__200__input_0_1 ;
    wire \dffre_emulate_read_first_new_addr_755[4]_input_0_0 ;
    wire \dffre_full_input_0_0 ;
    wire \lut__018__input_0_4 ;
    wire \dffre__066__input_0_0 ;
    wire \lut__200__input_0_2 ;
    wire \lut_write_address_after[5]_input_0_4 ;
    wire \lut_write_address_after[1]_input_0_4 ;
    wire \lut_write_address_after[4]_input_0_4 ;
    wire \lut__193__input_0_4 ;
    wire \lut__197__input_0_2 ;
    wire \lut_write_address_after[3]_input_0_0 ;
    wire \lut__199__input_0_0 ;
    wire \lut__195__input_0_0 ;
    wire \lut_write_address_after[2]_input_0_0 ;
    wire \dffre_emulate_read_first_new_addr_755[1]_input_0_0 ;
    wire \lut__018__input_0_1 ;
    wire \lut__018__input_0_2 ;
    wire \lut__018__input_0_3 ;
    wire \dffre_full_input_2_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[5]_input_0_0 ;
    wire \lut__198__input_0_2 ;
    wire \dffre_ram.tdpram_core.waddr_i[4]_input_0_0 ;
    wire \lut__197__input_0_3 ;
    wire \lut__196__input_0_5 ;
    wire \lut_write_address_after[7]_input_0_3 ;
    wire \lut_write_address_after[6]_input_0_4 ;
    wire \lut__196__input_0_2 ;
    wire \dffre_ram.tdpram_core.waddr_i[4]_input_2_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[0]_input_2_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[5]_input_2_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[1]_input_2_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[3]_input_2_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[7]_input_2_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[2]_input_2_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[6]_input_2_0 ;
    wire \dffre_ram.raddr_i[1]_input_0_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[1]_input_0_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[6]_input_0_0 ;
    wire \dffre_ram.raddr_i[6]_input_0_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[3]_input_0_0 ;
    wire \dffre_ram.raddr_i[3]_input_0_0 ;
    wire \dffre_ram.raddr_i[5]_input_0_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[7]_input_0_0 ;
    wire \dffre_ram.raddr_i[7]_input_0_0 ;
    wire \dffre_ram.tdpram_core.waddr_i[2]_input_0_0 ;
    wire \dffre_ram.raddr_i[2]_input_0_0 ;
    wire \dffre_ram.raddr_i[4]_input_2_0 ;
    wire \dffre_ram.raddr_i[1]_input_2_0 ;
    wire \dffre_ram.raddr_i[3]_input_2_0 ;
    wire \dffre_ram.raddr_i[2]_input_2_0 ;
    wire \dffre_ram.raddr_i[6]_input_2_0 ;
    wire \dffre_ram.raddr_i[7]_input_2_0 ;
    wire \dffre_ram.raddr_i[0]_input_2_0 ;
    wire \dffre_ram.raddr_i[5]_input_2_0 ;

    //IO assignments
    assign \empty  = \empty_input_0_0 ;
    assign \read_data[17]  = \read_data[17]_input_0_0 ;
    assign \read_data[16]  = \read_data[16]_input_0_0 ;
    assign \read_data[15]  = \read_data[15]_input_0_0 ;
    assign \read_data[14]  = \read_data[14]_input_0_0 ;
    assign \read_data[13]  = \read_data[13]_input_0_0 ;
    assign \read_data[12]  = \read_data[12]_input_0_0 ;
    assign \read_data[11]  = \read_data[11]_input_0_0 ;
    assign \read_data[10]  = \read_data[10]_input_0_0 ;
    assign \read_data[9]  = \read_data[9]_input_0_0 ;
    assign \read_data[8]  = \read_data[8]_input_0_0 ;
    assign \read_data[7]  = \read_data[7]_input_0_0 ;
    assign \read_data[6]  = \read_data[6]_input_0_0 ;
    assign \read_data[5]  = \read_data[5]_input_0_0 ;
    assign \read_data[4]  = \read_data[4]_input_0_0 ;
    assign \read_data[3]  = \read_data[3]_input_0_0 ;
    assign \read_data[2]  = \read_data[2]_input_0_0 ;
    assign \read_data[1]  = \read_data[1]_input_0_0 ;
    assign \read_data[0]  = \read_data[0]_input_0_0 ;
    assign \read_data[35]  = \read_data[35]_input_0_0 ;
    assign \read_data[34]  = \read_data[34]_input_0_0 ;
    assign \read_data[33]  = \read_data[33]_input_0_0 ;
    assign \read_data[32]  = \read_data[32]_input_0_0 ;
    assign \read_data[31]  = \read_data[31]_input_0_0 ;
    assign \read_data[30]  = \read_data[30]_input_0_0 ;
    assign \read_data[29]  = \read_data[29]_input_0_0 ;
    assign \read_data[28]  = \read_data[28]_input_0_0 ;
    assign \read_data[27]  = \read_data[27]_input_0_0 ;
    assign \read_data[26]  = \read_data[26]_input_0_0 ;
    assign \read_data[25]  = \read_data[25]_input_0_0 ;
    assign \read_data[24]  = \read_data[24]_input_0_0 ;
    assign \read_data[23]  = \read_data[23]_input_0_0 ;
    assign \read_data[22]  = \read_data[22]_input_0_0 ;
    assign \read_data[21]  = \read_data[21]_input_0_0 ;
    assign \read_data[20]  = \read_data[20]_input_0_0 ;
    assign \read_data[19]  = \read_data[19]_input_0_0 ;
    assign \read_data[18]  = \read_data[18]_input_0_0 ;
    assign \full  = \full_input_0_0 ;
    assign \clock0_output_0_0  = \clock0 ;
    assign \reset_output_0_0  = \reset ;
    assign \read_output_0_0  = \read ;
    assign \write_output_0_0  = \write ;
    assign \write_data[35]_output_0_0  = \write_data[35] ;
    assign \write_data[34]_output_0_0  = \write_data[34] ;
    assign \write_data[33]_output_0_0  = \write_data[33] ;
    assign \write_data[32]_output_0_0  = \write_data[32] ;
    assign \write_data[31]_output_0_0  = \write_data[31] ;
    assign \write_data[30]_output_0_0  = \write_data[30] ;
    assign \write_data[29]_output_0_0  = \write_data[29] ;
    assign \write_data[28]_output_0_0  = \write_data[28] ;
    assign \write_data[27]_output_0_0  = \write_data[27] ;
    assign \write_data[26]_output_0_0  = \write_data[26] ;
    assign \write_data[25]_output_0_0  = \write_data[25] ;
    assign \write_data[24]_output_0_0  = \write_data[24] ;
    assign \write_data[23]_output_0_0  = \write_data[23] ;
    assign \write_data[22]_output_0_0  = \write_data[22] ;
    assign \write_data[21]_output_0_0  = \write_data[21] ;
    assign \write_data[20]_output_0_0  = \write_data[20] ;
    assign \write_data[19]_output_0_0  = \write_data[19] ;
    assign \write_data[18]_output_0_0  = \write_data[18] ;
    assign \write_data[17]_output_0_0  = \write_data[17] ;
    assign \write_data[16]_output_0_0  = \write_data[16] ;
    assign \write_data[15]_output_0_0  = \write_data[15] ;
    assign \write_data[14]_output_0_0  = \write_data[14] ;
    assign \write_data[13]_output_0_0  = \write_data[13] ;
    assign \write_data[12]_output_0_0  = \write_data[12] ;
    assign \write_data[11]_output_0_0  = \write_data[11] ;
    assign \write_data[10]_output_0_0  = \write_data[10] ;
    assign \write_data[9]_output_0_0  = \write_data[9] ;
    assign \write_data[8]_output_0_0  = \write_data[8] ;
    assign \write_data[7]_output_0_0  = \write_data[7] ;
    assign \write_data[6]_output_0_0  = \write_data[6] ;
    assign \write_data[5]_output_0_0  = \write_data[5] ;
    assign \write_data[4]_output_0_0  = \write_data[4] ;
    assign \write_data[3]_output_0_0  = \write_data[3] ;
    assign \write_data[2]_output_0_0  = \write_data[2] ;
    assign \write_data[1]_output_0_0  = \write_data[1] ;
    assign \write_data[0]_output_0_0  = \write_data[0] ;

    //Interconnect
    fpga_interconnect \routing_segment_clock0_output_0_0_to_RS_TDP36K_read_data[0]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_RS_TDP36K_read_data[0]_clock_1_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_clock_1_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_RS_TDP36K_read_data[0]_clock_2_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_clock_2_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_RS_TDP36K_read_data[0]_clock_3_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_clock_3_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_ram.tdpram_core.waddr_i[4]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_ram.tdpram_core.waddr_i[0]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_ram.tdpram_core.waddr_i[5]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_full_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_full_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre__066__clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre__066__clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_ram.raddr_i[4]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_ram.raddr_i[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_ram.raddr_i[1]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_ram.raddr_i[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_ram.raddr_i[3]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_ram.raddr_i[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_ram.raddr_i[2]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_ram.raddr_i[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_ram.tdpram_core.waddr_i[1]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_ram.tdpram_core.waddr_i[3]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_ram.raddr_i[6]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_ram.raddr_i[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_ram.raddr_i[7]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_ram.raddr_i[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_ram.tdpram_core.waddr_i[7]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_ram.raddr_i[0]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_ram.raddr_i[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_ram.tdpram_core.waddr_i[2]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_addr_755[4]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_addr_755[6]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_ram.tdpram_core.waddr_i[6]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[27]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[27]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[29]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[29]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[28]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[28]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_addr_755[5]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_ram.raddr_i[5]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_ram.raddr_i[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_addr_755[7]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[34]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[34]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[0]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_en_756[0]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_en_756[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_addr_755[2]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[24]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[24]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[23]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[23]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[5]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[32]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[32]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[22]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[22]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[15]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[30]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[30]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[26]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[26]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[35]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[35]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[33]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[33]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[31]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[31]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[25]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[25]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[11]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_addr_755[3]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[14]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[12]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[20]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[20]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[19]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[13]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[9]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_addr_755[0]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[8]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[17]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_addr_755[1]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[16]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[21]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[21]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[10]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[18]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[7]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[3]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[4]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[1]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[6]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffre_emulate_read_first_new_data_754[2]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut__203__input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut__203__input_0_3 )
    );

    fpga_interconnect \routing_segment_read_output_0_0_to_RS_TDP36K_read_data[0]_input_4_0  (
        .datain(\read_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_4_0 )
    );

    fpga_interconnect \routing_segment_read_output_0_0_to_RS_TDP36K_read_data[0]_input_5_0  (
        .datain(\read_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_5_0 )
    );

    fpga_interconnect \routing_segment_read_output_0_0_to_lut__198__input_0_1  (
        .datain(\read_output_0_0 ),
        .dataout(\lut__198__input_0_1 )
    );

    fpga_interconnect \routing_segment_read_output_0_0_to_lut_full_next_input_0_1  (
        .datain(\read_output_0_0 ),
        .dataout(\lut_full_next_input_0_1 )
    );

    fpga_interconnect \routing_segment_read_output_0_0_to_lut__065__input_0_3  (
        .datain(\read_output_0_0 ),
        .dataout(\lut__065__input_0_3 )
    );

    fpga_interconnect \routing_segment_read_output_0_0_to_lut__009__input_0_0  (
        .datain(\read_output_0_0 ),
        .dataout(\lut__009__input_0_0 )
    );

    fpga_interconnect \routing_segment_read_output_0_0_to_lut__000__input_0_0  (
        .datain(\read_output_0_0 ),
        .dataout(\lut__000__input_0_0 )
    );

    fpga_interconnect \routing_segment_write_output_0_0_to_lut__198__input_0_4  (
        .datain(\write_output_0_0 ),
        .dataout(\lut__198__input_0_4 )
    );

    fpga_interconnect \routing_segment_write_output_0_0_to_lut_full_next_input_0_2  (
        .datain(\write_output_0_0 ),
        .dataout(\lut_full_next_input_0_2 )
    );

    fpga_interconnect \routing_segment_write_output_0_0_to_lut__065__input_0_2  (
        .datain(\write_output_0_0 ),
        .dataout(\lut__065__input_0_2 )
    );

    fpga_interconnect \routing_segment_write_output_0_0_to_lut__009__input_0_1  (
        .datain(\write_output_0_0 ),
        .dataout(\lut__009__input_0_1 )
    );

    fpga_interconnect \routing_segment_write_output_0_0_to_lut__000__input_0_1  (
        .datain(\write_output_0_0 ),
        .dataout(\lut__000__input_0_1 )
    );

    fpga_interconnect \routing_segment_write_output_0_0_to_dffre_emulate_read_first_new_en_756[0]_input_0_0  (
        .datain(\write_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_en_756[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[35]_output_0_0_to_dffre_emulate_read_first_new_data_754[35]_input_0_0  (
        .datain(\write_data[35]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[34]_output_0_0_to_dffre_emulate_read_first_new_data_754[34]_input_0_0  (
        .datain(\write_data[34]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[33]_output_0_0_to_dffre_emulate_read_first_new_data_754[33]_input_0_0  (
        .datain(\write_data[33]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[32]_output_0_0_to_dffre_emulate_read_first_new_data_754[32]_input_0_0  (
        .datain(\write_data[32]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[31]_output_0_0_to_dffre_emulate_read_first_new_data_754[31]_input_0_0  (
        .datain(\write_data[31]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[30]_output_0_0_to_dffre_emulate_read_first_new_data_754[30]_input_0_0  (
        .datain(\write_data[30]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[29]_output_0_0_to_dffre_emulate_read_first_new_data_754[29]_input_0_0  (
        .datain(\write_data[29]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[28]_output_0_0_to_dffre_emulate_read_first_new_data_754[28]_input_0_0  (
        .datain(\write_data[28]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[27]_output_0_0_to_dffre_emulate_read_first_new_data_754[27]_input_0_0  (
        .datain(\write_data[27]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[26]_output_0_0_to_dffre_emulate_read_first_new_data_754[26]_input_0_0  (
        .datain(\write_data[26]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[25]_output_0_0_to_dffre_emulate_read_first_new_data_754[25]_input_0_0  (
        .datain(\write_data[25]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[24]_output_0_0_to_dffre_emulate_read_first_new_data_754[24]_input_0_0  (
        .datain(\write_data[24]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[23]_output_0_0_to_dffre_emulate_read_first_new_data_754[23]_input_0_0  (
        .datain(\write_data[23]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[22]_output_0_0_to_dffre_emulate_read_first_new_data_754[22]_input_0_0  (
        .datain(\write_data[22]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[21]_output_0_0_to_dffre_emulate_read_first_new_data_754[21]_input_0_0  (
        .datain(\write_data[21]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[20]_output_0_0_to_dffre_emulate_read_first_new_data_754[20]_input_0_0  (
        .datain(\write_data[20]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[19]_output_0_0_to_dffre_emulate_read_first_new_data_754[19]_input_0_0  (
        .datain(\write_data[19]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[18]_output_0_0_to_dffre_emulate_read_first_new_data_754[18]_input_0_0  (
        .datain(\write_data[18]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[17]_output_0_0_to_dffre_emulate_read_first_new_data_754[17]_input_0_0  (
        .datain(\write_data[17]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[16]_output_0_0_to_dffre_emulate_read_first_new_data_754[16]_input_0_0  (
        .datain(\write_data[16]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[15]_output_0_0_to_dffre_emulate_read_first_new_data_754[15]_input_0_0  (
        .datain(\write_data[15]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[14]_output_0_0_to_dffre_emulate_read_first_new_data_754[14]_input_0_0  (
        .datain(\write_data[14]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[13]_output_0_0_to_dffre_emulate_read_first_new_data_754[13]_input_0_0  (
        .datain(\write_data[13]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[12]_output_0_0_to_dffre_emulate_read_first_new_data_754[12]_input_0_0  (
        .datain(\write_data[12]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[11]_output_0_0_to_dffre_emulate_read_first_new_data_754[11]_input_0_0  (
        .datain(\write_data[11]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[10]_output_0_0_to_dffre_emulate_read_first_new_data_754[10]_input_0_0  (
        .datain(\write_data[10]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[9]_output_0_0_to_dffre_emulate_read_first_new_data_754[9]_input_0_0  (
        .datain(\write_data[9]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[8]_output_0_0_to_dffre_emulate_read_first_new_data_754[8]_input_0_0  (
        .datain(\write_data[8]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[7]_output_0_0_to_dffre_emulate_read_first_new_data_754[7]_input_0_0  (
        .datain(\write_data[7]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[6]_output_0_0_to_dffre_emulate_read_first_new_data_754[6]_input_0_0  (
        .datain(\write_data[6]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[5]_output_0_0_to_dffre_emulate_read_first_new_data_754[5]_input_0_0  (
        .datain(\write_data[5]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[4]_output_0_0_to_dffre_emulate_read_first_new_data_754[4]_input_0_0  (
        .datain(\write_data[4]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[3]_output_0_0_to_dffre_emulate_read_first_new_data_754[3]_input_0_0  (
        .datain(\write_data[3]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[2]_output_0_0_to_dffre_emulate_read_first_new_data_754[2]_input_0_0  (
        .datain(\write_data[2]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[1]_output_0_0_to_dffre_emulate_read_first_new_data_754[1]_input_0_0  (
        .datain(\write_data[1]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_write_data[0]_output_0_0_to_dffre_emulate_read_first_new_data_754[0]_input_0_0  (
        .datain(\write_data[0]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_empty_output_0_0_to_empty_input_0_0  (
        .datain(\lut_empty_output_0_0 ),
        .dataout(\empty_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_full_output_0_0_to_lut__198__input_0_3  (
        .datain(\dffre_full_output_0_0 ),
        .dataout(\lut__198__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_full_output_0_0_to_lut__065__input_0_1  (
        .datain(\dffre_full_output_0_0 ),
        .dataout(\lut__065__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_full_output_0_0_to_lut__000__input_0_4  (
        .datain(\dffre_full_output_0_0 ),
        .dataout(\lut__000__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_full_output_0_0_to_full_input_0_0  (
        .datain(\dffre_full_output_0_0 ),
        .dataout(\full_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_1_17_to_read_data[35]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_1_17 ),
        .dataout(\read_data[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_1_16_to_read_data[34]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_1_16 ),
        .dataout(\read_data[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_1_15_to_read_data[33]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_1_15 ),
        .dataout(\read_data[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_1_14_to_read_data[32]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_1_14 ),
        .dataout(\read_data[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_1_13_to_read_data[31]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_1_13 ),
        .dataout(\read_data[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_1_12_to_read_data[30]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_1_12 ),
        .dataout(\read_data[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_1_11_to_read_data[29]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_1_11 ),
        .dataout(\read_data[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_1_10_to_read_data[28]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_1_10 ),
        .dataout(\read_data[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_1_9_to_read_data[27]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_1_9 ),
        .dataout(\read_data[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_1_8_to_read_data[26]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_1_8 ),
        .dataout(\read_data[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_1_7_to_read_data[25]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_1_7 ),
        .dataout(\read_data[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_1_6_to_read_data[24]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_1_6 ),
        .dataout(\read_data[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_1_5_to_read_data[23]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_1_5 ),
        .dataout(\read_data[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_1_4_to_read_data[22]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_1_4 ),
        .dataout(\read_data[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_1_3_to_read_data[21]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_1_3 ),
        .dataout(\read_data[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_1_2_to_read_data[20]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_1_2 ),
        .dataout(\read_data[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_1_1_to_read_data[19]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_1_1 ),
        .dataout(\read_data[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_1_0_to_read_data[18]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_1_0 ),
        .dataout(\read_data[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_0_17_to_read_data[17]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_0_17 ),
        .dataout(\read_data[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_0_16_to_read_data[16]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_0_16 ),
        .dataout(\read_data[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_0_15_to_read_data[15]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_0_15 ),
        .dataout(\read_data[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_0_14_to_read_data[14]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_0_14 ),
        .dataout(\read_data[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_0_13_to_read_data[13]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_0_13 ),
        .dataout(\read_data[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_0_12_to_read_data[12]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_0_12 ),
        .dataout(\read_data[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_0_11_to_read_data[11]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_0_11 ),
        .dataout(\read_data[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_0_10_to_read_data[10]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_0_10 ),
        .dataout(\read_data[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_0_9_to_read_data[9]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_0_9 ),
        .dataout(\read_data[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_0_8_to_read_data[8]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_0_8 ),
        .dataout(\read_data[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_0_7_to_read_data[7]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_0_7 ),
        .dataout(\read_data[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_0_6_to_read_data[6]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_0_6 ),
        .dataout(\read_data[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_0_5_to_read_data[5]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_0_5 ),
        .dataout(\read_data[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_0_4_to_read_data[4]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_0_4 ),
        .dataout(\read_data[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_0_3_to_read_data[3]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_0_3 ),
        .dataout(\read_data[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_0_2_to_read_data[2]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_0_2 ),
        .dataout(\read_data[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_0_1_to_read_data[1]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_0_1 ),
        .dataout(\read_data[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_RS_TDP36K_read_data[0]_output_0_0_to_read_data[0]_input_0_0  (
        .datain(\RS_TDP36K_read_data[0]_output_0_0 ),
        .dataout(\read_data[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_2_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_2_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_2_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_2_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_2_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_2_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_2_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_2_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_2_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_2_13  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_2_13 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_2_14  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_2_14 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_3_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_3_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_3_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_3_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_3_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_3_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_3_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_3_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_3_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_3_13  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_3_13 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_6_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_6_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_7_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_7_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_8_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_8_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_8_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_8_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_9_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_9_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_9_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_9_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_12_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_12_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_12_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_12_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_12_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_12_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_12_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_12_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_12_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_12_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_12_13  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_12_13 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_12_14  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_12_14 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_13_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_13_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_13_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_13_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_13_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_13_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_13_3  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_13_3 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_13_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_13_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_13_13  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_13_13 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_14_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_14_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_15_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_15_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_20_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_20_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_TDP36K_read_data[0]_input_21_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_21_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_0_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_0_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_0_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_0_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_0_5  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_0_6  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_0_6 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_0_7  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_0_7 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_0_8  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_0_8 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_0_9  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_0_9 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_0_10  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_0_10 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_0_11  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_0_11 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_0_12  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_0_12 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_0_13  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_0_13 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_0_14  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_0_14 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_0_15  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_0_15 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_0_16  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_0_16 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_0_17  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_0_17 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_1_1  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_1_1 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_1_2  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_1_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_1_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_1_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_1_4  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_1_4 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_1_5  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_1_5 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_1_6  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_1_6 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_1_7  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_1_7 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_1_8  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_1_8 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_1_9  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_1_9 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_1_10  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_1_10 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_1_11  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_1_11 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_1_12  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_1_12 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_1_13  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_1_13 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_1_14  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_1_14 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_1_15  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_1_15 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_1_16  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_1_16 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_TDP36K_read_data[0]_input_1_17  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_1_17 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_addr_755[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_addr_755[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_addr_755[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_addr_755[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[27]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[27]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[29]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[29]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[28]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[28]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_addr_755[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_addr_755[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_addr_755[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_addr_755[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[34]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[34]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[34]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[34]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_en_756[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_en_756[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_en_756[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_en_756[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_addr_755[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_addr_755[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[24]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[24]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[23]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[23]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[32]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[32]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[32]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[32]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[22]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[22]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[30]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[30]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[26]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[26]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[35]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[35]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[35]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[35]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[33]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[33]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[33]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[33]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[31]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[31]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[31]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[31]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[25]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[25]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_addr_755[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_addr_755[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[20]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[20]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_addr_755[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_addr_755[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_addr_755[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_addr_755[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[21]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[21]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_emulate_read_first_new_data_754[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_data_754[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[0]_output_0_0_to_RS_TDP36K_read_data[0]_input_2_5  (
        .datain(\dffre_ram.raddr_i[0]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_2_5 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[0]_output_0_0_to_RS_TDP36K_read_data[0]_input_3_5  (
        .datain(\dffre_ram.raddr_i[0]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_3_5 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[0]_output_0_0_to_lut__197__input_0_4  (
        .datain(\dffre_ram.raddr_i[0]_output_0_0 ),
        .dataout(\lut__197__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[0]_output_0_0_to_lut__194__input_0_1  (
        .datain(\dffre_ram.raddr_i[0]_output_0_0 ),
        .dataout(\lut__194__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[0]_output_0_0_to_lut_read_address_after[1]_input_0_1  (
        .datain(\dffre_ram.raddr_i[0]_output_0_0 ),
        .dataout(\lut_read_address_after[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[0]_output_0_0_to_lut_read_address_after[3]_input_0_1  (
        .datain(\dffre_ram.raddr_i[0]_output_0_0 ),
        .dataout(\lut_read_address_after[3]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[0]_output_0_0_to_lut_read_address_after[2]_input_0_1  (
        .datain(\dffre_ram.raddr_i[0]_output_0_0 ),
        .dataout(\lut_read_address_after[2]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[0]_output_0_0_to_lut_read_address_after[4]_input_0_1  (
        .datain(\dffre_ram.raddr_i[0]_output_0_0 ),
        .dataout(\lut_read_address_after[4]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[0]_output_0_0_to_lut__199__input_0_4  (
        .datain(\dffre_ram.raddr_i[0]_output_0_0 ),
        .dataout(\lut__199__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[0]_output_0_0_to_lut_read_address_after[0]_input_0_4  (
        .datain(\dffre_ram.raddr_i[0]_output_0_0 ),
        .dataout(\lut_read_address_after[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[0]_output_0_0_to_lut__201__input_0_4  (
        .datain(\dffre_ram.raddr_i[0]_output_0_0 ),
        .dataout(\lut__201__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[0]_output_0_0_to_lut_read_address_after[5]_input_0_2  (
        .datain(\dffre_ram.raddr_i[0]_output_0_0 ),
        .dataout(\lut_read_address_after[5]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[1]_output_0_0_to_RS_TDP36K_read_data[0]_input_2_6  (
        .datain(\dffre_ram.raddr_i[1]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_2_6 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[1]_output_0_0_to_RS_TDP36K_read_data[0]_input_3_6  (
        .datain(\dffre_ram.raddr_i[1]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_3_6 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[1]_output_0_0_to_lut__197__input_0_1  (
        .datain(\dffre_ram.raddr_i[1]_output_0_0 ),
        .dataout(\lut__197__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[1]_output_0_0_to_lut__194__input_0_4  (
        .datain(\dffre_ram.raddr_i[1]_output_0_0 ),
        .dataout(\lut__194__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[1]_output_0_0_to_lut_read_address_after[1]_input_0_4  (
        .datain(\dffre_ram.raddr_i[1]_output_0_0 ),
        .dataout(\lut_read_address_after[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[1]_output_0_0_to_lut_read_address_after[3]_input_0_4  (
        .datain(\dffre_ram.raddr_i[1]_output_0_0 ),
        .dataout(\lut_read_address_after[3]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[1]_output_0_0_to_lut_read_address_after[2]_input_0_4  (
        .datain(\dffre_ram.raddr_i[1]_output_0_0 ),
        .dataout(\lut_read_address_after[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[1]_output_0_0_to_lut_read_address_after[4]_input_0_4  (
        .datain(\dffre_ram.raddr_i[1]_output_0_0 ),
        .dataout(\lut_read_address_after[4]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[1]_output_0_0_to_lut__199__input_0_1  (
        .datain(\dffre_ram.raddr_i[1]_output_0_0 ),
        .dataout(\lut__199__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[1]_output_0_0_to_lut__201__input_0_1  (
        .datain(\dffre_ram.raddr_i[1]_output_0_0 ),
        .dataout(\lut__201__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[1]_output_0_0_to_lut_read_address_after[5]_input_0_3  (
        .datain(\dffre_ram.raddr_i[1]_output_0_0 ),
        .dataout(\lut_read_address_after[5]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[2]_output_0_0_to_RS_TDP36K_read_data[0]_input_2_7  (
        .datain(\dffre_ram.raddr_i[2]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_2_7 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[2]_output_0_0_to_RS_TDP36K_read_data[0]_input_3_7  (
        .datain(\dffre_ram.raddr_i[2]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_3_7 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[2]_output_0_0_to_lut__194__input_0_3  (
        .datain(\dffre_ram.raddr_i[2]_output_0_0 ),
        .dataout(\lut__194__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[2]_output_0_0_to_lut_read_address_after[3]_input_0_3  (
        .datain(\dffre_ram.raddr_i[2]_output_0_0 ),
        .dataout(\lut_read_address_after[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[2]_output_0_0_to_lut_read_address_after[2]_input_0_3  (
        .datain(\dffre_ram.raddr_i[2]_output_0_0 ),
        .dataout(\lut_read_address_after[2]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[2]_output_0_0_to_lut_read_address_after[4]_input_0_3  (
        .datain(\dffre_ram.raddr_i[2]_output_0_0 ),
        .dataout(\lut_read_address_after[4]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[2]_output_0_0_to_lut__195__input_0_1  (
        .datain(\dffre_ram.raddr_i[2]_output_0_0 ),
        .dataout(\lut__195__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[2]_output_0_0_to_lut__201__input_0_5  (
        .datain(\dffre_ram.raddr_i[2]_output_0_0 ),
        .dataout(\lut__201__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[2]_output_0_0_to_lut_read_address_after[5]_input_0_5  (
        .datain(\dffre_ram.raddr_i[2]_output_0_0 ),
        .dataout(\lut_read_address_after[5]_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[3]_output_0_0_to_RS_TDP36K_read_data[0]_input_2_8  (
        .datain(\dffre_ram.raddr_i[3]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_2_8 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[3]_output_0_0_to_RS_TDP36K_read_data[0]_input_3_8  (
        .datain(\dffre_ram.raddr_i[3]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_3_8 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[3]_output_0_0_to_lut__194__input_0_2  (
        .datain(\dffre_ram.raddr_i[3]_output_0_0 ),
        .dataout(\lut__194__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[3]_output_0_0_to_lut_read_address_after[3]_input_0_2  (
        .datain(\dffre_ram.raddr_i[3]_output_0_0 ),
        .dataout(\lut_read_address_after[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[3]_output_0_0_to_lut_read_address_after[4]_input_0_2  (
        .datain(\dffre_ram.raddr_i[3]_output_0_0 ),
        .dataout(\lut_read_address_after[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[3]_output_0_0_to_lut__195__input_0_2  (
        .datain(\dffre_ram.raddr_i[3]_output_0_0 ),
        .dataout(\lut__195__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[3]_output_0_0_to_lut__201__input_0_2  (
        .datain(\dffre_ram.raddr_i[3]_output_0_0 ),
        .dataout(\lut__201__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[3]_output_0_0_to_lut_read_address_after[5]_input_0_1  (
        .datain(\dffre_ram.raddr_i[3]_output_0_0 ),
        .dataout(\lut_read_address_after[5]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[4]_output_0_0_to_RS_TDP36K_read_data[0]_input_2_9  (
        .datain(\dffre_ram.raddr_i[4]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_2_9 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[4]_output_0_0_to_RS_TDP36K_read_data[0]_input_3_9  (
        .datain(\dffre_ram.raddr_i[4]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_3_9 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[4]_output_0_0_to_lut__197__input_0_5  (
        .datain(\dffre_ram.raddr_i[4]_output_0_0 ),
        .dataout(\lut__197__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[4]_output_0_0_to_lut__194__input_0_0  (
        .datain(\dffre_ram.raddr_i[4]_output_0_0 ),
        .dataout(\lut__194__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[4]_output_0_0_to_lut_read_address_after[4]_input_0_0  (
        .datain(\dffre_ram.raddr_i[4]_output_0_0 ),
        .dataout(\lut_read_address_after[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[4]_output_0_0_to_lut__200__input_0_0  (
        .datain(\dffre_ram.raddr_i[4]_output_0_0 ),
        .dataout(\lut__200__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[4]_output_0_0_to_lut_read_address_after[5]_input_0_0  (
        .datain(\dffre_ram.raddr_i[4]_output_0_0 ),
        .dataout(\lut_read_address_after[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[5]_output_0_0_to_RS_TDP36K_read_data[0]_input_2_10  (
        .datain(\dffre_ram.raddr_i[5]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_2_10 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[5]_output_0_0_to_RS_TDP36K_read_data[0]_input_3_10  (
        .datain(\dffre_ram.raddr_i[5]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_3_10 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[5]_output_0_0_to_lut__198__input_0_0  (
        .datain(\dffre_ram.raddr_i[5]_output_0_0 ),
        .dataout(\lut__198__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[5]_output_0_0_to_lut__194__input_0_5  (
        .datain(\dffre_ram.raddr_i[5]_output_0_0 ),
        .dataout(\lut__194__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[5]_output_0_0_to_lut__200__input_0_5  (
        .datain(\dffre_ram.raddr_i[5]_output_0_0 ),
        .dataout(\lut__200__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[5]_output_0_0_to_lut_read_address_after[5]_input_0_4  (
        .datain(\dffre_ram.raddr_i[5]_output_0_0 ),
        .dataout(\lut_read_address_after[5]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[6]_output_0_0_to_RS_TDP36K_read_data[0]_input_2_11  (
        .datain(\dffre_ram.raddr_i[6]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_2_11 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[6]_output_0_0_to_RS_TDP36K_read_data[0]_input_3_11  (
        .datain(\dffre_ram.raddr_i[6]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_3_11 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[6]_output_0_0_to_lut__196__input_0_0  (
        .datain(\dffre_ram.raddr_i[6]_output_0_0 ),
        .dataout(\lut__196__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[6]_output_0_0_to_lut__202__input_0_5  (
        .datain(\dffre_ram.raddr_i[6]_output_0_0 ),
        .dataout(\lut__202__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[6]_output_0_0_to_lut_read_address_after[6]_input_0_0  (
        .datain(\dffre_ram.raddr_i[6]_output_0_0 ),
        .dataout(\lut_read_address_after[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[6]_output_0_0_to_lut_read_address_after[7]_input_0_4  (
        .datain(\dffre_ram.raddr_i[6]_output_0_0 ),
        .dataout(\lut_read_address_after[7]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[7]_output_0_0_to_RS_TDP36K_read_data[0]_input_2_12  (
        .datain(\dffre_ram.raddr_i[7]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_2_12 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[7]_output_0_0_to_RS_TDP36K_read_data[0]_input_3_12  (
        .datain(\dffre_ram.raddr_i[7]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_3_12 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[7]_output_0_0_to_lut__196__input_0_4  (
        .datain(\dffre_ram.raddr_i[7]_output_0_0 ),
        .dataout(\lut__196__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[7]_output_0_0_to_lut__202__input_0_4  (
        .datain(\dffre_ram.raddr_i[7]_output_0_0 ),
        .dataout(\lut__202__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ram.raddr_i[7]_output_0_0_to_lut_read_address_after[7]_input_0_2  (
        .datain(\dffre_ram.raddr_i[7]_output_0_0 ),
        .dataout(\lut_read_address_after[7]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_addr_755[0]_output_0_0_to_RS_TDP36K_read_data[0]_input_12_5  (
        .datain(\dffre_emulate_read_first_new_addr_755[0]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_12_5 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_addr_755[0]_output_0_0_to_RS_TDP36K_read_data[0]_input_13_5  (
        .datain(\dffre_emulate_read_first_new_addr_755[0]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_13_5 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_addr_755[1]_output_0_0_to_RS_TDP36K_read_data[0]_input_12_6  (
        .datain(\dffre_emulate_read_first_new_addr_755[1]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_12_6 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_addr_755[1]_output_0_0_to_RS_TDP36K_read_data[0]_input_13_6  (
        .datain(\dffre_emulate_read_first_new_addr_755[1]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_13_6 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_addr_755[2]_output_0_0_to_RS_TDP36K_read_data[0]_input_12_7  (
        .datain(\dffre_emulate_read_first_new_addr_755[2]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_12_7 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_addr_755[2]_output_0_0_to_RS_TDP36K_read_data[0]_input_13_7  (
        .datain(\dffre_emulate_read_first_new_addr_755[2]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_13_7 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_addr_755[3]_output_0_0_to_RS_TDP36K_read_data[0]_input_12_8  (
        .datain(\dffre_emulate_read_first_new_addr_755[3]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_12_8 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_addr_755[3]_output_0_0_to_RS_TDP36K_read_data[0]_input_13_8  (
        .datain(\dffre_emulate_read_first_new_addr_755[3]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_13_8 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_addr_755[4]_output_0_0_to_RS_TDP36K_read_data[0]_input_12_9  (
        .datain(\dffre_emulate_read_first_new_addr_755[4]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_12_9 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_addr_755[4]_output_0_0_to_RS_TDP36K_read_data[0]_input_13_9  (
        .datain(\dffre_emulate_read_first_new_addr_755[4]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_13_9 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_addr_755[5]_output_0_0_to_RS_TDP36K_read_data[0]_input_12_10  (
        .datain(\dffre_emulate_read_first_new_addr_755[5]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_12_10 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_addr_755[5]_output_0_0_to_RS_TDP36K_read_data[0]_input_13_10  (
        .datain(\dffre_emulate_read_first_new_addr_755[5]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_13_10 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_addr_755[6]_output_0_0_to_RS_TDP36K_read_data[0]_input_12_11  (
        .datain(\dffre_emulate_read_first_new_addr_755[6]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_12_11 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_addr_755[6]_output_0_0_to_RS_TDP36K_read_data[0]_input_13_11  (
        .datain(\dffre_emulate_read_first_new_addr_755[6]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_13_11 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_addr_755[7]_output_0_0_to_RS_TDP36K_read_data[0]_input_12_12  (
        .datain(\dffre_emulate_read_first_new_addr_755[7]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_12_12 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_addr_755[7]_output_0_0_to_RS_TDP36K_read_data[0]_input_13_12  (
        .datain(\dffre_emulate_read_first_new_addr_755[7]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_13_12 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_en_756[0]_output_0_0_to_RS_TDP36K_read_data[0]_input_16_0  (
        .datain(\dffre_emulate_read_first_new_en_756[0]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_16_0 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_en_756[0]_output_0_0_to_RS_TDP36K_read_data[0]_input_17_0  (
        .datain(\dffre_emulate_read_first_new_en_756[0]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_17_0 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_en_756[0]_output_0_0_to_RS_TDP36K_read_data[0]_input_18_0  (
        .datain(\dffre_emulate_read_first_new_en_756[0]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_18_0 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_en_756[0]_output_0_0_to_RS_TDP36K_read_data[0]_input_18_1  (
        .datain(\dffre_emulate_read_first_new_en_756[0]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_18_1 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_en_756[0]_output_0_0_to_RS_TDP36K_read_data[0]_input_19_0  (
        .datain(\dffre_emulate_read_first_new_en_756[0]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_19_0 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_en_756[0]_output_0_0_to_RS_TDP36K_read_data[0]_input_19_1  (
        .datain(\dffre_emulate_read_first_new_en_756[0]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_19_1 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[0]_output_0_0_to_RS_TDP36K_read_data[0]_input_10_0  (
        .datain(\dffre_emulate_read_first_new_data_754[0]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_10_0 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[1]_output_0_0_to_RS_TDP36K_read_data[0]_input_10_1  (
        .datain(\dffre_emulate_read_first_new_data_754[1]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_10_1 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[2]_output_0_0_to_RS_TDP36K_read_data[0]_input_10_2  (
        .datain(\dffre_emulate_read_first_new_data_754[2]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_10_2 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[3]_output_0_0_to_RS_TDP36K_read_data[0]_input_10_3  (
        .datain(\dffre_emulate_read_first_new_data_754[3]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_10_3 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[4]_output_0_0_to_RS_TDP36K_read_data[0]_input_10_4  (
        .datain(\dffre_emulate_read_first_new_data_754[4]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_10_4 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[5]_output_0_0_to_RS_TDP36K_read_data[0]_input_10_5  (
        .datain(\dffre_emulate_read_first_new_data_754[5]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_10_5 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[6]_output_0_0_to_RS_TDP36K_read_data[0]_input_10_6  (
        .datain(\dffre_emulate_read_first_new_data_754[6]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_10_6 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[7]_output_0_0_to_RS_TDP36K_read_data[0]_input_10_7  (
        .datain(\dffre_emulate_read_first_new_data_754[7]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_10_7 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[8]_output_0_0_to_RS_TDP36K_read_data[0]_input_10_8  (
        .datain(\dffre_emulate_read_first_new_data_754[8]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_10_8 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[9]_output_0_0_to_RS_TDP36K_read_data[0]_input_10_9  (
        .datain(\dffre_emulate_read_first_new_data_754[9]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_10_9 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[10]_output_0_0_to_RS_TDP36K_read_data[0]_input_10_10  (
        .datain(\dffre_emulate_read_first_new_data_754[10]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_10_10 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[11]_output_0_0_to_RS_TDP36K_read_data[0]_input_10_11  (
        .datain(\dffre_emulate_read_first_new_data_754[11]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_10_11 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[12]_output_0_0_to_RS_TDP36K_read_data[0]_input_10_12  (
        .datain(\dffre_emulate_read_first_new_data_754[12]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_10_12 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[13]_output_0_0_to_RS_TDP36K_read_data[0]_input_10_13  (
        .datain(\dffre_emulate_read_first_new_data_754[13]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_10_13 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[14]_output_0_0_to_RS_TDP36K_read_data[0]_input_10_14  (
        .datain(\dffre_emulate_read_first_new_data_754[14]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_10_14 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[15]_output_0_0_to_RS_TDP36K_read_data[0]_input_10_15  (
        .datain(\dffre_emulate_read_first_new_data_754[15]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_10_15 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[16]_output_0_0_to_RS_TDP36K_read_data[0]_input_10_16  (
        .datain(\dffre_emulate_read_first_new_data_754[16]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_10_16 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[17]_output_0_0_to_RS_TDP36K_read_data[0]_input_10_17  (
        .datain(\dffre_emulate_read_first_new_data_754[17]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_10_17 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[18]_output_0_0_to_RS_TDP36K_read_data[0]_input_11_0  (
        .datain(\dffre_emulate_read_first_new_data_754[18]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_11_0 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[19]_output_0_0_to_RS_TDP36K_read_data[0]_input_11_1  (
        .datain(\dffre_emulate_read_first_new_data_754[19]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_11_1 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[20]_output_0_0_to_RS_TDP36K_read_data[0]_input_11_2  (
        .datain(\dffre_emulate_read_first_new_data_754[20]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_11_2 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[21]_output_0_0_to_RS_TDP36K_read_data[0]_input_11_3  (
        .datain(\dffre_emulate_read_first_new_data_754[21]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_11_3 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[22]_output_0_0_to_RS_TDP36K_read_data[0]_input_11_4  (
        .datain(\dffre_emulate_read_first_new_data_754[22]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_11_4 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[23]_output_0_0_to_RS_TDP36K_read_data[0]_input_11_5  (
        .datain(\dffre_emulate_read_first_new_data_754[23]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_11_5 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[24]_output_0_0_to_RS_TDP36K_read_data[0]_input_11_6  (
        .datain(\dffre_emulate_read_first_new_data_754[24]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_11_6 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[25]_output_0_0_to_RS_TDP36K_read_data[0]_input_11_7  (
        .datain(\dffre_emulate_read_first_new_data_754[25]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_11_7 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[26]_output_0_0_to_RS_TDP36K_read_data[0]_input_11_8  (
        .datain(\dffre_emulate_read_first_new_data_754[26]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_11_8 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[27]_output_0_0_to_RS_TDP36K_read_data[0]_input_11_9  (
        .datain(\dffre_emulate_read_first_new_data_754[27]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_11_9 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[28]_output_0_0_to_RS_TDP36K_read_data[0]_input_11_10  (
        .datain(\dffre_emulate_read_first_new_data_754[28]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_11_10 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[29]_output_0_0_to_RS_TDP36K_read_data[0]_input_11_11  (
        .datain(\dffre_emulate_read_first_new_data_754[29]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_11_11 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[30]_output_0_0_to_RS_TDP36K_read_data[0]_input_11_12  (
        .datain(\dffre_emulate_read_first_new_data_754[30]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_11_12 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[31]_output_0_0_to_RS_TDP36K_read_data[0]_input_11_13  (
        .datain(\dffre_emulate_read_first_new_data_754[31]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_11_13 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[32]_output_0_0_to_RS_TDP36K_read_data[0]_input_11_14  (
        .datain(\dffre_emulate_read_first_new_data_754[32]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_11_14 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[33]_output_0_0_to_RS_TDP36K_read_data[0]_input_11_15  (
        .datain(\dffre_emulate_read_first_new_data_754[33]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_11_15 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[34]_output_0_0_to_RS_TDP36K_read_data[0]_input_11_16  (
        .datain(\dffre_emulate_read_first_new_data_754[34]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_11_16 )
    );

    fpga_interconnect \routing_segment_dffre_emulate_read_first_new_data_754[35]_output_0_0_to_RS_TDP36K_read_data[0]_input_11_17  (
        .datain(\dffre_emulate_read_first_new_data_754[35]_output_0_0 ),
        .dataout(\RS_TDP36K_read_data[0]_input_11_17 )
    );

    fpga_interconnect \routing_segment_lut__203__output_0_0_to_dffre_ram.tdpram_core.waddr_i[4]_input_1_0  (
        .datain(\lut__203__output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut__203__output_0_0_to_dffre_ram.tdpram_core.waddr_i[0]_input_1_0  (
        .datain(\lut__203__output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut__203__output_0_0_to_dffre_ram.tdpram_core.waddr_i[5]_input_1_0  (
        .datain(\lut__203__output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut__203__output_0_0_to_dffre_full_input_1_0  (
        .datain(\lut__203__output_0_0 ),
        .dataout(\dffre_full_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut__203__output_0_0_to_dffre__066__input_1_0  (
        .datain(\lut__203__output_0_0 ),
        .dataout(\dffre__066__input_1_0 )
    );

    fpga_interconnect \routing_segment_lut__203__output_0_0_to_dffre_ram.raddr_i[4]_input_1_0  (
        .datain(\lut__203__output_0_0 ),
        .dataout(\dffre_ram.raddr_i[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut__203__output_0_0_to_dffre_ram.raddr_i[1]_input_1_0  (
        .datain(\lut__203__output_0_0 ),
        .dataout(\dffre_ram.raddr_i[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut__203__output_0_0_to_dffre_ram.raddr_i[3]_input_1_0  (
        .datain(\lut__203__output_0_0 ),
        .dataout(\dffre_ram.raddr_i[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut__203__output_0_0_to_dffre_ram.raddr_i[2]_input_1_0  (
        .datain(\lut__203__output_0_0 ),
        .dataout(\dffre_ram.raddr_i[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut__203__output_0_0_to_dffre_ram.tdpram_core.waddr_i[1]_input_1_0  (
        .datain(\lut__203__output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut__203__output_0_0_to_dffre_ram.tdpram_core.waddr_i[3]_input_1_0  (
        .datain(\lut__203__output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut__203__output_0_0_to_dffre_ram.raddr_i[6]_input_1_0  (
        .datain(\lut__203__output_0_0 ),
        .dataout(\dffre_ram.raddr_i[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut__203__output_0_0_to_dffre_ram.raddr_i[7]_input_1_0  (
        .datain(\lut__203__output_0_0 ),
        .dataout(\dffre_ram.raddr_i[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut__203__output_0_0_to_dffre_ram.tdpram_core.waddr_i[7]_input_1_0  (
        .datain(\lut__203__output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut__203__output_0_0_to_dffre_ram.raddr_i[0]_input_1_0  (
        .datain(\lut__203__output_0_0 ),
        .dataout(\dffre_ram.raddr_i[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut__203__output_0_0_to_dffre_ram.tdpram_core.waddr_i[2]_input_1_0  (
        .datain(\lut__203__output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut__203__output_0_0_to_dffre_ram.tdpram_core.waddr_i[6]_input_1_0  (
        .datain(\lut__203__output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut__203__output_0_0_to_dffre_ram.raddr_i[5]_input_1_0  (
        .datain(\lut__203__output_0_0 ),
        .dataout(\dffre_ram.raddr_i[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_read_address_after[0]_output_0_0_to_dffre_ram.raddr_i[0]_input_0_0  (
        .datain(\lut_read_address_after[0]_output_0_0 ),
        .dataout(\dffre_ram.raddr_i[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[0]_output_0_0_to_lut_write_address_after[0]_input_0_0  (
        .datain(\dffre_ram.tdpram_core.waddr_i[0]_output_0_0 ),
        .dataout(\lut_write_address_after[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[0]_output_0_0_to_lut_write_address_after[5]_input_0_0  (
        .datain(\dffre_ram.tdpram_core.waddr_i[0]_output_0_0 ),
        .dataout(\lut_write_address_after[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[0]_output_0_0_to_lut_write_address_after[1]_input_0_0  (
        .datain(\dffre_ram.tdpram_core.waddr_i[0]_output_0_0 ),
        .dataout(\lut_write_address_after[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[0]_output_0_0_to_lut_write_address_after[4]_input_0_0  (
        .datain(\dffre_ram.tdpram_core.waddr_i[0]_output_0_0 ),
        .dataout(\lut_write_address_after[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[0]_output_0_0_to_lut__193__input_0_0  (
        .datain(\dffre_ram.tdpram_core.waddr_i[0]_output_0_0 ),
        .dataout(\lut__193__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[0]_output_0_0_to_lut__197__input_0_0  (
        .datain(\dffre_ram.tdpram_core.waddr_i[0]_output_0_0 ),
        .dataout(\lut__197__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[0]_output_0_0_to_lut_write_address_after[3]_input_0_2  (
        .datain(\dffre_ram.tdpram_core.waddr_i[0]_output_0_0 ),
        .dataout(\lut_write_address_after[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[0]_output_0_0_to_lut__199__input_0_2  (
        .datain(\dffre_ram.tdpram_core.waddr_i[0]_output_0_0 ),
        .dataout(\lut__199__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[0]_output_0_0_to_lut__195__input_0_5  (
        .datain(\dffre_ram.tdpram_core.waddr_i[0]_output_0_0 ),
        .dataout(\lut__195__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[0]_output_0_0_to_lut_write_address_after[2]_input_0_1  (
        .datain(\dffre_ram.tdpram_core.waddr_i[0]_output_0_0 ),
        .dataout(\lut_write_address_after[2]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[0]_output_0_0_to_dffre_emulate_read_first_new_addr_755[0]_input_0_0  (
        .datain(\dffre_ram.tdpram_core.waddr_i[0]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_write_address_after[0]_output_0_0_to_dffre_ram.tdpram_core.waddr_i[0]_input_0_0  (
        .datain(\lut_write_address_after[0]_output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre__066__output_0_0_to_lut_full_next_input_0_0  (
        .datain(\dffre__066__output_0_0 ),
        .dataout(\lut_full_next_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre__066__output_0_0_to_lut_empty_input_0_0  (
        .datain(\dffre__066__output_0_0 ),
        .dataout(\lut_empty_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre__066__output_0_0_to_lut__009__input_0_2  (
        .datain(\dffre__066__output_0_0 ),
        .dataout(\lut__009__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__202__output_0_0_to_lut__065__input_0_0  (
        .datain(\lut__202__output_0_0 ),
        .dataout(\lut__065__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__200__output_0_0_to_lut__065__input_0_5  (
        .datain(\lut__200__output_0_0 ),
        .dataout(\lut__065__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__199__output_0_0_to_lut__065__input_0_4  (
        .datain(\lut__199__output_0_0 ),
        .dataout(\lut__065__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__065__output_0_0_to_dffre__066__input_2_0  (
        .datain(\lut__065__output_0_0 ),
        .dataout(\dffre__066__input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__194__output_0_0_to_lut__202__input_0_2  (
        .datain(\lut__194__output_0_0 ),
        .dataout(\lut__202__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__194__output_0_0_to_lut_read_address_after[6]_input_0_2  (
        .datain(\lut__194__output_0_0 ),
        .dataout(\lut_read_address_after[6]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__194__output_0_0_to_lut_read_address_after[7]_input_0_1  (
        .datain(\lut__194__output_0_0 ),
        .dataout(\lut_read_address_after[7]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[7]_output_0_0_to_lut__196__input_0_3  (
        .datain(\dffre_ram.tdpram_core.waddr_i[7]_output_0_0 ),
        .dataout(\lut__196__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[7]_output_0_0_to_lut__202__input_0_1  (
        .datain(\dffre_ram.tdpram_core.waddr_i[7]_output_0_0 ),
        .dataout(\lut__202__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[7]_output_0_0_to_lut_write_address_after[7]_input_0_4  (
        .datain(\dffre_ram.tdpram_core.waddr_i[7]_output_0_0 ),
        .dataout(\lut_write_address_after[7]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[7]_output_0_0_to_dffre_emulate_read_first_new_addr_755[7]_input_0_0  (
        .datain(\dffre_ram.tdpram_core.waddr_i[7]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[6]_output_0_0_to_lut__196__input_0_1  (
        .datain(\dffre_ram.tdpram_core.waddr_i[6]_output_0_0 ),
        .dataout(\lut__196__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[6]_output_0_0_to_lut__202__input_0_3  (
        .datain(\dffre_ram.tdpram_core.waddr_i[6]_output_0_0 ),
        .dataout(\lut__202__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[6]_output_0_0_to_lut_write_address_after[7]_input_0_1  (
        .datain(\dffre_ram.tdpram_core.waddr_i[6]_output_0_0 ),
        .dataout(\lut_write_address_after[7]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[6]_output_0_0_to_dffre_emulate_read_first_new_addr_755[6]_input_0_0  (
        .datain(\dffre_ram.tdpram_core.waddr_i[6]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[6]_output_0_0_to_lut_write_address_after[6]_input_0_1  (
        .datain(\dffre_ram.tdpram_core.waddr_i[6]_output_0_0 ),
        .dataout(\lut_write_address_after[6]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__201__output_0_0_to_lut__202__input_0_0  (
        .datain(\lut__201__output_0_0 ),
        .dataout(\lut__202__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[3]_output_0_0_to_lut_write_address_after[5]_input_0_1  (
        .datain(\dffre_ram.tdpram_core.waddr_i[3]_output_0_0 ),
        .dataout(\lut_write_address_after[5]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[3]_output_0_0_to_lut_write_address_after[4]_input_0_1  (
        .datain(\dffre_ram.tdpram_core.waddr_i[3]_output_0_0 ),
        .dataout(\lut_write_address_after[4]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[3]_output_0_0_to_lut__193__input_0_1  (
        .datain(\dffre_ram.tdpram_core.waddr_i[3]_output_0_0 ),
        .dataout(\lut__193__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[3]_output_0_0_to_lut_write_address_after[3]_input_0_3  (
        .datain(\dffre_ram.tdpram_core.waddr_i[3]_output_0_0 ),
        .dataout(\lut_write_address_after[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[3]_output_0_0_to_lut__195__input_0_3  (
        .datain(\dffre_ram.tdpram_core.waddr_i[3]_output_0_0 ),
        .dataout(\lut__195__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[3]_output_0_0_to_lut__201__input_0_0  (
        .datain(\dffre_ram.tdpram_core.waddr_i[3]_output_0_0 ),
        .dataout(\lut__201__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[3]_output_0_0_to_dffre_emulate_read_first_new_addr_755[3]_input_0_0  (
        .datain(\dffre_ram.tdpram_core.waddr_i[3]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[2]_output_0_0_to_lut_write_address_after[5]_input_0_5  (
        .datain(\dffre_ram.tdpram_core.waddr_i[2]_output_0_0 ),
        .dataout(\lut_write_address_after[5]_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[2]_output_0_0_to_lut_write_address_after[4]_input_0_2  (
        .datain(\dffre_ram.tdpram_core.waddr_i[2]_output_0_0 ),
        .dataout(\lut_write_address_after[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[2]_output_0_0_to_lut__193__input_0_5  (
        .datain(\dffre_ram.tdpram_core.waddr_i[2]_output_0_0 ),
        .dataout(\lut__193__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[2]_output_0_0_to_lut_write_address_after[3]_input_0_4  (
        .datain(\dffre_ram.tdpram_core.waddr_i[2]_output_0_0 ),
        .dataout(\lut_write_address_after[3]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[2]_output_0_0_to_lut__195__input_0_4  (
        .datain(\dffre_ram.tdpram_core.waddr_i[2]_output_0_0 ),
        .dataout(\lut__195__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[2]_output_0_0_to_lut_write_address_after[2]_input_0_3  (
        .datain(\dffre_ram.tdpram_core.waddr_i[2]_output_0_0 ),
        .dataout(\lut_write_address_after[2]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[2]_output_0_0_to_lut__201__input_0_3  (
        .datain(\dffre_ram.tdpram_core.waddr_i[2]_output_0_0 ),
        .dataout(\lut__201__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[2]_output_0_0_to_dffre_emulate_read_first_new_addr_755[2]_input_0_0  (
        .datain(\dffre_ram.tdpram_core.waddr_i[2]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[5]_output_0_0_to_lut_write_address_after[5]_input_0_2  (
        .datain(\dffre_ram.tdpram_core.waddr_i[5]_output_0_0 ),
        .dataout(\lut_write_address_after[5]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[5]_output_0_0_to_lut__193__input_0_2  (
        .datain(\dffre_ram.tdpram_core.waddr_i[5]_output_0_0 ),
        .dataout(\lut__193__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[5]_output_0_0_to_lut__200__input_0_3  (
        .datain(\dffre_ram.tdpram_core.waddr_i[5]_output_0_0 ),
        .dataout(\lut__200__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[5]_output_0_0_to_dffre_emulate_read_first_new_addr_755[5]_input_0_0  (
        .datain(\dffre_ram.tdpram_core.waddr_i[5]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_read_address_after[4]_output_0_0_to_dffre_ram.raddr_i[4]_input_0_0  (
        .datain(\lut_read_address_after[4]_output_0_0 ),
        .dataout(\dffre_ram.raddr_i[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_read_address_after[4]_output_0_0_to_lut__200__input_0_4  (
        .datain(\lut_read_address_after[4]_output_0_0 ),
        .dataout(\lut__200__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[4]_output_0_0_to_lut_write_address_after[5]_input_0_3  (
        .datain(\dffre_ram.tdpram_core.waddr_i[4]_output_0_0 ),
        .dataout(\lut_write_address_after[5]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[4]_output_0_0_to_lut_write_address_after[4]_input_0_3  (
        .datain(\dffre_ram.tdpram_core.waddr_i[4]_output_0_0 ),
        .dataout(\lut_write_address_after[4]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[4]_output_0_0_to_lut__193__input_0_3  (
        .datain(\dffre_ram.tdpram_core.waddr_i[4]_output_0_0 ),
        .dataout(\lut__193__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[4]_output_0_0_to_lut__200__input_0_1  (
        .datain(\dffre_ram.tdpram_core.waddr_i[4]_output_0_0 ),
        .dataout(\lut__200__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[4]_output_0_0_to_dffre_emulate_read_first_new_addr_755[4]_input_0_0  (
        .datain(\dffre_ram.tdpram_core.waddr_i[4]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_full_next_output_0_0_to_dffre_full_input_0_0  (
        .datain(\lut_full_next_output_0_0 ),
        .dataout(\dffre_full_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_full_next_output_0_0_to_lut__018__input_0_4  (
        .datain(\lut_full_next_output_0_0 ),
        .dataout(\lut__018__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_full_next_output_0_0_to_dffre__066__input_0_0  (
        .datain(\lut_full_next_output_0_0 ),
        .dataout(\dffre__066__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_full_next_output_0_0_to_lut__200__input_0_2  (
        .datain(\lut_full_next_output_0_0 ),
        .dataout(\lut__200__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[1]_output_0_0_to_lut_write_address_after[5]_input_0_4  (
        .datain(\dffre_ram.tdpram_core.waddr_i[1]_output_0_0 ),
        .dataout(\lut_write_address_after[5]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[1]_output_0_0_to_lut_write_address_after[1]_input_0_4  (
        .datain(\dffre_ram.tdpram_core.waddr_i[1]_output_0_0 ),
        .dataout(\lut_write_address_after[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[1]_output_0_0_to_lut_write_address_after[4]_input_0_4  (
        .datain(\dffre_ram.tdpram_core.waddr_i[1]_output_0_0 ),
        .dataout(\lut_write_address_after[4]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[1]_output_0_0_to_lut__193__input_0_4  (
        .datain(\dffre_ram.tdpram_core.waddr_i[1]_output_0_0 ),
        .dataout(\lut__193__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[1]_output_0_0_to_lut__197__input_0_2  (
        .datain(\dffre_ram.tdpram_core.waddr_i[1]_output_0_0 ),
        .dataout(\lut__197__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[1]_output_0_0_to_lut_write_address_after[3]_input_0_0  (
        .datain(\dffre_ram.tdpram_core.waddr_i[1]_output_0_0 ),
        .dataout(\lut_write_address_after[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[1]_output_0_0_to_lut__199__input_0_0  (
        .datain(\dffre_ram.tdpram_core.waddr_i[1]_output_0_0 ),
        .dataout(\lut__199__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[1]_output_0_0_to_lut__195__input_0_0  (
        .datain(\dffre_ram.tdpram_core.waddr_i[1]_output_0_0 ),
        .dataout(\lut__195__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[1]_output_0_0_to_lut_write_address_after[2]_input_0_0  (
        .datain(\dffre_ram.tdpram_core.waddr_i[1]_output_0_0 ),
        .dataout(\lut_write_address_after[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_ram.tdpram_core.waddr_i[1]_output_0_0_to_dffre_emulate_read_first_new_addr_755[1]_input_0_0  (
        .datain(\dffre_ram.tdpram_core.waddr_i[1]_output_0_0 ),
        .dataout(\dffre_emulate_read_first_new_addr_755[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__198__output_0_0_to_lut__018__input_0_1  (
        .datain(\lut__198__output_0_0 ),
        .dataout(\lut__018__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__196__output_0_0_to_lut__018__input_0_2  (
        .datain(\lut__196__output_0_0 ),
        .dataout(\lut__018__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__197__output_0_0_to_lut__018__input_0_3  (
        .datain(\lut__197__output_0_0 ),
        .dataout(\lut__018__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__018__output_0_0_to_dffre_full_input_2_0  (
        .datain(\lut__018__output_0_0 ),
        .dataout(\dffre_full_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_write_address_after[5]_output_0_0_to_dffre_ram.tdpram_core.waddr_i[5]_input_0_0  (
        .datain(\lut_write_address_after[5]_output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_write_address_after[5]_output_0_0_to_lut__198__input_0_2  (
        .datain(\lut_write_address_after[5]_output_0_0 ),
        .dataout(\lut__198__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_write_address_after[4]_output_0_0_to_dffre_ram.tdpram_core.waddr_i[4]_input_0_0  (
        .datain(\lut_write_address_after[4]_output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_write_address_after[4]_output_0_0_to_lut__197__input_0_3  (
        .datain(\lut_write_address_after[4]_output_0_0 ),
        .dataout(\lut__197__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__193__output_0_0_to_lut__196__input_0_5  (
        .datain(\lut__193__output_0_0 ),
        .dataout(\lut__196__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__193__output_0_0_to_lut_write_address_after[7]_input_0_3  (
        .datain(\lut__193__output_0_0 ),
        .dataout(\lut_write_address_after[7]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__193__output_0_0_to_lut_write_address_after[6]_input_0_4  (
        .datain(\lut__193__output_0_0 ),
        .dataout(\lut_write_address_after[6]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__195__output_0_0_to_lut__196__input_0_2  (
        .datain(\lut__195__output_0_0 ),
        .dataout(\lut__196__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_ram.tdpram_core.waddr_i[4]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_ram.tdpram_core.waddr_i[0]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_ram.tdpram_core.waddr_i[5]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_ram.tdpram_core.waddr_i[1]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_ram.tdpram_core.waddr_i[3]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_ram.tdpram_core.waddr_i[7]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_ram.tdpram_core.waddr_i[2]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_ram.tdpram_core.waddr_i[6]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_read_address_after[1]_output_0_0_to_dffre_ram.raddr_i[1]_input_0_0  (
        .datain(\lut_read_address_after[1]_output_0_0 ),
        .dataout(\dffre_ram.raddr_i[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_write_address_after[1]_output_0_0_to_dffre_ram.tdpram_core.waddr_i[1]_input_0_0  (
        .datain(\lut_write_address_after[1]_output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_write_address_after[6]_output_0_0_to_dffre_ram.tdpram_core.waddr_i[6]_input_0_0  (
        .datain(\lut_write_address_after[6]_output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_read_address_after[6]_output_0_0_to_dffre_ram.raddr_i[6]_input_0_0  (
        .datain(\lut_read_address_after[6]_output_0_0 ),
        .dataout(\dffre_ram.raddr_i[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_write_address_after[3]_output_0_0_to_dffre_ram.tdpram_core.waddr_i[3]_input_0_0  (
        .datain(\lut_write_address_after[3]_output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_read_address_after[3]_output_0_0_to_dffre_ram.raddr_i[3]_input_0_0  (
        .datain(\lut_read_address_after[3]_output_0_0 ),
        .dataout(\dffre_ram.raddr_i[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_read_address_after[5]_output_0_0_to_dffre_ram.raddr_i[5]_input_0_0  (
        .datain(\lut_read_address_after[5]_output_0_0 ),
        .dataout(\dffre_ram.raddr_i[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_write_address_after[7]_output_0_0_to_dffre_ram.tdpram_core.waddr_i[7]_input_0_0  (
        .datain(\lut_write_address_after[7]_output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_read_address_after[7]_output_0_0_to_dffre_ram.raddr_i[7]_input_0_0  (
        .datain(\lut_read_address_after[7]_output_0_0 ),
        .dataout(\dffre_ram.raddr_i[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_write_address_after[2]_output_0_0_to_dffre_ram.tdpram_core.waddr_i[2]_input_0_0  (
        .datain(\lut_write_address_after[2]_output_0_0 ),
        .dataout(\dffre_ram.tdpram_core.waddr_i[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_read_address_after[2]_output_0_0_to_dffre_ram.raddr_i[2]_input_0_0  (
        .datain(\lut_read_address_after[2]_output_0_0 ),
        .dataout(\dffre_ram.raddr_i[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__009__output_0_0_to_dffre_ram.raddr_i[4]_input_2_0  (
        .datain(\lut__009__output_0_0 ),
        .dataout(\dffre_ram.raddr_i[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__009__output_0_0_to_dffre_ram.raddr_i[1]_input_2_0  (
        .datain(\lut__009__output_0_0 ),
        .dataout(\dffre_ram.raddr_i[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__009__output_0_0_to_dffre_ram.raddr_i[3]_input_2_0  (
        .datain(\lut__009__output_0_0 ),
        .dataout(\dffre_ram.raddr_i[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__009__output_0_0_to_dffre_ram.raddr_i[2]_input_2_0  (
        .datain(\lut__009__output_0_0 ),
        .dataout(\dffre_ram.raddr_i[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__009__output_0_0_to_dffre_ram.raddr_i[6]_input_2_0  (
        .datain(\lut__009__output_0_0 ),
        .dataout(\dffre_ram.raddr_i[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__009__output_0_0_to_dffre_ram.raddr_i[7]_input_2_0  (
        .datain(\lut__009__output_0_0 ),
        .dataout(\dffre_ram.raddr_i[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__009__output_0_0_to_dffre_ram.raddr_i[0]_input_2_0  (
        .datain(\lut__009__output_0_0 ),
        .dataout(\dffre_ram.raddr_i[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__009__output_0_0_to_dffre_ram.raddr_i[5]_input_2_0  (
        .datain(\lut__009__output_0_0 ),
        .dataout(\dffre_ram.raddr_i[5]_input_2_0 )
    );


    //Cell instances
    RS_TDP36K #(
        .MODE_BITS(81'b011011011011000000101000000000101000000000110110110110000001010000000010100000000)
    ) \RS_TDP36K_read_data[0]  (
        .ADDR_A1({
            \RS_TDP36K_read_data[0]_input_2_14 ,
            \RS_TDP36K_read_data[0]_input_2_13 ,
            \RS_TDP36K_read_data[0]_input_2_12 ,
            \RS_TDP36K_read_data[0]_input_2_11 ,
            \RS_TDP36K_read_data[0]_input_2_10 ,
            \RS_TDP36K_read_data[0]_input_2_9 ,
            \RS_TDP36K_read_data[0]_input_2_8 ,
            \RS_TDP36K_read_data[0]_input_2_7 ,
            \RS_TDP36K_read_data[0]_input_2_6 ,
            \RS_TDP36K_read_data[0]_input_2_5 ,
            \RS_TDP36K_read_data[0]_input_2_4 ,
            \RS_TDP36K_read_data[0]_input_2_3 ,
            \RS_TDP36K_read_data[0]_input_2_2 ,
            \RS_TDP36K_read_data[0]_input_2_1 ,
            \RS_TDP36K_read_data[0]_input_2_0 
         }),
        .ADDR_A2({
            \RS_TDP36K_read_data[0]_input_3_13 ,
            \RS_TDP36K_read_data[0]_input_3_12 ,
            \RS_TDP36K_read_data[0]_input_3_11 ,
            \RS_TDP36K_read_data[0]_input_3_10 ,
            \RS_TDP36K_read_data[0]_input_3_9 ,
            \RS_TDP36K_read_data[0]_input_3_8 ,
            \RS_TDP36K_read_data[0]_input_3_7 ,
            \RS_TDP36K_read_data[0]_input_3_6 ,
            \RS_TDP36K_read_data[0]_input_3_5 ,
            \RS_TDP36K_read_data[0]_input_3_4 ,
            \RS_TDP36K_read_data[0]_input_3_3 ,
            \RS_TDP36K_read_data[0]_input_3_2 ,
            \RS_TDP36K_read_data[0]_input_3_1 ,
            \RS_TDP36K_read_data[0]_input_3_0 
         }),
        .ADDR_B1({
            \RS_TDP36K_read_data[0]_input_12_14 ,
            \RS_TDP36K_read_data[0]_input_12_13 ,
            \RS_TDP36K_read_data[0]_input_12_12 ,
            \RS_TDP36K_read_data[0]_input_12_11 ,
            \RS_TDP36K_read_data[0]_input_12_10 ,
            \RS_TDP36K_read_data[0]_input_12_9 ,
            \RS_TDP36K_read_data[0]_input_12_8 ,
            \RS_TDP36K_read_data[0]_input_12_7 ,
            \RS_TDP36K_read_data[0]_input_12_6 ,
            \RS_TDP36K_read_data[0]_input_12_5 ,
            \RS_TDP36K_read_data[0]_input_12_4 ,
            \RS_TDP36K_read_data[0]_input_12_3 ,
            \RS_TDP36K_read_data[0]_input_12_2 ,
            \RS_TDP36K_read_data[0]_input_12_1 ,
            \RS_TDP36K_read_data[0]_input_12_0 
         }),
        .ADDR_B2({
            \RS_TDP36K_read_data[0]_input_13_13 ,
            \RS_TDP36K_read_data[0]_input_13_12 ,
            \RS_TDP36K_read_data[0]_input_13_11 ,
            \RS_TDP36K_read_data[0]_input_13_10 ,
            \RS_TDP36K_read_data[0]_input_13_9 ,
            \RS_TDP36K_read_data[0]_input_13_8 ,
            \RS_TDP36K_read_data[0]_input_13_7 ,
            \RS_TDP36K_read_data[0]_input_13_6 ,
            \RS_TDP36K_read_data[0]_input_13_5 ,
            \RS_TDP36K_read_data[0]_input_13_4 ,
            \RS_TDP36K_read_data[0]_input_13_3 ,
            \RS_TDP36K_read_data[0]_input_13_2 ,
            \RS_TDP36K_read_data[0]_input_13_1 ,
            \RS_TDP36K_read_data[0]_input_13_0 
         }),
        .BE_A1({
            \RS_TDP36K_read_data[0]_input_8_1 ,
            \RS_TDP36K_read_data[0]_input_8_0 
         }),
        .BE_A2({
            \RS_TDP36K_read_data[0]_input_9_1 ,
            \RS_TDP36K_read_data[0]_input_9_0 
         }),
        .BE_B1({
            \RS_TDP36K_read_data[0]_input_18_1 ,
            \RS_TDP36K_read_data[0]_input_18_0 
         }),
        .BE_B2({
            \RS_TDP36K_read_data[0]_input_19_1 ,
            \RS_TDP36K_read_data[0]_input_19_0 
         }),
        .CLK_A1(\RS_TDP36K_read_data[0]_clock_0_0 ),
        .CLK_A2(\RS_TDP36K_read_data[0]_clock_1_0 ),
        .CLK_B1(\RS_TDP36K_read_data[0]_clock_2_0 ),
        .CLK_B2(\RS_TDP36K_read_data[0]_clock_3_0 ),
        .FLUSH1(\RS_TDP36K_read_data[0]_input_20_0 ),
        .FLUSH2(\RS_TDP36K_read_data[0]_input_21_0 ),
        .REN_A1(\RS_TDP36K_read_data[0]_input_4_0 ),
        .REN_A2(\RS_TDP36K_read_data[0]_input_5_0 ),
        .REN_B1(\RS_TDP36K_read_data[0]_input_14_0 ),
        .REN_B2(\RS_TDP36K_read_data[0]_input_15_0 ),
        .WDATA_A1({
            \RS_TDP36K_read_data[0]_input_0_17 ,
            \RS_TDP36K_read_data[0]_input_0_16 ,
            \RS_TDP36K_read_data[0]_input_0_15 ,
            \RS_TDP36K_read_data[0]_input_0_14 ,
            \RS_TDP36K_read_data[0]_input_0_13 ,
            \RS_TDP36K_read_data[0]_input_0_12 ,
            \RS_TDP36K_read_data[0]_input_0_11 ,
            \RS_TDP36K_read_data[0]_input_0_10 ,
            \RS_TDP36K_read_data[0]_input_0_9 ,
            \RS_TDP36K_read_data[0]_input_0_8 ,
            \RS_TDP36K_read_data[0]_input_0_7 ,
            \RS_TDP36K_read_data[0]_input_0_6 ,
            \RS_TDP36K_read_data[0]_input_0_5 ,
            \RS_TDP36K_read_data[0]_input_0_4 ,
            \RS_TDP36K_read_data[0]_input_0_3 ,
            \RS_TDP36K_read_data[0]_input_0_2 ,
            \RS_TDP36K_read_data[0]_input_0_1 ,
            \RS_TDP36K_read_data[0]_input_0_0 
         }),
        .WDATA_A2({
            \RS_TDP36K_read_data[0]_input_1_17 ,
            \RS_TDP36K_read_data[0]_input_1_16 ,
            \RS_TDP36K_read_data[0]_input_1_15 ,
            \RS_TDP36K_read_data[0]_input_1_14 ,
            \RS_TDP36K_read_data[0]_input_1_13 ,
            \RS_TDP36K_read_data[0]_input_1_12 ,
            \RS_TDP36K_read_data[0]_input_1_11 ,
            \RS_TDP36K_read_data[0]_input_1_10 ,
            \RS_TDP36K_read_data[0]_input_1_9 ,
            \RS_TDP36K_read_data[0]_input_1_8 ,
            \RS_TDP36K_read_data[0]_input_1_7 ,
            \RS_TDP36K_read_data[0]_input_1_6 ,
            \RS_TDP36K_read_data[0]_input_1_5 ,
            \RS_TDP36K_read_data[0]_input_1_4 ,
            \RS_TDP36K_read_data[0]_input_1_3 ,
            \RS_TDP36K_read_data[0]_input_1_2 ,
            \RS_TDP36K_read_data[0]_input_1_1 ,
            \RS_TDP36K_read_data[0]_input_1_0 
         }),
        .WDATA_B1({
            \RS_TDP36K_read_data[0]_input_10_17 ,
            \RS_TDP36K_read_data[0]_input_10_16 ,
            \RS_TDP36K_read_data[0]_input_10_15 ,
            \RS_TDP36K_read_data[0]_input_10_14 ,
            \RS_TDP36K_read_data[0]_input_10_13 ,
            \RS_TDP36K_read_data[0]_input_10_12 ,
            \RS_TDP36K_read_data[0]_input_10_11 ,
            \RS_TDP36K_read_data[0]_input_10_10 ,
            \RS_TDP36K_read_data[0]_input_10_9 ,
            \RS_TDP36K_read_data[0]_input_10_8 ,
            \RS_TDP36K_read_data[0]_input_10_7 ,
            \RS_TDP36K_read_data[0]_input_10_6 ,
            \RS_TDP36K_read_data[0]_input_10_5 ,
            \RS_TDP36K_read_data[0]_input_10_4 ,
            \RS_TDP36K_read_data[0]_input_10_3 ,
            \RS_TDP36K_read_data[0]_input_10_2 ,
            \RS_TDP36K_read_data[0]_input_10_1 ,
            \RS_TDP36K_read_data[0]_input_10_0 
         }),
        .WDATA_B2({
            \RS_TDP36K_read_data[0]_input_11_17 ,
            \RS_TDP36K_read_data[0]_input_11_16 ,
            \RS_TDP36K_read_data[0]_input_11_15 ,
            \RS_TDP36K_read_data[0]_input_11_14 ,
            \RS_TDP36K_read_data[0]_input_11_13 ,
            \RS_TDP36K_read_data[0]_input_11_12 ,
            \RS_TDP36K_read_data[0]_input_11_11 ,
            \RS_TDP36K_read_data[0]_input_11_10 ,
            \RS_TDP36K_read_data[0]_input_11_9 ,
            \RS_TDP36K_read_data[0]_input_11_8 ,
            \RS_TDP36K_read_data[0]_input_11_7 ,
            \RS_TDP36K_read_data[0]_input_11_6 ,
            \RS_TDP36K_read_data[0]_input_11_5 ,
            \RS_TDP36K_read_data[0]_input_11_4 ,
            \RS_TDP36K_read_data[0]_input_11_3 ,
            \RS_TDP36K_read_data[0]_input_11_2 ,
            \RS_TDP36K_read_data[0]_input_11_1 ,
            \RS_TDP36K_read_data[0]_input_11_0 
         }),
        .WEN_A1(\RS_TDP36K_read_data[0]_input_6_0 ),
        .WEN_A2(\RS_TDP36K_read_data[0]_input_7_0 ),
        .WEN_B1(\RS_TDP36K_read_data[0]_input_16_0 ),
        .WEN_B2(\RS_TDP36K_read_data[0]_input_17_0 ),
        .RDATA_A1({
            \RS_TDP36K_read_data[0]_output_0_17 ,
            \RS_TDP36K_read_data[0]_output_0_16 ,
            \RS_TDP36K_read_data[0]_output_0_15 ,
            \RS_TDP36K_read_data[0]_output_0_14 ,
            \RS_TDP36K_read_data[0]_output_0_13 ,
            \RS_TDP36K_read_data[0]_output_0_12 ,
            \RS_TDP36K_read_data[0]_output_0_11 ,
            \RS_TDP36K_read_data[0]_output_0_10 ,
            \RS_TDP36K_read_data[0]_output_0_9 ,
            \RS_TDP36K_read_data[0]_output_0_8 ,
            \RS_TDP36K_read_data[0]_output_0_7 ,
            \RS_TDP36K_read_data[0]_output_0_6 ,
            \RS_TDP36K_read_data[0]_output_0_5 ,
            \RS_TDP36K_read_data[0]_output_0_4 ,
            \RS_TDP36K_read_data[0]_output_0_3 ,
            \RS_TDP36K_read_data[0]_output_0_2 ,
            \RS_TDP36K_read_data[0]_output_0_1 ,
            \RS_TDP36K_read_data[0]_output_0_0 
         }),
        .RDATA_A2({
            \RS_TDP36K_read_data[0]_output_1_17 ,
            \RS_TDP36K_read_data[0]_output_1_16 ,
            \RS_TDP36K_read_data[0]_output_1_15 ,
            \RS_TDP36K_read_data[0]_output_1_14 ,
            \RS_TDP36K_read_data[0]_output_1_13 ,
            \RS_TDP36K_read_data[0]_output_1_12 ,
            \RS_TDP36K_read_data[0]_output_1_11 ,
            \RS_TDP36K_read_data[0]_output_1_10 ,
            \RS_TDP36K_read_data[0]_output_1_9 ,
            \RS_TDP36K_read_data[0]_output_1_8 ,
            \RS_TDP36K_read_data[0]_output_1_7 ,
            \RS_TDP36K_read_data[0]_output_1_6 ,
            \RS_TDP36K_read_data[0]_output_1_5 ,
            \RS_TDP36K_read_data[0]_output_1_4 ,
            \RS_TDP36K_read_data[0]_output_1_3 ,
            \RS_TDP36K_read_data[0]_output_1_2 ,
            \RS_TDP36K_read_data[0]_output_1_1 ,
            \RS_TDP36K_read_data[0]_output_1_0 
         }),
        .RDATA_B1(),
        .RDATA_B2()
    );

    dffre #(
    ) \dffre_ram.tdpram_core.waddr_i[4]  (
        .C(\dffre_ram.tdpram_core.waddr_i[4]_clock_0_0 ),
        .D(\dffre_ram.tdpram_core.waddr_i[4]_input_0_0 ),
        .E(\dffre_ram.tdpram_core.waddr_i[4]_input_2_0 ),
        .R(\dffre_ram.tdpram_core.waddr_i[4]_input_1_0 ),
        .Q(\dffre_ram.tdpram_core.waddr_i[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_write_address_after[0]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_write_address_after[0]_input_0_0 
         }),
        .out(\lut_write_address_after[0]_output_0_0 )
    );

    dffre #(
    ) \dffre_ram.tdpram_core.waddr_i[0]  (
        .C(\dffre_ram.tdpram_core.waddr_i[0]_clock_0_0 ),
        .D(\dffre_ram.tdpram_core.waddr_i[0]_input_0_0 ),
        .E(\dffre_ram.tdpram_core.waddr_i[0]_input_2_0 ),
        .R(\dffre_ram.tdpram_core.waddr_i[0]_input_1_0 ),
        .Q(\dffre_ram.tdpram_core.waddr_i[0]_output_0_0 )
    );

    dffre #(
    ) \dffre_ram.tdpram_core.waddr_i[5]  (
        .C(\dffre_ram.tdpram_core.waddr_i[5]_clock_0_0 ),
        .D(\dffre_ram.tdpram_core.waddr_i[5]_input_0_0 ),
        .E(\dffre_ram.tdpram_core.waddr_i[5]_input_2_0 ),
        .R(\dffre_ram.tdpram_core.waddr_i[5]_input_1_0 ),
        .Q(\dffre_ram.tdpram_core.waddr_i[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001000010000000000000000)
    ) \lut__198_  (
        .in({
            \lut__198__input_0_4 ,
            \lut__198__input_0_3 ,
            \lut__198__input_0_2 ,
            \lut__198__input_0_1 ,
            \lut__198__input_0_0 
         }),
        .out(\lut__198__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000001000000100000001000000001000001001000000000000000000001001)
    ) \lut__196_  (
        .in({
            \lut__196__input_0_5 ,
            \lut__196__input_0_4 ,
            \lut__196__input_0_3 ,
            \lut__196__input_0_2 ,
            \lut__196__input_0_1 ,
            \lut__196__input_0_0 
         }),
        .out(\lut__196__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111100011110000111100001111000011110000111100001111000011110000)
    ) \lut_write_address_after[5]  (
        .in({
            \lut_write_address_after[5]_input_0_5 ,
            \lut_write_address_after[5]_input_0_4 ,
            \lut_write_address_after[5]_input_0_3 ,
            \lut_write_address_after[5]_input_0_2 ,
            \lut_write_address_after[5]_input_0_1 ,
            \lut_write_address_after[5]_input_0_0 
         }),
        .out(\lut_write_address_after[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000010)
    ) \lut_write_address_after[1]  (
        .in({
            \lut_write_address_after[1]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut_write_address_after[1]_input_0_0 
         }),
        .out(\lut_write_address_after[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01111111100000001111111100000000)
    ) \lut_write_address_after[4]  (
        .in({
            \lut_write_address_after[4]_input_0_4 ,
            \lut_write_address_after[4]_input_0_3 ,
            \lut_write_address_after[4]_input_0_2 ,
            \lut_write_address_after[4]_input_0_1 ,
            \lut_write_address_after[4]_input_0_0 
         }),
        .out(\lut_write_address_after[4]_output_0_0 )
    );

    dffre #(
    ) \dffre_full  (
        .C(\dffre_full_clock_0_0 ),
        .D(\dffre_full_input_0_0 ),
        .E(\dffre_full_input_2_0 ),
        .R(\dffre_full_input_1_0 ),
        .Q(\dffre_full_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010000000101010101010101)
    ) \lut__018_  (
        .in({
            \lut__018__input_0_4 ,
            \lut__018__input_0_3 ,
            \lut__018__input_0_2 ,
            \lut__018__input_0_1 ,
            1'b0
         }),
        .out(\lut__018__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut__193_  (
        .in({
            \lut__193__input_0_5 ,
            \lut__193__input_0_4 ,
            \lut__193__input_0_3 ,
            \lut__193__input_0_2 ,
            \lut__193__input_0_1 ,
            \lut__193__input_0_0 
         }),
        .out(\lut__193__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1011111011111111110101111111111111111111101111101111111111010111)
    ) \lut__197_  (
        .in({
            \lut__197__input_0_5 ,
            \lut__197__input_0_4 ,
            \lut__197__input_0_3 ,
            \lut__197__input_0_2 ,
            \lut__197__input_0_1 ,
            \lut__197__input_0_0 
         }),
        .out(\lut__197__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000011110111)
    ) \lut_full_next  (
        .in({
            1'b0,
            1'b0,
            \lut_full_next_input_0_2 ,
            \lut_full_next_input_0_1 ,
            \lut_full_next_input_0_0 
         }),
        .out(\lut_full_next_output_0_0 )
    );

    dffre #(
    ) \dffre__066_  (
        .C(\dffre__066__clock_0_0 ),
        .D(\dffre__066__input_0_0 ),
        .E(\dffre__066__input_2_0 ),
        .R(\dffre__066__input_1_0 ),
        .Q(\dffre__066__output_0_0 )
    );

    dffre #(
    ) \dffre_ram.raddr_i[4]  (
        .C(\dffre_ram.raddr_i[4]_clock_0_0 ),
        .D(\dffre_ram.raddr_i[4]_input_0_0 ),
        .E(\dffre_ram.raddr_i[4]_input_2_0 ),
        .R(\dffre_ram.raddr_i[4]_input_1_0 ),
        .Q(\dffre_ram.raddr_i[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_empty  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_empty_input_0_0 
         }),
        .out(\lut_empty_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut__194_  (
        .in({
            \lut__194__input_0_5 ,
            \lut__194__input_0_4 ,
            \lut__194__input_0_3 ,
            \lut__194__input_0_2 ,
            \lut__194__input_0_1 ,
            \lut__194__input_0_0 
         }),
        .out(\lut__194__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000110000000000000011000000000000001100000101010101110101)
    ) \lut__065_  (
        .in({
            \lut__065__input_0_5 ,
            \lut__065__input_0_4 ,
            \lut__065__input_0_3 ,
            \lut__065__input_0_2 ,
            \lut__065__input_0_1 ,
            \lut__065__input_0_0 
         }),
        .out(\lut__065__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000100)
    ) \lut_read_address_after[1]  (
        .in({
            \lut_read_address_after[1]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_read_address_after[1]_input_0_1 ,
            1'b0
         }),
        .out(\lut_read_address_after[1]_output_0_0 )
    );

    dffre #(
    ) \dffre_ram.raddr_i[1]  (
        .C(\dffre_ram.raddr_i[1]_clock_0_0 ),
        .D(\dffre_ram.raddr_i[1]_input_0_0 ),
        .E(\dffre_ram.raddr_i[1]_input_2_0 ),
        .R(\dffre_ram.raddr_i[1]_input_1_0 ),
        .Q(\dffre_ram.raddr_i[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010100010100000101000001010000)
    ) \lut_read_address_after[3]  (
        .in({
            \lut_read_address_after[3]_input_0_4 ,
            \lut_read_address_after[3]_input_0_3 ,
            \lut_read_address_after[3]_input_0_2 ,
            \lut_read_address_after[3]_input_0_1 ,
            1'b0
         }),
        .out(\lut_read_address_after[3]_output_0_0 )
    );

    dffre #(
    ) \dffre_ram.raddr_i[3]  (
        .C(\dffre_ram.raddr_i[3]_clock_0_0 ),
        .D(\dffre_ram.raddr_i[3]_input_0_0 ),
        .E(\dffre_ram.raddr_i[3]_input_2_0 ),
        .R(\dffre_ram.raddr_i[3]_input_1_0 ),
        .Q(\dffre_ram.raddr_i[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000001000000010100000000)
    ) \lut_read_address_after[2]  (
        .in({
            \lut_read_address_after[2]_input_0_4 ,
            \lut_read_address_after[2]_input_0_3 ,
            1'b0,
            \lut_read_address_after[2]_input_0_1 ,
            1'b0
         }),
        .out(\lut_read_address_after[2]_output_0_0 )
    );

    dffre #(
    ) \dffre_ram.raddr_i[2]  (
        .C(\dffre_ram.raddr_i[2]_clock_0_0 ),
        .D(\dffre_ram.raddr_i[2]_input_0_0 ),
        .E(\dffre_ram.raddr_i[2]_input_2_0 ),
        .R(\dffre_ram.raddr_i[2]_input_1_0 ),
        .Q(\dffre_ram.raddr_i[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01101010101010101010101010101010)
    ) \lut_read_address_after[4]  (
        .in({
            \lut_read_address_after[4]_input_0_4 ,
            \lut_read_address_after[4]_input_0_3 ,
            \lut_read_address_after[4]_input_0_2 ,
            \lut_read_address_after[4]_input_0_1 ,
            \lut_read_address_after[4]_input_0_0 
         }),
        .out(\lut_read_address_after[4]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111101111101111111111101011111110111111111110111110111111111110)
    ) \lut__202_  (
        .in({
            \lut__202__input_0_5 ,
            \lut__202__input_0_4 ,
            \lut__202__input_0_3 ,
            \lut__202__input_0_2 ,
            \lut__202__input_0_1 ,
            \lut__202__input_0_0 
         }),
        .out(\lut__202__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111001111111111111111101111110111111111111100111111110111111110)
    ) \lut__200_  (
        .in({
            \lut__200__input_0_5 ,
            \lut__200__input_0_4 ,
            \lut__200__input_0_3 ,
            \lut__200__input_0_2 ,
            \lut__200__input_0_1 ,
            \lut__200__input_0_0 
         }),
        .out(\lut__200__output_0_0 )
    );

    dffre #(
    ) \dffre_ram.tdpram_core.waddr_i[1]  (
        .C(\dffre_ram.tdpram_core.waddr_i[1]_clock_0_0 ),
        .D(\dffre_ram.tdpram_core.waddr_i[1]_input_0_0 ),
        .E(\dffre_ram.tdpram_core.waddr_i[1]_input_2_0 ),
        .R(\dffre_ram.tdpram_core.waddr_i[1]_input_1_0 ),
        .Q(\dffre_ram.tdpram_core.waddr_i[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010011001000000011001100000000)
    ) \lut_write_address_after[3]  (
        .in({
            \lut_write_address_after[3]_input_0_4 ,
            \lut_write_address_after[3]_input_0_3 ,
            \lut_write_address_after[3]_input_0_2 ,
            1'b0,
            \lut_write_address_after[3]_input_0_0 
         }),
        .out(\lut_write_address_after[3]_output_0_0 )
    );

    dffre #(
    ) \dffre_ram.tdpram_core.waddr_i[3]  (
        .C(\dffre_ram.tdpram_core.waddr_i[3]_clock_0_0 ),
        .D(\dffre_ram.tdpram_core.waddr_i[3]_input_0_0 ),
        .E(\dffre_ram.tdpram_core.waddr_i[3]_input_2_0 ),
        .R(\dffre_ram.tdpram_core.waddr_i[3]_input_1_0 ),
        .Q(\dffre_ram.tdpram_core.waddr_i[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut__203_  (
        .in({
            1'b0,
            \lut__203__input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut__203__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000111110010000000001101111)
    ) \lut__199_  (
        .in({
            \lut__199__input_0_4 ,
            1'b0,
            \lut__199__input_0_2 ,
            \lut__199__input_0_1 ,
            \lut__199__input_0_0 
         }),
        .out(\lut__199__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000010101000)
    ) \lut__009_  (
        .in({
            1'b0,
            1'b0,
            \lut__009__input_0_2 ,
            \lut__009__input_0_1 ,
            \lut__009__input_0_0 
         }),
        .out(\lut__009__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000010000000000000001100)
    ) \lut__000_  (
        .in({
            \lut__000__input_0_4 ,
            1'b0,
            1'b0,
            \lut__000__input_0_1 ,
            \lut__000__input_0_0 
         }),
        .out(\lut__000__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1011110111011011011011111111011000111111111100111100111111111100)
    ) \lut__195_  (
        .in({
            \lut__195__input_0_5 ,
            \lut__195__input_0_4 ,
            \lut__195__input_0_3 ,
            \lut__195__input_0_2 ,
            \lut__195__input_0_1 ,
            \lut__195__input_0_0 
         }),
        .out(\lut__195__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010010)
    ) \lut_read_address_after[6]  (
        .in({
            1'b0,
            1'b0,
            \lut_read_address_after[6]_input_0_2 ,
            1'b0,
            \lut_read_address_after[6]_input_0_0 
         }),
        .out(\lut_read_address_after[6]_output_0_0 )
    );

    dffre #(
    ) \dffre_ram.raddr_i[6]  (
        .C(\dffre_ram.raddr_i[6]_clock_0_0 ),
        .D(\dffre_ram.raddr_i[6]_input_0_0 ),
        .E(\dffre_ram.raddr_i[6]_input_2_0 ),
        .R(\dffre_ram.raddr_i[6]_input_1_0 ),
        .Q(\dffre_ram.raddr_i[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000001010000010000000000)
    ) \lut_write_address_after[7]  (
        .in({
            \lut_write_address_after[7]_input_0_4 ,
            \lut_write_address_after[7]_input_0_3 ,
            1'b0,
            \lut_write_address_after[7]_input_0_1 ,
            1'b0
         }),
        .out(\lut_write_address_after[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000101000000000001010000)
    ) \lut_read_address_after[7]  (
        .in({
            \lut_read_address_after[7]_input_0_4 ,
            1'b0,
            \lut_read_address_after[7]_input_0_2 ,
            \lut_read_address_after[7]_input_0_1 ,
            1'b0
         }),
        .out(\lut_read_address_after[7]_output_0_0 )
    );

    dffre #(
    ) \dffre_ram.raddr_i[7]  (
        .C(\dffre_ram.raddr_i[7]_clock_0_0 ),
        .D(\dffre_ram.raddr_i[7]_input_0_0 ),
        .E(\dffre_ram.raddr_i[7]_input_2_0 ),
        .R(\dffre_ram.raddr_i[7]_input_1_0 ),
        .Q(\dffre_ram.raddr_i[7]_output_0_0 )
    );

    dffre #(
    ) \dffre_ram.tdpram_core.waddr_i[7]  (
        .C(\dffre_ram.tdpram_core.waddr_i[7]_clock_0_0 ),
        .D(\dffre_ram.tdpram_core.waddr_i[7]_input_0_0 ),
        .E(\dffre_ram.tdpram_core.waddr_i[7]_input_2_0 ),
        .R(\dffre_ram.tdpram_core.waddr_i[7]_input_1_0 ),
        .Q(\dffre_ram.tdpram_core.waddr_i[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_read_address_after[0]  (
        .in({
            \lut_read_address_after[0]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_read_address_after[0]_output_0_0 )
    );

    dffre #(
    ) \dffre_ram.raddr_i[0]  (
        .C(\dffre_ram.raddr_i[0]_clock_0_0 ),
        .D(\dffre_ram.raddr_i[0]_input_0_0 ),
        .E(\dffre_ram.raddr_i[0]_input_2_0 ),
        .R(\dffre_ram.raddr_i[0]_input_1_0 ),
        .Q(\dffre_ram.raddr_i[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000011100001000)
    ) \lut_write_address_after[2]  (
        .in({
            1'b0,
            \lut_write_address_after[2]_input_0_3 ,
            1'b0,
            \lut_write_address_after[2]_input_0_1 ,
            \lut_write_address_after[2]_input_0_0 
         }),
        .out(\lut_write_address_after[2]_output_0_0 )
    );

    dffre #(
    ) \dffre_ram.tdpram_core.waddr_i[2]  (
        .C(\dffre_ram.tdpram_core.waddr_i[2]_clock_0_0 ),
        .D(\dffre_ram.tdpram_core.waddr_i[2]_input_0_0 ),
        .E(\dffre_ram.tdpram_core.waddr_i[2]_input_2_0 ),
        .R(\dffre_ram.tdpram_core.waddr_i[2]_input_1_0 ),
        .Q(\dffre_ram.tdpram_core.waddr_i[2]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1101111010110111010110101111111101111011110111101111111101011010)
    ) \lut__201_  (
        .in({
            \lut__201__input_0_5 ,
            \lut__201__input_0_4 ,
            \lut__201__input_0_3 ,
            \lut__201__input_0_2 ,
            \lut__201__input_0_1 ,
            \lut__201__input_0_0 
         }),
        .out(\lut__201__output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_addr_755[4]  (
        .C(\dffre_emulate_read_first_new_addr_755[4]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_addr_755[4]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_addr_755[4]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_addr_755[4]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_addr_755[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_addr_755[6]  (
        .C(\dffre_emulate_read_first_new_addr_755[6]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_addr_755[6]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_addr_755[6]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_addr_755[6]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_addr_755[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000100)
    ) \lut_write_address_after[6]  (
        .in({
            \lut_write_address_after[6]_input_0_4 ,
            1'b0,
            1'b0,
            \lut_write_address_after[6]_input_0_1 ,
            1'b0
         }),
        .out(\lut_write_address_after[6]_output_0_0 )
    );

    dffre #(
    ) \dffre_ram.tdpram_core.waddr_i[6]  (
        .C(\dffre_ram.tdpram_core.waddr_i[6]_clock_0_0 ),
        .D(\dffre_ram.tdpram_core.waddr_i[6]_input_0_0 ),
        .E(\dffre_ram.tdpram_core.waddr_i[6]_input_2_0 ),
        .R(\dffre_ram.tdpram_core.waddr_i[6]_input_1_0 ),
        .Q(\dffre_ram.tdpram_core.waddr_i[6]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[27]  (
        .C(\dffre_emulate_read_first_new_data_754[27]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[27]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[27]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[27]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[27]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111111111111100000000000000011111111111111110000000000000000)
    ) \lut_read_address_after[5]  (
        .in({
            \lut_read_address_after[5]_input_0_5 ,
            \lut_read_address_after[5]_input_0_4 ,
            \lut_read_address_after[5]_input_0_3 ,
            \lut_read_address_after[5]_input_0_2 ,
            \lut_read_address_after[5]_input_0_1 ,
            \lut_read_address_after[5]_input_0_0 
         }),
        .out(\lut_read_address_after[5]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[29]  (
        .C(\dffre_emulate_read_first_new_data_754[29]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[29]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[29]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[29]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[29]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[28]  (
        .C(\dffre_emulate_read_first_new_data_754[28]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[28]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[28]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[28]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[28]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_addr_755[5]  (
        .C(\dffre_emulate_read_first_new_addr_755[5]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_addr_755[5]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_addr_755[5]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_addr_755[5]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_addr_755[5]_output_0_0 )
    );

    dffre #(
    ) \dffre_ram.raddr_i[5]  (
        .C(\dffre_ram.raddr_i[5]_clock_0_0 ),
        .D(\dffre_ram.raddr_i[5]_input_0_0 ),
        .E(\dffre_ram.raddr_i[5]_input_2_0 ),
        .R(\dffre_ram.raddr_i[5]_input_1_0 ),
        .Q(\dffre_ram.raddr_i[5]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_addr_755[7]  (
        .C(\dffre_emulate_read_first_new_addr_755[7]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_addr_755[7]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_addr_755[7]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_addr_755[7]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_addr_755[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$false  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$false_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[34]  (
        .C(\dffre_emulate_read_first_new_data_754[34]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[34]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[34]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[34]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[34]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[0]  (
        .C(\dffre_emulate_read_first_new_data_754[0]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[0]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[0]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[0]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[0]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_en_756[0]  (
        .C(\dffre_emulate_read_first_new_en_756[0]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_en_756[0]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_en_756[0]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_en_756[0]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_en_756[0]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_addr_755[2]  (
        .C(\dffre_emulate_read_first_new_addr_755[2]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_addr_755[2]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_addr_755[2]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_addr_755[2]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_addr_755[2]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[24]  (
        .C(\dffre_emulate_read_first_new_data_754[24]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[24]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[24]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[24]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[24]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[23]  (
        .C(\dffre_emulate_read_first_new_data_754[23]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[23]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[23]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[23]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[23]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[5]  (
        .C(\dffre_emulate_read_first_new_data_754[5]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[5]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[5]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[5]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[5]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[32]  (
        .C(\dffre_emulate_read_first_new_data_754[32]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[32]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[32]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[32]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[32]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[22]  (
        .C(\dffre_emulate_read_first_new_data_754[22]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[22]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[22]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[22]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[22]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[15]  (
        .C(\dffre_emulate_read_first_new_data_754[15]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[15]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[15]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[15]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[15]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[30]  (
        .C(\dffre_emulate_read_first_new_data_754[30]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[30]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[30]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[30]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[30]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[26]  (
        .C(\dffre_emulate_read_first_new_data_754[26]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[26]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[26]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[26]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[26]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[35]  (
        .C(\dffre_emulate_read_first_new_data_754[35]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[35]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[35]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[35]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[35]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[33]  (
        .C(\dffre_emulate_read_first_new_data_754[33]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[33]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[33]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[33]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[33]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[31]  (
        .C(\dffre_emulate_read_first_new_data_754[31]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[31]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[31]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[31]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[31]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[25]  (
        .C(\dffre_emulate_read_first_new_data_754[25]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[25]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[25]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[25]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[25]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[11]  (
        .C(\dffre_emulate_read_first_new_data_754[11]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[11]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[11]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[11]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[11]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_addr_755[3]  (
        .C(\dffre_emulate_read_first_new_addr_755[3]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_addr_755[3]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_addr_755[3]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_addr_755[3]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_addr_755[3]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[14]  (
        .C(\dffre_emulate_read_first_new_data_754[14]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[14]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[14]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[14]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[14]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[12]  (
        .C(\dffre_emulate_read_first_new_data_754[12]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[12]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[12]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[12]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[12]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[20]  (
        .C(\dffre_emulate_read_first_new_data_754[20]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[20]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[20]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[20]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[20]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[19]  (
        .C(\dffre_emulate_read_first_new_data_754[19]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[19]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[19]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[19]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[19]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[13]  (
        .C(\dffre_emulate_read_first_new_data_754[13]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[13]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[13]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[13]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[13]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[9]  (
        .C(\dffre_emulate_read_first_new_data_754[9]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[9]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[9]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[9]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[9]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_addr_755[0]  (
        .C(\dffre_emulate_read_first_new_addr_755[0]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_addr_755[0]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_addr_755[0]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_addr_755[0]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_addr_755[0]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[8]  (
        .C(\dffre_emulate_read_first_new_data_754[8]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[8]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[8]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[8]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[8]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[17]  (
        .C(\dffre_emulate_read_first_new_data_754[17]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[17]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[17]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[17]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[17]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_addr_755[1]  (
        .C(\dffre_emulate_read_first_new_addr_755[1]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_addr_755[1]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_addr_755[1]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_addr_755[1]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_addr_755[1]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[16]  (
        .C(\dffre_emulate_read_first_new_data_754[16]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[16]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[16]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[16]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[16]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[21]  (
        .C(\dffre_emulate_read_first_new_data_754[21]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[21]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[21]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[21]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[21]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[10]  (
        .C(\dffre_emulate_read_first_new_data_754[10]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[10]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[10]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[10]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[10]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[18]  (
        .C(\dffre_emulate_read_first_new_data_754[18]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[18]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[18]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[18]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[18]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[7]  (
        .C(\dffre_emulate_read_first_new_data_754[7]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[7]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[7]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[7]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[7]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[3]  (
        .C(\dffre_emulate_read_first_new_data_754[3]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[3]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[3]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[3]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[3]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[4]  (
        .C(\dffre_emulate_read_first_new_data_754[4]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[4]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[4]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[4]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[4]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[1]  (
        .C(\dffre_emulate_read_first_new_data_754[1]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[1]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[1]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[1]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[1]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[6]  (
        .C(\dffre_emulate_read_first_new_data_754[6]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[6]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[6]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[6]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[6]_output_0_0 )
    );

    dffre #(
    ) \dffre_emulate_read_first_new_data_754[2]  (
        .C(\dffre_emulate_read_first_new_data_754[2]_clock_0_0 ),
        .D(\dffre_emulate_read_first_new_data_754[2]_input_0_0 ),
        .E(\dffre_emulate_read_first_new_data_754[2]_input_2_0 ),
        .R(\dffre_emulate_read_first_new_data_754[2]_input_1_0 ),
        .Q(\dffre_emulate_read_first_new_data_754[2]_output_0_0 )
    );


endmodule
