module wideexpr_00617(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (+($signed(s2)))+(($signed(4'sb0010))-((ctrl[3]?(ctrl[1]?s4:$signed($signed(u7))):$signed(($signed(5'sb01011))+((6'sb000011)!=(s2))))));
  assign y1 = -({3{1'sb0}});
  assign y2 = $signed($signed({({3{s0}})+(({1{(1'b0)<<<(4'sb1011)}})-(u1)),{((~^(5'sb10001))<<((ctrl[5]?s7:s1)))>>>(((4'sb0000)^~(s7))<<(~(s5)))}}));
  assign y3 = (ctrl[1]?|(5'sb01100):{2{4'sb0101}});
  assign y4 = $unsigned((((ctrl[0]?({3{-(6'b001001)}})<<(5'sb00011):(((ctrl[3]?s6:1'sb0))>(2'sb00))^~(|((4'sb0101)<<(u1)))))<=(6'b000001))<<(6'sb100110));
  assign y5 = $signed(($signed(~^(-((s1)|(((6'sb010011)<<((ctrl[7]?2'sb11:s1)))>>>(1'b1))))))|(-(~(($signed((-((ctrl[7]?1'sb0:1'sb0)))>>>($signed(s3))))^~({u7})))));
  assign y6 = $signed({$signed(((ctrl[0]?4'sb1010:s1))<<({4{s1}})),(1'sb1)<<(u0)});
  assign y7 = s3;
endmodule
