<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>About | Khandaker Shams Arefin</title>
  <link rel="stylesheet" href="style.css">
</head>
<body>
  <!-- Navigation -->
  <header>
    <div class="container">
      <nav>
        <div class="logo">K. S. Arefin</div>
        <div>
          <a href="index.html">Home</a>
          <a href="about.html">About</a>
          <a href="research.html">Research</a>
          <a href="publications.html">Publications</a>
          <a href="cv.html">CV</a>
          <a href="contact.html">Contact</a>
        </div>
      </nav>
    </div>
  </header>

  <section>
    <div class="container">
      <h2>About Me</h2>
      <div class="profile">
        <img src="cfac030d-e59e-423d-9efd-809c4f600333.png" alt="Profile picture placeholder">
        <div class="profile-content">
          <p>
            I am Khandaker Shams Arefin, an engineer specializing in VLSI and
            memory layout design. My career began at Ulkasemi Pvt. Ltd., where I
            contributed to the development of standard cell libraries and memory
            layouts across technologies such as 12LP, 12LPP and 90SW‑SOI. As an
            assistant engineer I led the submission of a full standard‑cell
            library for GlobalFoundries’ 90SW‑SOI process, including critical
            components like flip‑flops, adders and multiplexers. Today, I work
            on cutting‑edge MRAM and MicroLED projects.
          </p>
          <p>
            My professional expertise spans layout design, from basic standard
            cells through complex hierarchical blocks and chip‑top floor plans.
            I have hands‑on experience debugging LVS, DRC, ERC, antenna and IR
            issues, and am comfortable shielding critical nets and matching
            devices for optimal performance. In addition to my design work I
            mentor trainee engineers, providing guidance on best practices and
            design methodologies.
          </p>
          <p>
            Outside of work I love exploring the intersection of AI and
            hardware. I’m currently developing a general‑purpose ANN
            accelerator for microcontrollers and working on more efficient
            floating‑point arithmetic units. I hold a Bachelor of Science in
            Electrical and Electronic Engineering from Ahsanullah University of
            Science and Technology in Dhaka. I’m now preparing for graduate
            study and seeking PhD opportunities where I can contribute my
            hardware design skills and learn from leading researchers.
          </p>
        </div>
      </div>

      <h3>Professional Experience</h3>
      <ul>
        <li><strong>Engineer, Standard Cell &amp; Memory Layout (CSD), Ulkasemi Pvt. Ltd.</strong> (Jan 2024 – present) – working on MRAM projects in GlobalFoundries 12LPP.</li>
        <li><strong>Assistant Engineer, Memory Layout (CSD), Ulkasemi Pvt. Ltd.</strong> (Nov 2022 – Dec 2023) – delivered a complete standard cell library for GlobalFoundries 90SW‑SOI, including SDFF, DFF, adders and multiplexers.</li>
        <li><strong>Trainee Engineer, CSD, Ulkasemi Pvt. Ltd.</strong> (Aug 2022 – Oct 2022) – performed layout compaction for MicroLED projects (22FDXPLUS &amp; 28SLPe) and designed blocks for a WSLM IP including column multiplexers, decoders and drivers.</li>
      </ul>

      <h3>Professional Expertise</h3>
      <ul>
        <li>Extensive layout experience across GF technologies (12LP, 12LPP, 22FDX, 22FDXPLUS, 28FDX, 55BCD, 90SW‑SOI).</li>
        <li>Design and integration from individual standard cells to hierarchical blocks and full chip floor plans.</li>
        <li>Debugging LVS, DRC, ERC, antenna, EM and IR issues; critical net and device shielding.</li>
        <li>Mentoring and training junior engineers.</li>
      </ul>

      <h3>Education</h3>
      <p><strong>B.Sc. in Electrical and Electronic Engineering (EEE)</strong><br>
         Ahsanullah University of Science and Technology (AUST), Dhaka — Nov 2016 – Jun 2022<br>
         CGPA: 2.8/4.0
      </p>

      <h3>Technical Skills</h3>
      <ul>
        <li><strong>Programming:</strong> Python, C++, Verilog HDL, SystemVerilog, MATLAB, HTML5, Skill.</li>
        <li><strong>Layout Design:</strong> Cadence Virtuoso Layout Editor.</li>
        <li><strong>Schematic &amp; Simulation:</strong> Cadence Virtuoso Schematic Editor, Proteus, LTspice, Pspice, ModelSim, Quartus II.</li>
        <li><strong>Embedded Systems:</strong> Arduino, STM32, ESP32, Raspberry Pi Pico, FPGA.</li>
      </ul>

      <h3>Awards &amp; Leadership</h3>
      <ul>
        <li>2nd place – Educative Tutorial Competition 2020 (BRACU Student Branch).</li>
        <li>Education Board Scholarship recipient.</li>
        <li>General Member and Program Coordinator – IEEE AUST Student Branch.</li>
        <li>Vice President – Government Science College Science Club.</li>
        <li>Team Leader (Solid Engine &amp; Design) – AUST Rocketry.</li>
      </ul>
    </div>
  </section>

  <footer class="footer">
    <div class="container">
      <p>&copy; 2025 Khandaker Shams Arefin. All rights reserved.</p>
    </div>
  </footer>
</body>
</html>