{
  "projectId": 1907,
  "stationId": 5154,
  "problemBankId": 1056,
  "problemBankCreatedBy": "kranthi.kumar@pilani.bits-pilani.ac.in",
  "stationCreatedBy": "planning@bits.com",
  "stationCreatedStudentName": null,
  "isStationCreatedByStudent": false,
  "title": "Co-op Engineer – CPU Verification Engineer – CPU Performance",
  "description": "<p>The AMD Cores design &amp; verification group develops high-end, next generation</p><p>CPU’s that power different AMD SoC’s which are eventually set to change the course of how</p><p>computing is visualized. The engineering teams are distributed across US and India. The CPU</p><p>verification team in India is one of AMD India’s first teams &amp; involved in contributing to the</p><p>tape out of numerous AMD systems. As part of the CPU Design Verification team, our team</p><p>will be responsible for the maintainability &amp; scalability of RTL &amp; testbench environment that</p><p>is used for development &amp; verification of the design. As always, the team is dedicated to</p><p>come up with innovative solution to overcome new challenges related to specific project</p><p>requirements and time-to-market.</p><p><br></p><p>KEY RESPONSIBILITIES</p><p>• Will work with different stake holders in getting a thorough understanding of high</p><p>level feature/s &amp; get clarification(if any). Also evaluate cross-feature dependencies.</p><p>• After feature understanding, populate high level testplan that details out how we</p><p>plan(Stimulus, debug, coverage) to verify the feature &amp; what we cover/don’t cover</p><p>as a part of the feature verification. Get it reviewed &amp; incorporate feedback.</p><p>• Develop directed/random test cases to target the feature bringup. Debug</p><p>fails(debug needs an understanding of computer architecture, micro-architecture &amp;</p><p>TB environment), file RTL/Verif bugs, fix testbench issues.</p><p>• Ensure feature health is stable &amp; in parallel work on evaluating stimulus coverage.</p><p>If needed, tweak/add stimulus as appropriate.</p><p>• If the feature demands, then develop SV checker &amp; SV coverpoints. All this while</p><p>learning &amp; understanding uarch is an integral part.</p><p>• Work on ensuring 100% FCOV that might involve developing new stimulus. Also</p><p>it might demand working with other feature owners to close on cross-feature</p><p>coverage.</p><p>• On a need basis, work on Post-Si bug recreation.</p><p><br></p><p>Skill sets:</p><p>• Good understanding about basics of computer architecture &amp; digital systems.</p><p>• Good understanding of Verilog, System Verilog, C++. Some knowledge of</p><p>shell/perl scripting is a plus.</p><p>• Understanding of assembly(x86) code.</p><p>• Understanding of Formal Verification methodology (with tools VSI-</p><p>FV/JASPER/IFV/IEV) is a plus.</p>",
  "pstypeId": 2,
  "batchId": 16,
  "semesterId": 1,
  "salutation": "Mr.",
  "mentorName": "Jayanta",
  "mentorEmailId": "",
  "mentorContactNumber": "",
  "discViewModels": [
    {
      "projectId": 1907,
      "projectDisciplineId": 3951,
      "projectDisciplineCodes": "A3,A7,AA,A8",
      "discCodesPerProject": "A3,A7,AA,A8",
      "graduationTypeIds": [
        1
      ],
      "anySingle": false,
      "anyDual": false,
      "anyEither": false,
      "anyHigher": false,
      "anyDegree": false
    }
  ],
  "projectDiscipline": [
    {
      "projectDisciplineId": 3951,
      "projectId": 1907,
      "degreeTypeId": 3,
      "firstDegree": 1,
      "higherDegree": 0,
      "cgpamin": 8,
      "cgpamax": 10,
      "freshRequirement": 1,
      "totalRequirement": 1,
      "maleRequirement": 0,
      "femaleRequirement": 0,
      "continuingStudent": 0,
      "disciplineCodes": "A3,A7,AA,A8",
      "graduationTypeIds": [
        1
      ],
      "degree": "Both",
      "continuingStudentCount": 0,
      "continuingStudentIds": null,
      "conditionalOffer": 0,
      "conditionalOfferCount": 0,
      "otherConstraint": 0,
      "otherConstraintCount": 0,
      "otherSuggestedStation": 0,
      "anyDualDegree": 1,
      "disciplineDetails": [
        {
          "projectDisciplineDetailId": 10035,
          "projectDisciplineId": 3951,
          "graduationTypeId": 1,
          "disciplineId": 3,
          "discipline2Id": null
        },
        {
          "projectDisciplineDetailId": 10036,
          "projectDisciplineId": 3951,
          "graduationTypeId": 1,
          "disciplineId": 12,
          "discipline2Id": null
        },
        {
          "projectDisciplineDetailId": 10037,
          "projectDisciplineId": 3951,
          "graduationTypeId": 1,
          "disciplineId": 14,
          "discipline2Id": null
        },
        {
          "projectDisciplineDetailId": 10038,
          "projectDisciplineId": 3951,
          "graduationTypeId": 1,
          "disciplineId": 13,
          "discipline2Id": null
        }
      ],
      "selectedContinuingStudentList": null,
      "conditionalOfferStudents": null
    }
  ],
  "projectElective": [],
  "projectFacility": [
    {
      "projectFacilityId": 1823,
      "projectId": 1907,
      "officeStartTime": "09:00:00",
      "officeEndTime": "18:00:00",
      "weekHolidays": "Saturday,Sunday",
      "ugstipend": 35000,
      "pgstipend": 0,
      "scholarship": 0,
      "currency": "INR",
      "subsidizedLunch": 2,
      "boysAccommodation": 0,
      "girlsAccommodation": 0,
      "accomodationAddress": "",
      "ta": 2,
      "da": 2,
      "conveyance": 2,
      "medical": 2,
      "travels": 2,
      "others": "",
      "boysAccomodationAddress1": "",
      "boysAccomodationAddress2": "",
      "boysAccomodationCity": null,
      "boysAccomodationState": null,
      "boysAccomodationCountry": null,
      "boysAccomodationPincode": "",
      "girlsAccomodationAddress1": "",
      "girlsAccomodationAddress2": "",
      "girlsAccomodationCity": null,
      "girlsAccomodationState": null,
      "girlsAccomodationCountry": null,
      "girlsAccomodationPincode": "",
      "createdBy": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "createdDate": "2024-05-20T16:22:17",
      "modifiedBy": "planning@bits.com",
      "modifiedDate": "2024-06-02T10:46:27",
      "girlsAccomodationOtherCityName": null,
      "boysAccomodationOtherCityName": null,
      "girlsAccomodationCityName": null,
      "boysAccomodationCityName": null
    }
  ],
  "projectSkill": [
    {
      "projectSkillId": 37689,
      "projectId": 1907,
      "skillId": 72
    },
    {
      "projectSkillId": 37690,
      "projectId": 1907,
      "skillId": 112
    },
    {
      "projectSkillId": 37691,
      "projectId": 1907,
      "skillId": 384
    },
    {
      "projectSkillId": 37692,
      "projectId": 1907,
      "skillId": 42
    },
    {
      "projectSkillId": 37693,
      "projectId": 1907,
      "skillId": 332
    },
    {
      "projectSkillId": 37694,
      "projectId": 1907,
      "skillId": 41
    },
    {
      "projectSkillId": 37695,
      "projectId": 1907,
      "skillId": 45
    }
  ],
  "projectAcademicDomain": [
    {
      "projectId": 1907,
      "projectDomainId": 2706,
      "academicDomainId": 28
    },
    {
      "projectId": 1907,
      "projectDomainId": 2707,
      "academicDomainId": 237
    }
  ],
  "projectSubjectAreaSpecifics": [],
  "projectAcademicSubDomain": [
    {
      "projectSubDomainId": 2480,
      "projectId": 1907,
      "academicSubDomainId": 420
    }
  ],
  "projectSubjectArea": [],
  "continuingStudents": null
}