LIBRARY	IEEE;
USE IEEE.std_logic_1164.all;

ENTITY seg7 IS
  PORT(
  ent: in std_logic_vector(3 downto 0);
  s: out std_logic_vector(0 to 6)
  );
end seg7;
architecture arq_seg7 of seg7 is
begin 
  with ent select
  
  s <= "0000001" when "0000",
       "1001111" when "0001",
       "0010010" when "0010",
       "0000110" when "0011",
       "1001100" when "0100",
       "0100100" when "0101",
       "0100000" when "0110",
       "0001111" when "0111",
       "0000000" when "1000",
       "0000100" when "1001",
       "1111110" when others;
       
end arq_seg7;