Checking out Encounter license ...
SOC_Encounter_GXL 8.1 license checkout succeeded.
This Encounter release has been compiled with OA version 22.04-p032.
sourcing /usr/Cadence/SOC/etc/fe/rdaDSL.tcl
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2008.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: First Encounter v08.10-p004_1 (32bit) 11/04/2008 14:34 (Linux 2.6)
@(#)CDS: NanoRoute v08.10-p008 NR081027-0018/USR58-UB (database version 2.30, 67.1.1) {superthreading v1.11}
@(#)CDS: CeltIC v08.10-p002_1 (32bit) 10/23/2008 22:04:14 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CTE v08.10-p016_1 (32bit) Oct 26 2008 15:11:51 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CPE v08.10-p009
--- Starting "First Encounter v08.10-p004_1" on Fri Oct 31 00:22:21 2025 (mem=62.2M) ---
--- Running on localhost.localdomain (x86_64 w/Linux 2.6.32-431.29.2.el6.x86_64) ---
This version was compiled on Tue Nov 4 14:34:21 PST 2008.
Set DBUPerIGU to 1000.
Set Default Mode Total Cap Scale Factor to 1.00
Set Detail Mode Total Cap Scale Factor to 1.00
Set Coupling Total Cap Scale Factor to 1.00
Set Total Res Scale Factor to 1.00
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD_INTERNAL> setUIVar rda_Input ui_topcell SYS_TOP
<CMD_INTERNAL> setUIVar rda_Input ui_netlist /home/ahesham/Projects/System_pnr/DFT/netlists/SYS_TOP.v
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,min /home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,max /home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_timelib /home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib
<CMD_INTERNAL> setUIVar rda_Input ui_leffile {/home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13fsg_7lm_tech.lef /home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13_m_macros.lef /home/ahesham/Projects/System_pnr/pnr/import/SYS_TOP_5.lef}
<CMD_INTERNAL> setUIVar rda_Input ui_captbl_file /home/ahesham/Projects/System_pnr/std_cells/captables/tsmc13fsg.capTbl
<CMD_INTERNAL> setUIVar rda_Input ui_timingcon_file /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc
<CMD_INTERNAL> setUIVar rda_Input ui_pwrnet VDD
<CMD_INTERNAL> setUIVar rda_Input ui_gndnet VSS
<CMD> commitConfig

Loading Lef file /home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13fsg_7lm_tech.lef...

Loading Lef file /home/ahesham/Projects/System_pnr/std_cells/lef/tsmc13_m_macros.lef...
Set DBUPerIGU to M2 pitch 820.
Initializing default via types and wire widths ...

Loading Lef file /home/ahesham/Projects/System_pnr/pnr/import/SYS_TOP_5.lef...
**WARN: (SOCLF-246):	The 'UNITS' attribute should be set
in the first lef file (technology lef). There is an attempt to set it
in subsequent lef files which will be ignored.
**WARN: (SOCLF-46):	Class CORE macro 'SYS_TOP' has no SITE statement defined.
Class CORE macros require a SITE statement. The SITE FE_CORE_0 was
created and will be used for this macro, using height 200.6000 that
matches the macro SIZE height, and width 0.4100 that matches the
m2 routing pitch. Define the site explicitly in the LEF file, to
this message in the future.

Power Planner/ViaGen version 8.1.45 promoted on 09/01/2008.
viaInitial starts at Fri Oct 31 00:23:17 2025
viaInitial ends at Fri Oct 31 00:23:17 2025
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/ahesham/Projects/System_pnr/DFT/netlists/SYS_TOP.v'
Inserting temporary buffers to remove assignment statements.
Non-leaf cell SYS_TOP will be treated as a leaf cell.

*** Memory Usage v0.144 (Current mem = 188.992M, initial mem = 62.238M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=189.0M) ***
Set top cell to SYS_TOP.
Reading max timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' 
Reading min timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' 
Reading max timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c' 
Reading min timing library '/home/ahesham/Projects/System_pnr/std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib' ...
No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
 read 618 cells in library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c' 
**WARN: (SOCSYC-2):	Timing is not defined for cell SYS_TOP.
*** End library_loading (cpu=0.11min, mem=90.9M, fe_cpu=0.25min, fe_mem=279.9M) ***
Starting recursive module instantiation check.
No recursion found.
*****NEW dbFlattenCell is used.
Flattening Cell SYS_TOP ...
*** Netlist is unique.
** info: there are 2533 modules.
** info: there are 1966 stdCell insts.

*** Memory Usage v0.144 (Current mem = 280.117M, initial mem = 62.238M) ***
CTE reading timing constraint file '/home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc' ...
**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Encounter setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'TX_CLOCK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc, Line 43).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'RX_CLOCK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc, Line 47).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc, Line 51).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File /home/ahesham/Projects/System_pnr/DFT/sdc/SYS_TOP.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=295.4M) ***
*info - Done with setDoAssign with 40 assigns removed and 0 assigns could not be removed.
Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX6M INVX5M INVX8M INVXLM
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
**WARN: (SOCDC-1159):	Invalid input transition time. The default 0.1ps input transition time will be used.
Set Input Pin Transition Delay as 0.1 ps.
Reading Capacitance Table File /home/ahesham/Projects/System_pnr/std_cells/captables/tsmc13fsg.capTbl ...
Cap Table was created using First Encounter 08.10-p004_1.
Process name: tsmc13fsg.
#WARNING (NRDB-21) The number of routing layer 7 in the database does not match with the value of 10 in the Extended Cap Table file.
<CMD> create_library_set -name min_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib"
<CMD> create_library_set -name max_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib"
<CMD> create_library_set -name typ_library -timing "../std_cells/libs/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.lib"
<CMD> create_constraint_mode -name func_mode -sdc_files {../DFT/sdc/SYS_TOP_func.sdc}
<CMD> create_constraint_mode -name scan_mode -sdc_files {../DFT/sdc/SYS_TOP_scan.sdc}
<CMD> create_constraint_mode -name capture_mode -sdc_files {../DFT/sdc/SYS_TOP_capture.sdc}
<CMD> create_rc_corner -name RCcorner -cap_table "../std_cells/captables/tsmc13fsg.capTbl"
<CMD> create_delay_corner -name min_corner -library_set min_library -rc_corner RCcorner
<CMD> create_delay_corner -name max_corner -library_set max_library -rc_corner RCcorner
<CMD> create_analysis_view -name setup1_analysis_view -delay_corner max_corner -constraint_mode func_mode
<CMD> create_analysis_view -name hold1_analysis_view  -delay_corner min_corner -constraint_mode func_mode
<CMD> create_analysis_view -name setup2_analysis_view -delay_corner max_corner -constraint_mode capture_mode
<CMD> create_analysis_view -name hold2_analysis_view  -delay_corner min_corner -constraint_mode capture_mode
<CMD> create_analysis_view -name setup3_analysis_view -delay_corner max_corner -constraint_mode scan_mode
<CMD> create_analysis_view -name hold3_analysis_view  -delay_corner min_corner -constraint_mode scan_mode
<CMD> set_analysis_view -setup {setup1_analysis_view setup2_analysis_view setup3_analysis_view } \
                  -hold { hold1_analysis_view hold2_analysis_view hold3_analysis_view}
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File ../std_cells/captables/tsmc13fsg.capTbl ...
Cap Table was created using First Encounter 08.10-p004_1.
Process name: tsmc13fsg.
#WARNING (NRDB-21) The number of routing layer 7 in the database does not match with the value of 10 in the Extended Cap Table file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 Analysis View: setup1_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: setup2_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: setup3_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold1_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold2_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
 Analysis View: hold3_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../std_cells/captables/tsmc13fsg.capTbl'
    RC-Corner Default Res. Factor      : 1
    RC-Corner Detail Res. Factor       : 1
    RC-Corner Default Cap. Factor      : 1
    RC-Corner Detail Cap. Factor       : 1
    RC-Corner Cross Cap. Factor        : 1
*Info: initialize multi-corner CTS.
CTE reading timing constraint file '../DFT/sdc/SYS_TOP_func.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'TX_CLOCK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 43).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'RX_CLOCK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 47).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 51).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_func.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_capture.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 9).

**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (EMS-27):	Message (SOCCTE-286) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (SOCCTE-289) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'TX_CLOCK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 43).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'RX_CLOCK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 47).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 51).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_capture.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_scan.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'TX_CLOCK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 43).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'RX_CLOCK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 47).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 51).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_scan.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_func.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'TX_CLOCK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 43).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'RX_CLOCK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 47).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_func.sdc, Line 51).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_func.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_capture.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'TX_CLOCK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 43).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'RX_CLOCK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 47).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_capture.sdc, Line 51).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_capture.sdc : Skipped unsupported command: set_units


CTE reading timing constraint file '../DFT/sdc/SYS_TOP_scan.sdc' ...
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 9).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'TX_CLOCK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 43).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'RX_CLOCK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 47).

**WARN: (TCLCMD-1068):	One or more of the target pins given with create_clock/create_generated_clock for clock 'ALU_CLK' are hierarchical pins. Tool has mapped these hierarchical pins to their respective flat pin(s). 'report_clocks -clocks' can be used to know the mapped flat pins for given clock. (File ../DFT/sdc/SYS_TOP_scan.sdc, Line 51).

INFO (CTE): read_dc_script finished with  4 WARNING
WARNING (CTE-25): Line: 8 of File ../DFT/sdc/SYS_TOP_scan.sdc : Skipped unsupported command: set_units


Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX2M BUFX32M BUFX3M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX1M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX32M CLKBUFX3M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX12M CLKINVX16M CLKINVX1M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX32M CLKINVX3M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX1M INVX20M INVX24M INVX2M INVX32M INVX3M INVX4M INVX5M INVX6M INVX8M INVXLM
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> floorPlan -d 240.47 200.47 6.0 6.0 6.0 6.0
Adjusting Core to Left to: 6.1500. Core to Bottom to: 6.1500.
<CMD> addRing -spacing_bottom 0.5 -width_left 1 -width_bottom 1 -width_top 1 -spacing_top 0.5 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL7 -width_right 1 -around core -jog_distance 0.205 -offset_bottom 0.205 -layer_top METAL5 -threshold 0.205 -offset_left 0.205 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.205 -offset_top 0.205 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6


The power planner created 8 wires.

<CMD> addRing -spacing_bottom 0.5 -width_left 1 -width_bottom 1 -width_top 1 -spacing_top 0.5 -layer_bottom METAL5 -center 1 -stacked_via_top_layer METAL7 -width_right 1 -around core -jog_distance 0.205 -offset_bottom 0.205 -layer_top METAL5 -threshold 0.205 -offset_left 0.205 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.205 -offset_top 0.205 -layer_right METAL6 -nets {VSS VDD } -stacked_via_bottom_layer METAL1 -layer_left METAL6



<CMD> windowSelect -3.997 206.049 14.283 186.137
<CMD> deselectAll
<CMD> zoomBox -11.178 206.375 16.242 185.484
<CMD> windowSelect 1.004 198.260 3.072 196.130
<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Oct 31 00:31:29 2025

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 200.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SO[4]: Found a geometry with bounding box (240.47,160.00) (240.67,160.20) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Oct 31 00:31:29 2025
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Oct 31 00:31:30 2025

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 200.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SO[4]: Found a geometry with bounding box (240.47,160.00) (240.67,160.20) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Oct 31 00:31:30 2025
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 303.8) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.1  MEM: 1.0M)

<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 303.8) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.0  MEM: 1.0M)

<CMD> saveFPlan /home/ahesham/Projects/System_pnr/pnr/SYS_TOP.fp
<CMD> addStripe -block_ring_top_layer_limit METAL7 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit METAL5 -set_to_set_distance 80 -stacked_via_top_layer METAL7 -padcore_ring_top_layer_limit METAL7 -spacing 0.5 -merge_stripes_value 0.205 -layer METAL6 -block_ring_bottom_layer_limit METAL5 -width 1 -nets {VSS VDD } -stacked_via_bottom_layer METAL1
**WARN: (SOCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
Stripe generation is complete.

The power planner created 6 wires.

<CMD> windowSelect -18.688 206.911 58.836 119.290
<CMD> zoomBox -11.847 204.631 38.315 143.720
<CMD> deselectAll
<CMD> selectWire 7.6500 1.8250 8.6500 197.8350 6 VDD
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 6.1500 3.3250 7.1500 196.3350 6 VSS
<CMD> deleteSelectedFromFPlan
<CMD> panCenter 76.751 208.539
<CMD> zoomBox 172.352 210.656 163.232 181.993
<CMD> selectWire 167.6500 1.8250 168.6500 197.8350 6 VDD
<CMD> deselectAll
<CMD> selectWire 237.5400 1.8250 238.5400 197.8350 6 VDD
<CMD> deselectAll
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { 1 6 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer 1 -allowLayerChange 1 -targetViaTopLayer 7 -crossoverViaTopLayer 7 -targetViaBottomLayer 1 -nets { VSS VDD }
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Fri Oct 31 00:40:25 2025 ***
Sroute/fcroute version 8.1.45 promoted on 09/01/2008.
SPECIAL ROUTE ran on directory: /home/ahesham/Projects/System_pnr/pnr
SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 2.6.32-431.29.2.el6.x86_64 x86_64 2.50Ghz)

Begin option processing ...
(from .sroute_6734.conf) srouteConnectPowerBump set to false
(from .sroute_6734.conf) routeSelectNet set to "VSS VDD"
(from .sroute_6734.conf) routeSpecial set to true
(from .sroute_6734.conf) srouteCrossoverViaTopLayer set to 7
(from .sroute_6734.conf) srouteFollowCorePinEnd set to 3
(from .sroute_6734.conf) srouteFollowPadPin set to true
(from .sroute_6734.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_6734.conf) sroutePadPinAllPorts set to true
(from .sroute_6734.conf) sroutePreserveExistingRoutes set to true
(from .sroute_6734.conf) srouteTopLayerLimit set to 6
(from .sroute_6734.conf) srouteTopTargetLayerLimit set to 7
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 484.00 megs.

Reading LEF technology information...
Reading floorplan and netlist information...
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
**WARN: (SOCSR-2508):	Illegal pin orientation. "N" is assumed.
Finished reading floorplan and netlist information.
   **WARN: CORE MACRO SYS_TOP has no site specification
   A total of 1 warning.
Read in 15 layers, 7 routing layers, 1 overlap layer
Read in 633 macros, 91 used
Read in 90 components
  90 core components: 90 unplaced, 0 placed, 0 fixed
Read in 21 physical pins
  21 physical pins: 0 unplaced, 0 placed, 21 fixed
Read in 21 nets
Read in 2 special nets, 2 routed
Read in 21 terminals
2 nets selected.

Begin power routing ...
**WARN: (SOCSR-554):	Top target layer is beyond top routing layer. Set top target layer to 6.
**WARN: (SOCSR-1253):	Net VDD does not have standard cells to be routed. Please check net list.
**WARN: (SOCSR-1254):	Net VDD does not have block pins to be routed. Please check net list.
**WARN: (SOCSR-1255):	Net VDD does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (SOCSR-1256):	Net VDD does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net VDD does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-1253):	Net VSS does not have standard cells to be routed. Please check net list.
**WARN: (SOCSR-1254):	Net VSS does not have block pins to be routed. Please check net list.
**WARN: (SOCSR-1255):	Net VSS does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (SOCSR-1256):	Net VSS does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net VSS does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VDD
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VDD
CPU time for FollowPin 0 seconds
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VSS
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VSS
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 132
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 66
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 494.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 21 io pins ...
 Updating DB with 64 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Fri Oct 31 00:40:26 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Fri Oct 31 00:40:26 2025

sroute post-processing starts at Fri Oct 31 00:40:26 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Fri Oct 31 00:40:26 2025


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 8.96 megs
sroute: Total Peak Memory used = 317.31 megs
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { 1 6 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer 1 -allowLayerChange 1 -targetViaTopLayer 7 -crossoverViaTopLayer 7 -targetViaBottomLayer 1 -nets { VSS VDD }
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Fri Oct 31 00:40:27 2025 ***
Sroute/fcroute version 8.1.45 promoted on 09/01/2008.
SPECIAL ROUTE ran on directory: /home/ahesham/Projects/System_pnr/pnr
SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 2.6.32-431.29.2.el6.x86_64 x86_64 2.50Ghz)

Begin option processing ...
(from .sroute_6734.conf) srouteConnectPowerBump set to false
(from .sroute_6734.conf) routeSelectNet set to "VSS VDD"
(from .sroute_6734.conf) routeSpecial set to true
(from .sroute_6734.conf) srouteCrossoverViaTopLayer set to 7
(from .sroute_6734.conf) srouteFollowCorePinEnd set to 3
(from .sroute_6734.conf) srouteFollowPadPin set to true
(from .sroute_6734.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_6734.conf) sroutePadPinAllPorts set to true
(from .sroute_6734.conf) sroutePreserveExistingRoutes set to true
(from .sroute_6734.conf) srouteTopLayerLimit set to 6
(from .sroute_6734.conf) srouteTopTargetLayerLimit set to 7
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 494.00 megs.

Reading LEF technology information...
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
   **WARN: CORE MACRO SYS_TOP has no site specification
   A total of 1 warning.
Read in 15 layers, 7 routing layers, 1 overlap layer
Read in 633 macros, 91 used
Read in 90 components
  90 core components: 90 unplaced, 0 placed, 0 fixed
Read in 21 physical pins
  21 physical pins: 0 unplaced, 0 placed, 21 fixed
Read in 21 nets
Read in 2 special nets, 2 routed
Read in 21 terminals
2 nets selected.

Begin power routing ...
**WARN: (SOCSR-554):	Top target layer is beyond top routing layer. Set top target layer to 6.
**WARN: (SOCSR-1253):	Net VDD does not have standard cells to be routed. Please check net list.
**WARN: (SOCSR-1254):	Net VDD does not have block pins to be routed. Please check net list.
**WARN: (SOCSR-1255):	Net VDD does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (SOCSR-1256):	Net VDD does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net VDD does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-1253):	Net VSS does not have standard cells to be routed. Please check net list.
**WARN: (SOCSR-1254):	Net VSS does not have block pins to be routed. Please check net list.
**WARN: (SOCSR-1255):	Net VSS does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (SOCSR-1256):	Net VSS does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net VSS does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VDD
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VDD
CPU time for FollowPin 0 seconds
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VSS
**WARN: (SOCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS VSS
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 494.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 21 io pins ...
 Updating DB with 64 via definition ...


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.05 megs
sroute: Total Peak Memory used = 317.36 megs
<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Oct 31 00:40:36 2025

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 200.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SI[4]: Found a geometry with bounding box (-0.10,30.10) (0.10,30.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Oct 31 00:40:36 2025
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Oct 31 00:40:37 2025

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 200.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SI[4]: Found a geometry with bounding box (-0.10,30.10) (0.10,30.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Oct 31 00:40:37 2025
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 317.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.1  MEM: 0.0M)

<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 317.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.0  MEM: 0.0M)

<CMD> saveFPlan /home/ahesham/Projects/System_pnr/pnr/SYS_TOP_floor.fp
<CMD> saveFPlan /home/ahesham/Projects/System_pnr/pnr/SYS_TOP.fp
<CMD> setDrawView ameba
<CMD> setDrawView ameba
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> selectWire 3.3250 3.3250 4.3250 196.3350 6 VSS
<CMD> deselectAll
<CMD> windowSelect -49.632 188.670 -22.596 157.726
<CMD> placeDesign -inPlaceOpt -prePlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 60 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
*** Starting "NanoPlace(TM) placement v0.845 (mem=317.4M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.8 mem=374.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:03.4 mem=389.4M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (SOCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
**WARN: (SOCCTE-286):	Library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c is not in the min library list.
**WARN: (SOCCTE-289):	set_driving_cell :  Use the cell in library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.
#std cell=1906 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=2033 #term=8491 #term/net=4.18, #fixedIo=0, #floatIo=0, #fixedPin=21, #floatPin=0
stdCell: 1906 single + 0 double + 0 multi
Total standard cell length = 9.7650 (mm), area = 0.0280 (mm^2)
Average module density = 0.659.
Density for the design = 0.659.
       = stdcell_area 23817 (28025 um^2) / alloc_area 36140 (42526 um^2).
Pin Density = 0.357.
            = total # of pins 8491 / total Instance area 23817.
Iteration  1: Total net bbox = 5.651e+03 (4.19e+03 1.46e+03)
              Est.  stn bbox = 5.651e+03 (4.19e+03 1.46e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 395.1M
Iteration  2: Total net bbox = 5.651e+03 (4.19e+03 1.46e+03)
              Est.  stn bbox = 5.651e+03 (4.19e+03 1.46e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 395.1M
Iteration  3: Total net bbox = 6.297e+03 (4.38e+03 1.92e+03)
              Est.  stn bbox = 6.297e+03 (4.38e+03 1.92e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 395.2M
Iteration  4: Total net bbox = 2.717e+04 (1.60e+04 1.12e+04)
              Est.  stn bbox = 2.717e+04 (1.60e+04 1.12e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 395.2M
Iteration  5: Total net bbox = 3.774e+04 (2.05e+04 1.73e+04)
              Est.  stn bbox = 3.774e+04 (2.05e+04 1.73e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 395.2M
Iteration  6: Total net bbox = 4.324e+04 (2.34e+04 1.99e+04)
              Est.  stn bbox = 4.324e+04 (2.34e+04 1.99e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 395.4M
Iteration  7: Total net bbox = 4.528e+04 (2.54e+04 1.98e+04)
              Est.  stn bbox = 5.876e+04 (3.27e+04 2.60e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 395.1M
Iteration  8: Total net bbox = 4.742e+04 (2.73e+04 2.01e+04)
              Est.  stn bbox = 6.091e+04 (3.46e+04 2.63e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 395.1M
Iteration  9: Total net bbox = 4.663e+04 (2.48e+04 2.19e+04)
              Est.  stn bbox = 4.663e+04 (2.48e+04 2.19e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 396.0M
Iteration 10: Total net bbox = 5.034e+04 (2.83e+04 2.20e+04)
              Est.  stn bbox = 6.400e+04 (3.56e+04 2.84e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 396.0M
Iteration 11: Total net bbox = 5.034e+04 (2.83e+04 2.20e+04)
              Est.  stn bbox = 6.400e+04 (3.56e+04 2.84e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 396.0M
Iteration 12: Total net bbox = 5.354e+04 (3.15e+04 2.20e+04)
              Est.  stn bbox = 6.743e+04 (3.91e+04 2.83e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 396.0M
*** cost = 5.354e+04 (3.15e+04 2.20e+04) (cpu for global=0:00:02.7) real=0:00:03.0***
Core Placement runtime cpu: 0:00:02.2 real: 0:00:02.0
Starting refinePlace ...
Placement tweakage begins.
wire length = 5.348e+04 = 3.143e+04 H + 2.205e+04 V
wire length = 4.773e+04 = 2.589e+04 H + 2.183e+04 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        29.11 um
  inst (U0_Register_File/U249) with max move: (102.09, 26.24) -> (78.72, 20.5)
  mean    (X+Y) =         5.40 um
Total instances flipped : 40
Total instances moved : 919
*** cpu=0:00:00.0   mem=395.3M  mem(used)=0.0M***
Total net length = 4.784e+04 (2.589e+04 2.194e+04) (ext = 2.572e+03)
*** End of Placement (cpu=0:00:06.8, real=0:00:07.0, mem=395.3M) ***
default core: bins with density >  0.75 = 19.6 % ( 11 / 56 )
*** Free Virtual Timing Model ...(mem=395.3M)
Starting IO pin assignment...
**WARN: (SOCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 395.3M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=395.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 400940)
coreBox:    (12300 12300) (468940 388940)
Number of multi-gpin terms=196, multi-gpins=393, moved blk term=0/142

Phase 1a route (0:00:00.0 395.3M):
Est net length = 6.212e+04um = 3.272e+04H + 2.940e+04V
Usage: (13.8%H 15.0%V) = (3.908e+04um 4.966e+04um) = (18964 17302)
Obstruct: 126 = 0 (0.0%H) + 126 (1.6%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
Number obstruct path=27 reroute=0

Phase 1b route (0:00:00.0 395.3M):
Usage: (13.8%H 15.0%V) = (3.905e+04um 4.970e+04um) = (18950 17318)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 395.3M):
Usage: (13.8%H 15.0%V) = (3.894e+04um 4.966e+04um) = (18894 17304)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 395.3M):
Usage: (13.8%H 15.0%V) = (3.894e+04um 4.966e+04um) = (18894 17304)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 395.3M):
Usage: (13.8%H 15.0%V) = (3.894e+04um 4.966e+04um) = (18894 17304)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (13.8%H 15.0%V) = (3.894e+04um 4.966e+04um) = (18894 17304)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.01%
  3:	0	 0.00%	1	 0.01%
  4:	1	 0.01%	10	 0.13%
  5:	2	 0.03%	24	 0.31%
  6:	7	 0.09%	62	 0.79%
  7:	9	 0.11%	77	 0.99%
  8:	24	 0.30%	124	 1.59%
  9:	55	 0.69%	320	 4.10%
 10:	132	 1.66%	505	 6.47%
 11:	220	 2.77%	884	11.32%
 12:	464	 5.85%	1406	18.00%
 13:	858	10.81%	1603	20.53%
 14:	1287	16.22%	1458	18.67%
 15:	1615	20.35%	1262	16.16%
 16:	1826	23.01%	27	 0.35%
 17:	919	11.58%	17	 0.22%
 18:	401	 5.05%	22	 0.28%
 20:	115	 1.45%	6	 0.08%


*** Memory Usage v0.144 (Current mem = 395.332M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.0 395.3M):


*** After '-updateRemainTrks' operation: 

Usage: (14.1%H 15.3%V) = (3.974e+04um 5.064e+04um) = (19282 17646)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.01%
  3:	0	 0.00%	2	 0.03%
  4:	1	 0.01%	10	 0.13%
  5:	3	 0.04%	32	 0.41%
  6:	6	 0.08%	67	 0.86%
  7:	13	 0.16%	89	 1.14%
  8:	26	 0.33%	129	 1.65%
  9:	70	 0.88%	326	 4.17%
 10:	133	 1.68%	494	 6.33%
 11:	221	 2.79%	876	11.22%
 12:	493	 6.21%	1412	18.08%
 13:	881	11.10%	1594	20.41%
 14:	1282	16.16%	1441	18.45%
 15:	1610	20.29%	1264	16.19%
 16:	1804	22.73%	27	 0.35%
 17:	882	11.12%	17	 0.22%
 18:	395	 4.98%	22	 0.28%
 20:	115	 1.45%	6	 0.08%



*** Completed Phase 1 route (0:00:00.1 395.3M) ***


Total length: 6.406e+04um, number of vias: 17271
M1(H) length: 2.112e+00um, number of vias: 8470
M2(V) length: 2.550e+04um, number of vias: 7784
M3(H) length: 2.944e+04um, number of vias: 847
M4(V) length: 6.091e+03um, number of vias: 162
M5(H) length: 2.893e+03um, number of vias: 8
M6(V) length: 1.415e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 395.3M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=395.3M) ***
Peak Memory Usage was 395.3M 
*** Finished trialRoute (cpu=0:00:00.1 mem=395.3M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 395.332M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.3M)
Number of Loop : 0
Start delay calculation (mem=395.332M)...
Delay calculation completed.
(0:00:00.1 395.332M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.3M)
Number of Loop : 0
Start delay calculation (mem=395.332M)...
Delay calculation completed.
(0:00:00.0 395.332M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.3M)
Number of Loop : 0
Start delay calculation (mem=395.332M)...
Delay calculation completed.
(0:00:00.1 395.332M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 395.3M) ***
*info: Start fixing DRV (Mem = 395.33M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (395.3M)
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 58 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=395.3M) ***
*info: There are 80 candidate Buffer cells
*info: There are 80 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.659020
Start fixing design rules ... (0:00:00.0 395.3M)
Done fixing design rule (0:00:01.1 395.3M)

Summary:
10 buffers added on 7 nets (with 29 drivers resized)

Density after buffering = 0.661649
*** Completed dpFixDRCViolation (0:00:01.2 395.3M)

*** Starting trialRoute (mem=395.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 400940)
coreBox:    (12300 12300) (468940 388940)
Number of multi-gpin terms=200, multi-gpins=401, moved blk term=0/142

Phase 1a route (0:00:00.0 395.3M):
Est net length = 6.210e+04um = 3.269e+04H + 2.940e+04V
Usage: (13.8%H 15.0%V) = (3.907e+04um 4.971e+04um) = (18956 17322)
Obstruct: 126 = 0 (0.0%H) + 126 (1.6%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
Number obstruct path=30 reroute=0

Phase 1b route (0:00:00.0 395.3M):
Usage: (13.8%H 15.0%V) = (3.902e+04um 4.977e+04um) = (18937 17340)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 395.3M):
Usage: (13.8%H 15.0%V) = (3.891e+04um 4.973e+04um) = (18884 17328)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 395.3M):
Usage: (13.8%H 15.0%V) = (3.891e+04um 4.973e+04um) = (18884 17328)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 395.3M):
Usage: (13.8%H 15.0%V) = (3.891e+04um 4.973e+04um) = (18884 17328)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (13.8%H 15.0%V) = (3.891e+04um 4.973e+04um) = (18884 17328)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.01%
  3:	0	 0.00%	1	 0.01%
  4:	1	 0.01%	12	 0.15%
  5:	2	 0.03%	26	 0.33%
  6:	6	 0.08%	59	 0.76%
  7:	9	 0.11%	75	 0.96%
  8:	22	 0.28%	131	 1.68%
  9:	55	 0.69%	314	 4.02%
 10:	130	 1.64%	510	 6.53%
 11:	231	 2.91%	876	11.22%
 12:	457	 5.76%	1406	18.00%
 13:	863	10.88%	1607	20.58%
 14:	1284	16.18%	1468	18.80%
 15:	1609	20.28%	1251	16.02%
 16:	1830	23.06%	28	 0.36%
 17:	919	11.58%	16	 0.20%
 18:	402	 5.07%	22	 0.28%
 20:	115	 1.45%	6	 0.08%

Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 395.332M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 395.3M):


*** After '-updateRemainTrks' operation: 

Usage: (14.0%H 15.3%V) = (3.969e+04um 5.067e+04um) = (19260 17654)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.01%
  3:	0	 0.00%	2	 0.03%
  4:	1	 0.01%	11	 0.14%
  5:	2	 0.03%	36	 0.46%
  6:	7	 0.09%	64	 0.82%
  7:	10	 0.13%	81	 1.04%
  8:	26	 0.33%	140	 1.79%
  9:	66	 0.83%	321	 4.11%
 10:	137	 1.73%	497	 6.36%
 11:	230	 2.90%	867	11.10%
 12:	488	 6.15%	1414	18.11%
 13:	882	11.12%	1594	20.41%
 14:	1279	16.12%	1456	18.65%
 15:	1603	20.20%	1253	16.05%
 16:	1808	22.79%	28	 0.36%
 17:	885	11.15%	16	 0.20%
 18:	396	 4.99%	22	 0.28%
 20:	115	 1.45%	6	 0.08%



*** Completed Phase 1 route (0:00:00.1 395.3M) ***


Total length: 6.409e+04um, number of vias: 17272
M1(H) length: 2.112e+00um, number of vias: 8490
M2(V) length: 2.555e+04um, number of vias: 7782
M3(H) length: 2.965e+04um, number of vias: 833
M4(V) length: 6.064e+03um, number of vias: 157
M5(H) length: 2.671e+03um, number of vias: 10
M6(V) length: 1.509e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 395.3M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=395.3M) ***
Peak Memory Usage was 395.3M 
*** Finished trialRoute (cpu=0:00:00.2 mem=395.3M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 395.332M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.3M)
Number of Loop : 0
Start delay calculation (mem=395.332M)...
Delay calculation completed.
(0:00:00.1 395.332M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.3M)
Number of Loop : 0
Start delay calculation (mem=395.332M)...
Delay calculation completed.
(0:00:00.1 395.332M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.3M)
Number of Loop : 0
Start delay calculation (mem=395.332M)...
Delay calculation completed.
(0:00:00.1 395.332M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 395.3M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    17
*info:   Prev Max tran violations:   821
*info:
*info: Completed fixing DRV (CPU Time = 0:00:02, Mem = 395.33M).
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 395.3M **
*** Starting optFanout (395.3M)
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 58 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=395.3M) ***
Start fixing timing ... (0:00:00.0 395.3M)

Start clock batches slack = -7.270ns
End batches slack = -6.100ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.3 395.3M)

Summary:
11 buffers added on 11 nets (with 7 drivers resized)

Density after buffering = 0.665938
*** Completed optFanout (0:00:00.3 395.3M)

*** Starting trialRoute (mem=395.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 400940)
coreBox:    (12300 12300) (468940 388940)
Number of multi-gpin terms=218, multi-gpins=439, moved blk term=0/142

Phase 1a route (0:00:00.0 395.3M):
Est net length = 6.209e+04um = 3.270e+04H + 2.939e+04V
Usage: (13.8%H 15.0%V) = (3.907e+04um 4.976e+04um) = (18959 17338)
Obstruct: 126 = 0 (0.0%H) + 126 (1.6%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
Number obstruct path=30 reroute=0

Phase 1b route (0:00:00.0 395.3M):
Usage: (13.8%H 15.0%V) = (3.903e+04um 4.981e+04um) = (18939 17355)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 395.3M):
Usage: (13.8%H 15.0%V) = (3.892e+04um 4.978e+04um) = (18886 17344)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 395.3M):
Usage: (13.8%H 15.0%V) = (3.892e+04um 4.978e+04um) = (18886 17344)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 395.3M):
Usage: (13.8%H 15.0%V) = (3.892e+04um 4.978e+04um) = (18886 17344)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (13.8%H 15.0%V) = (3.892e+04um 4.978e+04um) = (18886 17344)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.01%
  3:	0	 0.00%	1	 0.01%
  4:	1	 0.01%	11	 0.14%
  5:	2	 0.03%	26	 0.33%
  6:	6	 0.08%	57	 0.73%
  7:	9	 0.11%	72	 0.92%
  8:	22	 0.28%	134	 1.72%
  9:	54	 0.68%	314	 4.02%
 10:	130	 1.64%	518	 6.63%
 11:	232	 2.92%	884	11.32%
 12:	451	 5.68%	1401	17.94%
 13:	869	10.95%	1605	20.55%
 14:	1285	16.19%	1463	18.73%
 15:	1616	20.37%	1250	16.01%
 16:	1818	22.91%	28	 0.36%
 17:	928	11.70%	16	 0.20%
 18:	397	 5.00%	22	 0.28%
 20:	115	 1.45%	6	 0.08%

Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 395.332M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 395.3M):


*** After '-updateRemainTrks' operation: 

Usage: (14.0%H 15.3%V) = (3.970e+04um 5.068e+04um) = (19261 17659)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.01%
  3:	0	 0.00%	2	 0.03%
  4:	1	 0.01%	11	 0.14%
  5:	2	 0.03%	36	 0.46%
  6:	7	 0.09%	59	 0.76%
  7:	10	 0.13%	82	 1.05%
  8:	26	 0.33%	138	 1.77%
  9:	66	 0.83%	324	 4.15%
 10:	136	 1.71%	500	 6.40%
 11:	230	 2.90%	876	11.22%
 12:	483	 6.09%	1412	18.08%
 13:	887	11.18%	1592	20.39%
 14:	1281	16.14%	1452	18.59%
 15:	1610	20.29%	1252	16.03%
 16:	1796	22.63%	28	 0.36%
 17:	894	11.27%	16	 0.20%
 18:	391	 4.93%	22	 0.28%
 20:	115	 1.45%	6	 0.08%



*** Completed Phase 1 route (0:00:00.1 395.3M) ***


Total length: 6.408e+04um, number of vias: 17290
M1(H) length: 2.112e+00um, number of vias: 8512
M2(V) length: 2.557e+04um, number of vias: 7782
M3(H) length: 2.971e+04um, number of vias: 833
M4(V) length: 6.048e+03um, number of vias: 155
M5(H) length: 2.624e+03um, number of vias: 8
M6(V) length: 1.316e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.1 395.3M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=395.3M) ***
Peak Memory Usage was 395.3M 
*** Finished trialRoute (cpu=0:00:00.2 mem=395.3M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 395.332M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.3M)
Number of Loop : 0
Start delay calculation (mem=395.332M)...
Delay calculation completed.
(0:00:00.1 395.332M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.3M)
Number of Loop : 0
Start delay calculation (mem=395.332M)...
Delay calculation completed.
(0:00:00.1 395.332M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.3M)
Number of Loop : 0
Start delay calculation (mem=395.332M)...
Delay calculation completed.
(0:00:00.1 395.332M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 395.3M) ***
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 395.3M **
*** Timing NOT met, worst failing slack is -6.707
*** Check timing (0:00:00.1)
************ Recovering area ***************
Info: 12 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 66.594% **

*** starting 1-st reclaim pass: 1513 instances 
*** starting 2-nd reclaim pass: 255 instances 
*** starting 3-rd reclaim pass: 79 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 16 Downsize = 38 **
** Density Change = 0.166% **
** Density after area reclaim = 66.428% **
*** Finished Area Reclaim (0:00:01.0) ***
*** Starting sequential cell resizing ***
density before resizing = 66.428%
*summary:     16 instances changed cell type
density after resizing = 66.649%
*** Finish sequential cell resizing (cpu=0:00:00.3 mem=395.3M) ***
density before resizing = 66.649%
* summary of transition time violation fixes:
*summary:      4 instances changed cell type
density after resizing = 66.669%
*** Starting trialRoute (mem=395.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 400940)
coreBox:    (12300 12300) (468940 388940)
Number of multi-gpin terms=215, multi-gpins=434, moved blk term=0/142

Phase 1a route (0:00:00.0 395.3M):
Est net length = 6.249e+04um = 3.313e+04H + 2.936e+04V
Usage: (14.0%H 15.0%V) = (3.951e+04um 4.970e+04um) = (19174 17317)
Obstruct: 126 = 0 (0.0%H) + 126 (1.6%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
Number obstruct path=30 reroute=0

Phase 1b route (0:00:00.0 395.3M):
Usage: (14.0%H 15.0%V) = (3.947e+04um 4.975e+04um) = (19153 17334)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 395.3M):
Usage: (13.9%H 15.0%V) = (3.934e+04um 4.970e+04um) = (19093 17318)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 395.3M):
Usage: (13.9%H 15.0%V) = (3.934e+04um 4.970e+04um) = (19093 17318)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 395.3M):
Usage: (13.9%H 15.0%V) = (3.934e+04um 4.970e+04um) = (19093 17318)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (13.9%H 15.0%V) = (3.934e+04um 4.970e+04um) = (19093 17318)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.01%
  3:	0	 0.00%	1	 0.01%
  4:	1	 0.01%	12	 0.15%
  5:	2	 0.03%	24	 0.31%
  6:	8	 0.10%	52	 0.67%
  7:	15	 0.19%	77	 0.99%
  8:	25	 0.32%	120	 1.54%
  9:	67	 0.84%	334	 4.28%
 10:	132	 1.66%	504	 6.45%
 11:	228	 2.87%	897	11.49%
 12:	464	 5.85%	1398	17.90%
 13:	847	10.67%	1594	20.41%
 14:	1310	16.51%	1479	18.94%
 15:	1575	19.85%	1244	15.93%
 16:	1841	23.20%	27	 0.35%
 17:	919	11.58%	17	 0.22%
 18:	386	 4.86%	22	 0.28%
 20:	115	 1.45%	6	 0.08%

Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 395.332M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 395.3M):


*** After '-updateRemainTrks' operation: 

Usage: (14.2%H 15.3%V) = (4.012e+04um 5.061e+04um) = (19466 17635)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.01%
  3:	0	 0.00%	2	 0.03%
  4:	1	 0.01%	12	 0.15%
  5:	2	 0.03%	28	 0.36%
  6:	12	 0.15%	65	 0.83%
  7:	15	 0.19%	75	 0.96%
  8:	31	 0.39%	139	 1.78%
  9:	74	 0.93%	336	 4.30%
 10:	141	 1.78%	486	 6.22%
 11:	225	 2.84%	885	11.33%
 12:	487	 6.14%	1419	18.17%
 13:	867	10.93%	1575	20.17%
 14:	1320	16.64%	1468	18.80%
 15:	1555	19.60%	1246	15.96%
 16:	1825	23.00%	27	 0.35%
 17:	884	11.14%	17	 0.22%
 18:	381	 4.80%	22	 0.28%
 20:	115	 1.45%	6	 0.08%



*** Completed Phase 1 route (0:00:00.1 395.3M) ***


Total length: 6.451e+04um, number of vias: 17259
M1(H) length: 2.112e+00um, number of vias: 8480
M2(V) length: 2.561e+04um, number of vias: 7786
M3(H) length: 2.984e+04um, number of vias: 817
M4(V) length: 6.050e+03um, number of vias: 168
M5(H) length: 2.880e+03um, number of vias: 8
M6(V) length: 1.320e+02um, number of vias: 0
M7(H) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 395.3M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=395.3M) ***
Peak Memory Usage was 395.3M 
*** Finished trialRoute (cpu=0:00:00.2 mem=395.3M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 395.332M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.3M)
Number of Loop : 0
Start delay calculation (mem=395.332M)...
Delay calculation completed.
(0:00:00.1 395.332M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.3M)
Number of Loop : 0
Start delay calculation (mem=395.332M)...
Delay calculation completed.
(0:00:00.1 395.332M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 395.3M)
Number of Loop : 0
Start delay calculation (mem=395.332M)...
Delay calculation completed.
(0:00:00.1 395.332M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 395.3M) ***
**optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 395.3M **
*** Timing NOT met, worst failing slack is -5.480
*** Check timing (0:00:00.0)
*** Starting optCritPath ***
*info: 12 clock nets excluded
*info: 2 special nets excluded.
*info: 58 no-driver nets excluded.
Density : 0.6667
Max route overflow : 0.0000
Current slack : -5.480 ns, density : 0.6667
Current slack : -4.626 ns, density : 0.6675
Current slack : -4.626 ns, density : 0.6675
Current slack : -4.626 ns, density : 0.6675
Current slack : -4.531 ns, density : 0.6675
Current slack : -3.708 ns, density : 0.6728
Current slack : -3.708 ns, density : 0.6728
Current slack : -3.708 ns, density : 0.6728
Current slack : -3.708 ns, density : 0.6728
Current slack : -3.702 ns, density : 0.6728
Current slack : -3.702 ns, density : 0.6728
Current slack : -3.702 ns, density : 0.6728
*** Starting delays update (0:00:39.7 mem=395.3M) ***
*** Finished delays update (0:00:40.1 mem=395.3M) ***
*** Starting delays update (0:00:40.3 mem=395.3M) ***
*** Finished delays update (0:00:40.8 mem=395.3M) ***
*** Done optCritPath (0:00:40.9 395.33M) ***
**optDesign ... cpu = 0:00:47, real = 0:00:48, mem = 395.3M **
**optDesign ... cpu = 0:00:47, real = 0:00:48, mem = 395.3M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.845 (mem=395.3M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.6 mem=395.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:03.1 mem=396.4M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=2280 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=2387 #term=9500 #term/net=3.98, #fixedIo=0, #floatIo=0, #fixedPin=21, #floatPin=0
stdCell: 2280 single + 0 double + 0 multi
Total standard cell length = 10.7047 (mm), area = 0.0307 (mm^2)
Average module density = 0.722.
Density for the design = 0.722.
       = stdcell_area 26109 (30722 um^2) / alloc_area 36140 (42526 um^2).
Pin Density = 0.364.
            = total # of pins 9500 / total Instance area 26109.
Iteration 12: Total net bbox = 5.500e+04 (3.20e+04 2.30e+04)
              Est.  stn bbox = 6.968e+04 (4.01e+04 2.95e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 400.5M
Iteration 13: Total net bbox = 5.846e+04 (3.52e+04 2.32e+04)
              Est.  stn bbox = 7.332e+04 (4.35e+04 2.98e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 400.5M
*** cost = 5.846e+04 (3.52e+04 2.32e+04) (cpu for global=0:00:00.0) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Starting refinePlace ...
Placement tweakage begins.
wire length = 6.627e+04 = 4.211e+04 H + 2.416e+04 V
wire length = 5.537e+04 = 3.191e+04 H + 2.346e+04 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        59.86 um
  inst (U0_ALU/div_29/FE_RC_47_0) with max move: (152.52, 20.5) -> (98.4, 26.24)
  mean    (X+Y) =        11.50 um
Total instances flipped : 42
Total instances moved : 1402
*** cpu=0:00:00.1   mem=399.7M  mem(used)=0.0M***
Total net length = 5.551e+04 (3.193e+04 2.358e+04) (ext = 2.321e+03)
*** End of Placement (cpu=0:00:04.3, real=0:00:04.0, mem=399.7M) ***
default core: bins with density >  0.75 = 35.7 % ( 20 / 56 )
*** Free Virtual Timing Model ...(mem=399.7M)
Starting IO pin assignment...
**WARN: (SOCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0:59, real = 0: 0:59, mem = 398.7M **
<CMD> addTieHiLo -cell TIELOM -prefix LTIE
No constraint set for distance
No constraint set for fanout
Existing tie instances of cell TIELOM, if found would be deleted
Deleted 0 physical inst  (cell TIELOM / prefix -).
Deleted 0 logical insts of cell TIELOM with prefix LTIE
INFO: Total Number of Tie Cells (TIELOM) placed: 2
<CMD> addTieHiLo -cell TIEHIM -prefix HTIE
No constraint set for distance
No constraint set for fanout
Existing tie instances of cell TIEHIM, if found would be deleted
Deleted 0 physical inst  (cell TIEHIM / prefix -).
Deleted 0 logical insts of cell TIEHIM with prefix HTIE
INFO: Total Number of Tie Cells (TIEHIM) placed: 6
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> getIoFlowFlag
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_preCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=398.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 400940)
coreBox:    (12300 12300) (468940 388940)
Number of multi-gpin terms=397, multi-gpins=832, moved blk term=0/160

Phase 1a route (0:00:00.0 398.7M):
Est net length = 6.935e+04um = 3.848e+04H + 3.087e+04V
Usage: (16.1%H 16.3%V) = (4.563e+04um 5.382e+04um) = (22144 18752)
Obstruct: 126 = 0 (0.0%H) + 126 (1.6%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
Number obstruct path=36 reroute=0

Phase 1b route (0:00:00.0 398.7M):
Usage: (16.1%H 16.3%V) = (4.561e+04um 5.386e+04um) = (22136 18767)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 398.7M):
Usage: (16.1%H 16.2%V) = (4.549e+04um 5.378e+04um) = (22076 18738)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 398.7M):
Usage: (16.1%H 16.2%V) = (4.549e+04um 5.378e+04um) = (22076 18738)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 398.7M):
Usage: (16.1%H 16.2%V) = (4.549e+04um 5.378e+04um) = (22076 18738)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (16.1%H 16.2%V) = (4.549e+04um 5.378e+04um) = (22076 18738)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	1	 0.01%
  2:	0	 0.00%	1	 0.01%
  3:	0	 0.00%	6	 0.08%
  4:	9	 0.11%	15	 0.19%
  5:	14	 0.18%	22	 0.28%
  6:	22	 0.28%	49	 0.63%
  7:	32	 0.40%	82	 1.05%
  8:	74	 0.93%	158	 2.02%
  9:	121	 1.52%	413	 5.29%
 10:	194	 2.44%	618	 7.91%
 11:	347	 4.37%	966	12.37%
 12:	616	 7.76%	1427	18.27%
 13:	876	11.04%	1494	19.13%
 14:	1316	16.58%	1327	16.99%
 15:	1444	18.20%	1163	14.89%
 16:	1566	19.74%	19	 0.24%
 17:	836	10.54%	18	 0.23%
 18:	353	 4.45%	24	 0.31%
 20:	115	 1.45%	6	 0.08%

Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 398.738M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 398.7M):


*** After '-updateRemainTrks' operation: 

Usage: (16.5%H 16.7%V) = (4.677e+04um 5.534e+04um) = (22696 19283)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.01%
  1:	0	 0.00%	2	 0.03%
  2:	1	 0.01%	1	 0.01%
  3:	4	 0.05%	12	 0.15%
  4:	14	 0.18%	20	 0.26%
  5:	18	 0.23%	22	 0.28%
  6:	25	 0.32%	58	 0.74%
  7:	38	 0.48%	97	 1.24%
  8:	81	 1.02%	190	 2.43%
  9:	145	 1.83%	435	 5.57%
 10:	191	 2.41%	576	 7.38%
 11:	361	 4.55%	942	12.06%
 12:	618	 7.79%	1418	18.16%
 13:	898	11.32%	1503	19.25%
 14:	1316	16.58%	1303	16.69%
 15:	1424	17.95%	1163	14.89%
 16:	1526	19.23%	18	 0.23%
 17:	814	10.26%	18	 0.23%
 18:	346	 4.36%	24	 0.31%
 20:	115	 1.45%	6	 0.08%



*** Completed Phase 1 route (0:00:00.1 398.7M) ***


Total length: 7.197e+04um, number of vias: 19702
M1(H) length: 2.192e+00um, number of vias: 9525
M2(V) length: 2.673e+04um, number of vias: 8664
M3(H) length: 3.291e+04um, number of vias: 1144
M4(V) length: 7.045e+03um, number of vias: 354
M5(H) length: 5.203e+03um, number of vias: 13
M6(V) length: 6.724e+01um, number of vias: 2
M7(H) length: 1.312e+01um
*** Completed Phase 2 route (0:00:00.0 398.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=398.7M) ***
Peak Memory Usage was 398.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=398.7M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 398.738M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.200  | -0.200  |  6.082  |  6.865  |   N/A   |  8.185  |
|           TNS (ns):| -0.200  | -0.200  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1244   |  1228   |   433   |    8    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 72.310%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.0 sec
Total Real time: 1.0 sec
Total Memory Usage: 398.738281 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_preCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=398.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 400940)
coreBox:    (12300 12300) (468940 388940)
Number of multi-gpin terms=397, multi-gpins=832, moved blk term=0/160

Phase 1a route (0:00:00.0 398.7M):
Est net length = 6.935e+04um = 3.848e+04H + 3.087e+04V
Usage: (16.1%H 16.3%V) = (4.563e+04um 5.382e+04um) = (22144 18752)
Obstruct: 126 = 0 (0.0%H) + 126 (1.6%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
Number obstruct path=36 reroute=0

Phase 1b route (0:00:00.0 398.7M):
Usage: (16.1%H 16.3%V) = (4.561e+04um 5.386e+04um) = (22136 18767)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 398.7M):
Usage: (16.1%H 16.2%V) = (4.549e+04um 5.378e+04um) = (22076 18738)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 398.7M):
Usage: (16.1%H 16.2%V) = (4.549e+04um 5.378e+04um) = (22076 18738)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 398.7M):
Usage: (16.1%H 16.2%V) = (4.549e+04um 5.378e+04um) = (22076 18738)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (16.1%H 16.2%V) = (4.549e+04um 5.378e+04um) = (22076 18738)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	1	 0.01%
  2:	0	 0.00%	1	 0.01%
  3:	0	 0.00%	6	 0.08%
  4:	9	 0.11%	15	 0.19%
  5:	14	 0.18%	22	 0.28%
  6:	22	 0.28%	49	 0.63%
  7:	32	 0.40%	82	 1.05%
  8:	74	 0.93%	158	 2.02%
  9:	121	 1.52%	413	 5.29%
 10:	194	 2.44%	618	 7.91%
 11:	347	 4.37%	966	12.37%
 12:	616	 7.76%	1427	18.27%
 13:	876	11.04%	1494	19.13%
 14:	1316	16.58%	1327	16.99%
 15:	1444	18.20%	1163	14.89%
 16:	1566	19.74%	19	 0.24%
 17:	836	10.54%	18	 0.23%
 18:	353	 4.45%	24	 0.31%
 20:	115	 1.45%	6	 0.08%

Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 398.738M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 398.7M):


*** After '-updateRemainTrks' operation: 

Usage: (16.5%H 16.7%V) = (4.677e+04um 5.534e+04um) = (22696 19283)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.01%
  1:	0	 0.00%	2	 0.03%
  2:	1	 0.01%	1	 0.01%
  3:	4	 0.05%	12	 0.15%
  4:	14	 0.18%	20	 0.26%
  5:	18	 0.23%	22	 0.28%
  6:	25	 0.32%	58	 0.74%
  7:	38	 0.48%	97	 1.24%
  8:	81	 1.02%	190	 2.43%
  9:	145	 1.83%	435	 5.57%
 10:	191	 2.41%	576	 7.38%
 11:	361	 4.55%	942	12.06%
 12:	618	 7.79%	1418	18.16%
 13:	898	11.32%	1503	19.25%
 14:	1316	16.58%	1303	16.69%
 15:	1424	17.95%	1163	14.89%
 16:	1526	19.23%	18	 0.23%
 17:	814	10.26%	18	 0.23%
 18:	346	 4.36%	24	 0.31%
 20:	115	 1.45%	6	 0.08%



*** Completed Phase 1 route (0:00:00.1 398.7M) ***


Total length: 7.197e+04um, number of vias: 19702
M1(H) length: 2.192e+00um, number of vias: 9525
M2(V) length: 2.673e+04um, number of vias: 8664
M3(H) length: 3.291e+04um, number of vias: 1144
M4(V) length: 7.045e+03um, number of vias: 354
M5(H) length: 5.203e+03um, number of vias: 13
M6(V) length: 6.724e+01um, number of vias: 2
M7(H) length: 1.312e+01um
*** Completed Phase 2 route (0:00:00.1 398.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=398.7M) ***
Peak Memory Usage was 398.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=398.7M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 398.738M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.075  |  0.075  |  0.098  |  2.201  |   N/A   |  0.164  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1244   |  1228   |   433   |    8    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 72.310%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.07 sec
Total Real time: 1.0 sec
Total Memory Usage: 398.738281 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_preCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=398.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (480940 400940)
coreBox:    (12300 12300) (468940 388940)
Number of multi-gpin terms=397, multi-gpins=832, moved blk term=0/160

Phase 1a route (0:00:00.0 398.7M):
Est net length = 6.935e+04um = 3.848e+04H + 3.087e+04V
Usage: (16.1%H 16.3%V) = (4.563e+04um 5.382e+04um) = (22144 18752)
Obstruct: 126 = 0 (0.0%H) + 126 (1.6%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
Number obstruct path=36 reroute=0

Phase 1b route (0:00:00.0 398.7M):
Usage: (16.1%H 16.3%V) = (4.561e+04um 5.386e+04um) = (22136 18767)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 398.7M):
Usage: (16.1%H 16.2%V) = (4.549e+04um 5.378e+04um) = (22076 18738)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 398.7M):
Usage: (16.1%H 16.2%V) = (4.549e+04um 5.378e+04um) = (22076 18738)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 398.7M):
Usage: (16.1%H 16.2%V) = (4.549e+04um 5.378e+04um) = (22076 18738)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (16.1%H 16.2%V) = (4.549e+04um 5.378e+04um) = (22076 18738)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	1	 0.01%
  2:	0	 0.00%	1	 0.01%
  3:	0	 0.00%	6	 0.08%
  4:	9	 0.11%	15	 0.19%
  5:	14	 0.18%	22	 0.28%
  6:	22	 0.28%	49	 0.63%
  7:	32	 0.40%	82	 1.05%
  8:	74	 0.93%	158	 2.02%
  9:	121	 1.52%	413	 5.29%
 10:	194	 2.44%	618	 7.91%
 11:	347	 4.37%	966	12.37%
 12:	616	 7.76%	1427	18.27%
 13:	876	11.04%	1494	19.13%
 14:	1316	16.58%	1327	16.99%
 15:	1444	18.20%	1163	14.89%
 16:	1566	19.74%	19	 0.24%
 17:	836	10.54%	18	 0.23%
 18:	353	 4.45%	24	 0.31%
 20:	115	 1.45%	6	 0.08%

Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 398.738M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 398.7M):


*** After '-updateRemainTrks' operation: 

Usage: (16.5%H 16.7%V) = (4.677e+04um 5.534e+04um) = (22696 19283)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.01%
  1:	0	 0.00%	2	 0.03%
  2:	1	 0.01%	1	 0.01%
  3:	4	 0.05%	12	 0.15%
  4:	14	 0.18%	20	 0.26%
  5:	18	 0.23%	22	 0.28%
  6:	25	 0.32%	58	 0.74%
  7:	38	 0.48%	97	 1.24%
  8:	81	 1.02%	190	 2.43%
  9:	145	 1.83%	435	 5.57%
 10:	191	 2.41%	576	 7.38%
 11:	361	 4.55%	942	12.06%
 12:	618	 7.79%	1418	18.16%
 13:	898	11.32%	1503	19.25%
 14:	1316	16.58%	1303	16.69%
 15:	1424	17.95%	1163	14.89%
 16:	1526	19.23%	18	 0.23%
 17:	814	10.26%	18	 0.23%
 18:	346	 4.36%	24	 0.31%
 20:	115	 1.45%	6	 0.08%



*** Completed Phase 1 route (0:00:00.1 398.7M) ***


Total length: 7.197e+04um, number of vias: 19702
M1(H) length: 2.192e+00um, number of vias: 9525
M2(V) length: 2.673e+04um, number of vias: 8664
M3(H) length: 3.291e+04um, number of vias: 1144
M4(V) length: 7.045e+03um, number of vias: 354
M5(H) length: 5.203e+03um, number of vias: 13
M6(V) length: 6.724e+01um, number of vias: 2
M7(H) length: 1.312e+01um
*** Completed Phase 2 route (0:00:00.1 398.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=398.7M) ***
Peak Memory Usage was 398.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=398.7M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 398.738M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.075  |  0.075  |  0.098  |  2.201  |   N/A   |  0.164  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1244   |  1228   |   433   |    8    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 72.310%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.94 sec
Total Real time: 1.0 sec
Total Memory Usage: 398.738281 Mbytes
<CMD> saveDesign /home/ahesham/Projects/System_pnr/pnr/SYS_TOP_placement.enc
Writing Netlist "/home/ahesham/Projects/System_pnr/pnr/SYS_TOP_placement.enc.dat/SYS_TOP.v" ...
Saving configuration ...
Saving preference file /home/ahesham/Projects/System_pnr/pnr/SYS_TOP_placement.enc.dat/enc.pref.tcl ...
Saving SI fix option to '/home/ahesham/Projects/System_pnr/pnr/SYS_TOP_placement.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=398.7M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=398.7M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
*Info: Try to find ThroughPin for generated clock RX_CLOCK
*Info: Found ThroughPin: U1_clock_divider/o_div_clk_reg_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock TX_CLOCK
*Info: Found ThroughPin: U0_clock_divider/o_div_clk_reg_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock RX_CLOCK
*Info: Found ThroughPin: U1_clock_divider/o_div_clk_reg_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock TX_CLOCK
*Info: Found ThroughPin: U0_clock_divider/o_div_clk_reg_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock RX_CLOCK
*Info: Found ThroughPin: U1_clock_divider/o_div_clk_reg_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock TX_CLOCK
*Info: Found ThroughPin: U0_clock_divider/o_div_clk_reg_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock RX_CLOCK
*Info: Found ThroughPin: U1_clock_divider/o_div_clk_reg_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock TX_CLOCK
*Info: Found ThroughPin: U0_clock_divider/o_div_clk_reg_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock RX_CLOCK
*Info: Found ThroughPin: U1_clock_divider/o_div_clk_reg_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock TX_CLOCK
*Info: Found ThroughPin: U0_clock_divider/o_div_clk_reg_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock RX_CLOCK
*Info: Found ThroughPin: U1_clock_divider/o_div_clk_reg_reg (CK->Q)
*Info: Try to find ThroughPin for generated clock TX_CLOCK
*Info: Found ThroughPin: U0_clock_divider/o_div_clk_reg_reg (CK->Q)
Total 3 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View setup1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View setup1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View setup3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold1_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold2_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

RC Information for View hold3_analysis_view :
Est. Cap                : 0.146248(V=0.139886 H=0.15261) (ff/um) [7.31238e-05]
Est. Res                : 1.15(V=1.05 H=1.25)(ohm/um) [0.000575]
Est. Via Res            : 4(ohm) [7.75]
Est. Via Cap            : 0.154152(ff)
M1(H) w=0.16(um) s=0.18(um) p=0.41(um) es=0.66(um) cap=0.157(ff/um) res=2.38(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=3.75(ohm) viaCap=0.164232(ff)
M3(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.153(ff/um) res=1.25(ohm/um) viaRes=4(ohm) viaCap=0.160393(ff)
M4(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.14(ff/um) res=1.05(ohm/um) viaRes=4(ohm) viaCap=0.154152(ff)
M5(H) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.130276(ff)
M6(V) w=0.2(um) s=0.21(um) p=0.41(um) es=0.62(um) cap=0.106(ff/um) res=1.05(ohm/um) viaRes=2.4(ohm) viaCap=0.110787(ff)
M7(H) w=0.4(um) s=0.42(um) p=0.82(um) es=1.24(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=2.33333(ohm) viaCap=0.220695(ff)

Active Analysis Views for CTS are,
#1 setup1_analysis_view
#2 setup2_analysis_view
#3 setup3_analysis_view
#4 hold1_analysis_view
#5 hold2_analysis_view
#6 hold3_analysis_view
Default Analysis Views is setup1_analysis_view


****** AutoClockRootPin ******
AutoClockRootPin 1: scan_clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 2: UART_CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 3: REF_CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree  -file Clock.ctstch  ...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (322) instances, and (0) nets in Clock REF_CLK.
*** Changed status on (102) instances, and (0) nets in Clock UART_CLK.
*** Changed status on (0) instances, and (0) nets in Clock scan_clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree  -file Clock.ctstch  ...

deleteClockTree Option :  -all 
*** 0 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock REF_CLK.
*** 2 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock UART_CLK.
*** 2 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock scan_clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 398.738M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree  -file Clock.ctstch  ...
*** Calculating scaling factor for max libraries using the default operating condition of each library.


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 398.738M)

Start to trace clock trees ...
*** Begin Tracer (mem=398.7M) ***
Tracing Clock scan_clk ...
Tracing Clock UART_CLK ...
 ** Pin U1_mux2X1/U1/Y is a crossover pin between Clock scan_clk and UART_CLK
Tracing Clock REF_CLK ...
 ** Pin U0_mux2X1/U1/Y is a crossover pin between Clock scan_clk and REF_CLK
*** End Tracer (mem=398.7M) ***
***** Allocate Obstruction Memory  Finished (MEM: 398.738M)

****** Clock Tree (scan_clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 50(ps)
Max. Buf Transition : 50(ps)
Max. Delay          : 0(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKINVX6M) (BUFX8M) (CLKINVX8M) (BUFX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (BUFX14M) (CLKBUFX16M) (BUFX16M) (CLKINVX16M) (BUFX18M) (BUFX20M) (CLKINVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (CLKBUFX32M) (BUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 10
Nr. Sinks                       : 411
Nr.          Rising  Sync Pins  : 411
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U4_mux2X1/U1/B)
Output_Pin: (U4_mux2X1/U1/Y)
Output_Net: (RX_CLK_M)   
**** CK_START: TopDown Tree Construction for RX_CLK_M (31-leaf) (maxFan=50) (mem=398.7M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Trig. Edge Skew=2[442,444*] trVio=B84(147)S15(465)ps N31 B3 G1 A8(8.0) L[4,4] C3/1 score=60776 cpu=0:00:02.0 mem=399M 

**** CK_END: TopDown Tree Construction for RX_CLK_M (cpu=0:00:02.1, real=0:00:02.0, mem=398.7M)



**** CK_START: Update Database (mem=398.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
**** CK_START: Macro Models Generation (mem=398.7M)

*  sink: max rise/fall tran=[65,63], (bnd=50ps) 
*buffer: max rise/fall tran=[137,116], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
SubTree No: 1

Input_Pin:  (U3_mux2X1/U1/B)
Output_Pin: (U3_mux2X1/U1/Y)
Output_Net: (TX_CLK_M)   
**** CK_START: TopDown Tree Construction for TX_CLK_M (42-leaf) (maxFan=50) (mem=398.7M)

Trig. Edge Skew=2[476,479*] trVio=B93(248)ps N42 B6 G1 A19(18.6) L[4,4] C2/1 score=64734 cpu=0:00:03.0 mem=399M 

**** CK_END: TopDown Tree Construction for TX_CLK_M (cpu=0:00:03.1, real=0:00:03.0, mem=398.7M)



**** CK_START: Update Database (mem=398.7M)
6 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
**** CK_START: Macro Models Generation (mem=398.7M)

*buffer: max rise/fall tran=[146,121], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
SubTree No: 2

Input_Pin:  (U4_mux2X1/U1/A)
Output_Pin: (U4_mux2X1/U1/Y)
Output_Net: (RX_CLK_M)   
**** CK_START: Macro Models Generation (mem=398.7M)

*  sink: max rise/fall tran=[65,63], (bnd=50ps) 
*buffer: max rise/fall tran=[134,102], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
SubTree No: 3

Input_Pin:  (U1_clock_divider/U47/A)
Output_Pin: (U1_clock_divider/U47/Y)
Output_Net: (RX_CLK)   
**** CK_START: TopDown Tree Construction for RX_CLK (1-leaf) (1 macro model) (maxFan=50) (mem=398.7M)

Trig. Edge Skew=2[618,620*] trVio=B73(73)ps N1 B0 G2 A0(0.0) L[1,1] score=74522 cpu=0:00:00.0 mem=399M 

**** CK_END: TopDown Tree Construction for RX_CLK (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)



**** CK_START: Update Database (mem=398.7M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
**** CK_START: Macro Models Generation (mem=398.7M)

*  sink: max rise/fall tran=[65,63], (bnd=50ps) 
*buffer: max rise/fall tran=[134,102], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
SubTree No: 4

Input_Pin:  (U4_mux2X1/U1/A)
Output_Pin: (U4_mux2X1/U1/Y)
Output_Net: (RX_CLK_M)   
SubTree No: 5

Input_Pin:  (U1_clock_divider/U47/B)
Output_Pin: (U1_clock_divider/U47/Y)
Output_Net: (RX_CLK)   
**** CK_START: Macro Models Generation (mem=398.7M)

*  sink: max rise/fall tran=[65,63], (bnd=50ps) 
*buffer: max rise/fall tran=[134,111], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
SubTree No: 6

Input_Pin:  (U1_clock_divider/o_div_clk_reg_reg/CK)
Output_Pin: (U1_clock_divider/o_div_clk_reg_reg/Q)
Output_Net: (U1_clock_divider/o_div_clk_reg)   
*** Find 2 Excluded Nodes.
**** CK_START: TopDown Tree Construction for U1_clock_divider/o_div_clk_reg (1-leaf) (1 macro model) (maxFan=50) (mem=398.7M)

Trig. Edge Skew=2[1026,1028*] trVio=B51(51)ps N1 B0 G2 A0(0.0) L[1,1] score=113192 cpu=0:00:00.0 mem=399M 

**** CK_END: TopDown Tree Construction for U1_clock_divider/o_div_clk_reg (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)



**** CK_START: Update Database (mem=398.7M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
**** CK_START: Macro Models Generation (mem=398.7M)

*  sink: max rise/fall tran=[65,63], (bnd=50ps) 
*buffer: max rise/fall tran=[134,111], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
SubTree No: 7

Input_Pin:  (U3_mux2X1/U1/A)
Output_Pin: (U3_mux2X1/U1/Y)
Output_Net: (TX_CLK_M)   
**** CK_START: Macro Models Generation (mem=398.7M)

*buffer: max rise/fall tran=[143,106], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
SubTree No: 8

Input_Pin:  (U0_clock_divider/U47/A)
Output_Pin: (U0_clock_divider/U47/Y)
Output_Net: (TX_CLK)   
**** CK_START: TopDown Tree Construction for TX_CLK (1-leaf) (1 macro model) (maxFan=50) (mem=398.7M)

Trig. Edge Skew=2[608,610*] trVio=B24(24)ps N1 B0 G2 A0(0.0) L[1,1] score=68672 cpu=0:00:00.0 mem=399M 

**** CK_END: TopDown Tree Construction for TX_CLK (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)



**** CK_START: Update Database (mem=398.7M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
**** CK_START: Macro Models Generation (mem=398.7M)

*buffer: max rise/fall tran=[143,106], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
SubTree No: 9

Input_Pin:  (U3_mux2X1/U1/A)
Output_Pin: (U3_mux2X1/U1/Y)
Output_Net: (TX_CLK_M)   
SubTree No: 10

Input_Pin:  (U0_clock_divider/U47/B)
Output_Pin: (U0_clock_divider/U47/Y)
Output_Net: (TX_CLK)   
**** CK_START: Macro Models Generation (mem=398.7M)

*buffer: max rise/fall tran=[143,106], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
SubTree No: 11

Input_Pin:  (U0_clock_divider/o_div_clk_reg_reg/CK)
Output_Pin: (U0_clock_divider/o_div_clk_reg_reg/Q)
Output_Net: (U0_clock_divider/o_div_clk_reg)   
*** Find 2 Excluded Nodes.
**** CK_START: TopDown Tree Construction for U0_clock_divider/o_div_clk_reg (1-leaf) (1 macro model) (maxFan=50) (mem=398.7M)

Trig. Edge Skew=2[991,993*] trVio=B29(29)ps N1 B0 G2 A0(0.0) L[1,1] score=107472 cpu=0:00:00.0 mem=399M 

**** CK_END: TopDown Tree Construction for U0_clock_divider/o_div_clk_reg (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)



**** CK_START: Update Database (mem=398.7M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
**** CK_START: Macro Models Generation (mem=398.7M)

*buffer: max rise/fall tran=[143,106], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
SubTree No: 12

Input_Pin:  (U1_mux2X1/U1/B)
Output_Pin: (U1_mux2X1/U1/Y)
Output_Net: (CLK_UART_M)   
**** CK_START: TopDown Tree Construction for CLK_UART_M (22-leaf) (4 macro model) (maxFan=50) (mem=398.7M)

0: ckNode L0_0_CLKINVX24M: loc not Legalized (81594 325130)=>(81180 316520) 4um
1: ckNode L0_0_CLKINVX24M: loc not Legalized (67658 307922)=>(61500 310780) 4um
2: ckNode L0_0_CLKINVX24M: loc not Legalized (55369 210342)=>(52480 213200) 2um
3: ckNode L0_0_CLKINVX24M: loc not Legalized (70115 216077)=>(52480 213200) 10um
4: ckNode L1_0_C1_CLKINVX24M: loc not Legalized (81594 325130)=>(81180 316520) 4um
5: ckNode L0_0_CLKINVX16M: loc not Legalized (81604 325137)=>(81180 316520) 4um
6: ckNode L1_0_C1_CLKINVX24M: loc not Legalized (67658 307922)=>(61500 310780) 4um
7: ckNode L0_0_CLKINVX16M: loc not Legalized (67674 307924)=>(64780 310780) 2um
8: ckNode L1_0_C1_CLKINVX24M: loc not Legalized (55369 210342)=>(52480 213200) 2um
Trig. Edge Skew=37[1305,1342*] trVio=B211(686)S3(54)ps N22 B11 G5 A38(38.2) L[1,11] C0/6 score=174946 cpu=0:00:01.0 mem=399M 

**** CK_END: TopDown Tree Construction for CLK_UART_M (cpu=0:00:01.7, real=0:00:02.0, mem=398.7M)



**** CK_START: Update Database (mem=398.7M)
11 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
**** CK_START: Macro Models Generation (mem=398.7M)

*  sink: max rise/fall tran=[65,63], (bnd=50ps) 
*buffer: max rise/fall tran=[261,174], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
SubTree No: 13

Input_Pin:  (U0_CLK_gating/U_LATNCAX2M/CK)
Output_Pin: (U0_CLK_gating/U_LATNCAX2M/ECK)
Output_Net: (ALU_CLK)   
**** CK_START: TopDown Tree Construction for ALU_CLK (17-leaf) (maxFan=50) (mem=398.7M)

Trig. Edge Skew=3[420,423*] trVio=B110(145)ps N17 B3 G1 A8(8.4) L[4,4] C3/1 score=59839 cpu=0:00:01.0 mem=399M 

**** CK_END: TopDown Tree Construction for ALU_CLK (cpu=0:00:01.1, real=0:00:01.0, mem=398.7M)



**** CK_START: Update Database (mem=398.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
**** CK_START: Macro Models Generation (mem=398.7M)

*buffer: max rise/fall tran=[159,105], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
SubTree No: 14

Input_Pin:  (U0_mux2X1/U1/B)
Output_Pin: (U0_mux2X1/U1/Y)
Output_Net: (CLK_R_M)   
**** CK_START: TopDown Tree Construction for CLK_R_M (304-leaf) (1 macro model) (maxFan=50) (mem=398.7M)

Trig. Edge Skew=30[625,656*] trVio=B82(485)S36(8258)ps N304 B16 G2 A65(65.2) L[1,6] C0/2 score=90858 cpu=0:00:11.0 mem=399M 

**** CK_END: TopDown Tree Construction for CLK_R_M (cpu=0:00:11.5, real=0:00:12.0, mem=398.7M)



**** CK_START: Update Database (mem=398.7M)
16 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
**** CK_START: Macro Models Generation (mem=398.7M)

*  sink: max rise/fall tran=[87,80], (bnd=50ps) 
*buffer: max rise/fall tran=[161,132], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
SubTree No: 15

Input_Pin:  (NULL)
Output_Pin: (scan_clk)
Output_Net: (scan_clk)   
**** CK_START: TopDown Tree Construction for scan_clk (4-leaf) (4 macro model) (maxFan=50) (mem=398.7M)

Trig. Edge Skew=96[1313,1409*] trVio=B0(0)ps N4 B11 G5 A30(29.8) L[3,10] C1/6 score=158418 cpu=0:00:00.0 mem=399M 

**** CK_END: TopDown Tree Construction for scan_clk (cpu=0:00:00.1, real=0:00:00.0, mem=398.7M)



**** CK_START: Update Database (mem=398.7M)
11 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)

****** Clock Tree (UART_CLK) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 50(ps)
Max. Buf Transition : 50(ps)
Max. Delay          : 0(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKINVX6M) (BUFX8M) (CLKINVX8M) (BUFX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (BUFX14M) (CLKBUFX16M) (BUFX16M) (CLKINVX16M) (BUFX18M) (BUFX20M) (CLKINVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (CLKBUFX32M) (BUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 8
Nr. Sinks                       : 91
Nr.          Rising  Sync Pins  : 99
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U4_mux2X1/U1/A)
Output_Pin: (U4_mux2X1/U1/Y)
Output_Net: (RX_CLK_M)   
SubTree No: 1

Input_Pin:  (U1_clock_divider/U47/A)
Output_Pin: (U1_clock_divider/U47/Y)
Output_Net: (RX_CLK)   
SubTree No: 2

Input_Pin:  (U4_mux2X1/U1/A)
Output_Pin: (U4_mux2X1/U1/Y)
Output_Net: (RX_CLK_M)   
SubTree No: 3

Input_Pin:  (U1_clock_divider/U47/B)
Output_Pin: (U1_clock_divider/U47/Y)
Output_Net: (RX_CLK)   
SubTree No: 4

Input_Pin:  (U1_clock_divider/o_div_clk_reg_reg/CK)
Output_Pin: (U1_clock_divider/o_div_clk_reg_reg/Q)
Output_Net: (U1_clock_divider/o_div_clk_reg)   
*** Find 2 Excluded Nodes.
SubTree No: 5

Input_Pin:  (U3_mux2X1/U1/A)
Output_Pin: (U3_mux2X1/U1/Y)
Output_Net: (TX_CLK_M)   
SubTree No: 6

Input_Pin:  (U0_clock_divider/U47/A)
Output_Pin: (U0_clock_divider/U47/Y)
Output_Net: (TX_CLK)   
SubTree No: 7

Input_Pin:  (U3_mux2X1/U1/A)
Output_Pin: (U3_mux2X1/U1/Y)
Output_Net: (TX_CLK_M)   
SubTree No: 8

Input_Pin:  (U0_clock_divider/U47/B)
Output_Pin: (U0_clock_divider/U47/Y)
Output_Net: (TX_CLK)   
SubTree No: 9

Input_Pin:  (U0_clock_divider/o_div_clk_reg_reg/CK)
Output_Pin: (U0_clock_divider/o_div_clk_reg_reg/Q)
Output_Net: (U0_clock_divider/o_div_clk_reg)   
*** Find 2 Excluded Nodes.
SubTree No: 10

Input_Pin:  (U1_mux2X1/U1/A)
Output_Pin: (U1_mux2X1/U1/Y)
Output_Net: (CLK_UART_M)   
**** CK_START: Macro Models Generation (mem=398.7M)

*  sink: max rise/fall tran=[65,63], (bnd=50ps) 
*buffer: max rise/fall tran=[260,158], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
SubTree No: 11

Input_Pin:  (NULL)
Output_Pin: (UART_CLK)
Output_Net: (UART_CLK)   
**** CK_START: TopDown Tree Construction for UART_CLK (1-leaf) (1 macro model) (maxFan=50) (mem=398.7M)

Trig. Edge Skew=37[1348,1384*] N1 B2 G2 A5(5.4) L[3,3] C3/0 score=144525 cpu=0:00:00.0 mem=399M 

**** CK_END: TopDown Tree Construction for UART_CLK (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)



**** CK_START: Update Database (mem=398.7M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)

****** Clock Tree (REF_CLK) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 50(ps)
Max. Buf Transition : 50(ps)
Max. Delay          : 0(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKINVX6M) (BUFX8M) (CLKINVX8M) (BUFX10M) (CLKINVX12M) (BUFX12M) (CLKBUFX12M) (BUFX14M) (CLKBUFX16M) (BUFX16M) (CLKINVX16M) (BUFX18M) (BUFX20M) (CLKINVX20M) (CLKBUFX20M) (CLKBUFX24M) (BUFX24M) (CLKINVX24M) (CLKBUFX32M) (BUFX32M) (CLKINVX32M) (CLKBUFX40M) (CLKINVX40M) 
Nr. Subtrees                    : 3
Nr. Sinks                       : 320
Nr.          Rising  Sync Pins  : 321
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U0_CLK_gating/U_LATNCAX2M/CK)
Output_Pin: (U0_CLK_gating/U_LATNCAX2M/ECK)
Output_Net: (ALU_CLK)   
SubTree No: 1

Input_Pin:  (U0_mux2X1/U1/A)
Output_Pin: (U0_mux2X1/U1/Y)
Output_Net: (CLK_R_M)   
**** CK_START: Macro Models Generation (mem=398.7M)

*  sink: max rise/fall tran=[87,80], (bnd=50ps) 
*buffer: max rise/fall tran=[161,122], (bnd=50ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
SubTree No: 2

Input_Pin:  (NULL)
Output_Pin: (REF_CLK)
Output_Net: (REF_CLK)   
**** CK_START: TopDown Tree Construction for REF_CLK (1-leaf) (1 macro model) (maxFan=50) (mem=398.7M)

Trig. Edge Skew=36[686,722*] N1 B2 G2 A5(5.4) L[3,3] C3/0 score=78232 cpu=0:00:00.0 mem=399M 

**** CK_END: TopDown Tree Construction for REF_CLK (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)



**** CK_START: Update Database (mem=398.7M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M)
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        27.06 um
  inst (U0_clock_divider/U73) with max move: (20.91, 86.51) -> (47.97, 86.51)
  mean    (X+Y) =         4.75 um
Total instances moved : 236
*** cpu=0:00:00.0   mem=398.7M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 398.738M)
Resetting all latency settings from fanout cone of port 'REF_CLK'
Resetting all latency settings from fanout cone of port 'UART_CLK'
Resetting all latency settings from fanout cone of port 'scan_clk'
Resetting all latency settings from fanout cone of pin 'U0_CLK_gating/U_LATNCAX2M/ECK'
Resetting all latency settings from fanout cone of pin 'U1_clock_divider/U47/Y'
Resetting all latency settings from fanout cone of pin 'U0_clock_divider/U47/Y'
Resetting all latency settings from fanout cone of pin 'U1_clock_divider/U47/Y'
Resetting all latency settings from fanout cone of pin 'U0_clock_divider/U47/Y'
Resetting all latency settings from fanout cone of pin 'U1_clock_divider/U47/Y'
Resetting all latency settings from fanout cone of pin 'U0_clock_divider/U47/Y'
Resetting all latency settings from fanout cone of pin 'U1_clock_divider/U47/Y'
Resetting all latency settings from fanout cone of pin 'U0_clock_divider/U47/Y'
Resetting all latency settings from fanout cone of pin 'U0_CLK_gating/U_LATNCAX2M/ECK'
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=398.7M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 398.742M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock scan_clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 411
Nr. of Buffer                  : 50
Nr. of Level (including gates) : 14
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][6]/CK 1418(ps)
Min trig. edge delay at sink(R): U0_RX_TOP/parity_check_RX1/par_err_reg/CK 1313.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1313.9~1418(ps)        0~0(ps)             
Fall Phase Delay               : 1279.3~1553.7(ps)      0~0(ps)             
Trig. Edge Skew                : 104.1(ps)              200(ps)             
Rise Skew                      : 104.1(ps)              
Fall Skew                      : 274.4(ps)              
Max. Rise Buffer Tran.         : 264.7(ps)              50(ps)              
Max. Fall Buffer Tran.         : 175.3(ps)              50(ps)              
Max. Rise Sink Tran.           : 86.6(ps)               50(ps)              
Max. Fall Sink Tran.           : 80.2(ps)               50(ps)              
Min. Rise Buffer Tran.         : 23.2(ps)               0(ps)               
Min. Fall Buffer Tran.         : 22.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 47.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 44.4(ps)               0(ps)               

view setup1_analysis_view : skew = 104.1ps (required = 200ps)
view setup2_analysis_view : skew = 104.1ps (required = 200ps)
view setup3_analysis_view : skew = 104.1ps (required = 200ps)
view hold1_analysis_view : skew = 79.4ps (required = 200ps)
view hold2_analysis_view : skew = 79.4ps (required = 200ps)
view hold3_analysis_view : skew = 79.4ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock UART_CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 91
Nr. of Buffer                  : 22
Nr. of Level (including gates) : 13
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_RX_TOP/FSM_RX1/cs_reg[0]/CK 1393.6(ps)
Min trig. edge delay at sink(R): U0_TOP_TX/FSM1/cs_reg[0]/CK 1352.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1352.8~1393.6(ps)      0~0(ps)             
Fall Phase Delay               : 1325.2~1542.9(ps)      0~0(ps)             
Trig. Edge Skew                : 40.8(ps)               200(ps)             
Rise Skew                      : 40.8(ps)               
Fall Skew                      : 217.7(ps)              
Max. Rise Buffer Tran.         : 263.3(ps)              50(ps)              
Max. Fall Buffer Tran.         : 159.7(ps)              50(ps)              
Max. Rise Sink Tran.           : 65(ps)                 50(ps)              
Max. Fall Sink Tran.           : 62.6(ps)               50(ps)              
Min. Rise Buffer Tran.         : 22.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 21.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 47.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 44.4(ps)               0(ps)               

view setup1_analysis_view : skew = 40.8ps (required = 200ps)
view setup2_analysis_view : skew = 40.8ps (required = 200ps)
view setup3_analysis_view : skew = 40.8ps (required = 200ps)
view hold1_analysis_view : skew = 39.9ps (required = 200ps)
view hold2_analysis_view : skew = 39.9ps (required = 200ps)
view hold3_analysis_view : skew = 39.9ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock REF_CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 320
Nr. of Buffer                  : 21
Nr. of Level (including gates) : 8
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[7][6]/CK 734.8(ps)
Min trig. edge delay at sink(R): U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][2]/CK 700.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 700.1~734.8(ps)        0~0(ps)             
Fall Phase Delay               : 777.2~811.7(ps)        0~0(ps)             
Trig. Edge Skew                : 34.7(ps)               200(ps)             
Rise Skew                      : 34.7(ps)               
Fall Skew                      : 34.5(ps)               
Max. Rise Buffer Tran.         : 160.7(ps)              50(ps)              
Max. Fall Buffer Tran.         : 122.3(ps)              50(ps)              
Max. Rise Sink Tran.           : 86.6(ps)               50(ps)              
Max. Fall Sink Tran.           : 80.2(ps)               50(ps)              
Min. Rise Buffer Tran.         : 22.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 21.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 48.6(ps)               0(ps)               
Min. Fall Sink Tran.           : 47.2(ps)               0(ps)               

view setup1_analysis_view : skew = 34.7ps (required = 200ps)
view setup2_analysis_view : skew = 34.7ps (required = 200ps)
view setup3_analysis_view : skew = 34.7ps (required = 200ps)
view hold1_analysis_view : skew = 41.2ps (required = 200ps)
view hold2_analysis_view : skew = 41.2ps (required = 200ps)
view hold3_analysis_view : skew = 41.2ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#Start globalDetailRoute on Fri Oct 31 01:01:42 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.00 (Mb)
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.410.
#Using automatically generated G-grids.
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         489           0        1287    72.65%
#  Metal 2        V         587           0        1287     0.00%
#  Metal 3        H         489           0        1287     0.00%
#  Metal 4        V         587           0        1287     0.00%
#  Metal 5        H         489           0        1287     0.00%
#  Metal 6        V         587           0        1287     0.00%
#  Metal 7        H         244           0        1287     0.00%
#  --------------------------------------------------------------
#  Total                   3472       0.00%        9009    10.38%
#
#  66 nets (2.63%) with 1 preferred extra spacing.
#
#
#Routing guide is on
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 5055 um.
#Total half perimeter of net bounding box = 3514 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 141 um.
#Total wire length on LAYER METAL3 = 2688 um.
#Total wire length on LAYER METAL4 = 2226 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1231
#Up-Via Summary (total 1231):
#           
#-----------------------
#  Metal 1          466
#  Metal 2          454
#  Metal 3          311
#-----------------------
#                  1231 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 398.00 (Mb)
#Peak memory = 430.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 90.0% required routing.
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 398.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.00 (Mb)
#Complete Detail Routing.
#Total wire length = 5154 um.
#Total half perimeter of net bounding box = 3514 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 79 um.
#Total wire length on LAYER METAL3 = 2472 um.
#Total wire length on LAYER METAL4 = 2604 um.
#Total wire length on LAYER METAL5 = 0 um.
#Total wire length on LAYER METAL6 = 0 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total number of vias = 1706
#Up-Via Summary (total 1706):
#           
#-----------------------
#  Metal 1          550
#  Metal 2          542
#  Metal 3          614
#-----------------------
#                  1706 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 398.00 (Mb)
#Peak memory = 430.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 0.00 (Mb)
#Total memory = 398.00 (Mb)
#Peak memory = 430.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Oct 31 01:01:46 2025
#
*** Look For Un-Routed Clock Tree Net ***
All-RC-Corners-Per-Net-In-Memory is turned ON...

# Analysis View: setup1_analysis_view
********** Clock scan_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 411
Nr. of Buffer                  : 50
Nr. of Level (including gates) : 14
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_RX_TOP/FSM_RX1/cs_reg[0]/CK 1451.8(ps)
Min trig. edge delay at sink(R): U0_RX_TOP/parity_check_RX1/par_err_reg/CK 1315.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1315.6~1451.8(ps)      0~0(ps)             
Fall Phase Delay               : 1280.6~1592(ps)        0~0(ps)             
Trig. Edge Skew                : 136.2(ps)              200(ps)             
Rise Skew                      : 136.2(ps)              
Fall Skew                      : 311.4(ps)              
Max. Rise Buffer Tran.         : 263.6(ps)              50(ps)              
Max. Fall Buffer Tran.         : 174.9(ps)              50(ps)              
Max. Rise Sink Tran.           : 89(ps)                 50(ps)              
Max. Fall Sink Tran.           : 83.2(ps)               50(ps)              
Min. Rise Buffer Tran.         : 23(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 22.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 48(ps)                 0(ps)               
Min. Fall Sink Tran.           : 44.5(ps)               0(ps)               

view setup1_analysis_view : skew = 136.2ps (required = 200ps)
view setup2_analysis_view : skew = 136.2ps (required = 200ps)
view setup3_analysis_view : skew = 136.2ps (required = 200ps)
view hold1_analysis_view : skew = 78.1ps (required = 200ps)
view hold2_analysis_view : skew = 78.1ps (required = 200ps)
view hold3_analysis_view : skew = 78.1ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock UART_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 91
Nr. of Buffer                  : 22
Nr. of Level (including gates) : 13
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_RX_TOP/FSM_RX1/cs_reg[0]/CK 1441.6(ps)
Min trig. edge delay at sink(R): U0_TOP_TX/FSM1/cs_reg[0]/CK 1360.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1360.7~1441.6(ps)      0~0(ps)             
Fall Phase Delay               : 1329.9~1581.7(ps)      0~0(ps)             
Trig. Edge Skew                : 80.9(ps)               200(ps)             
Rise Skew                      : 80.9(ps)               
Fall Skew                      : 251.8(ps)              
Max. Rise Buffer Tran.         : 262.2(ps)              50(ps)              
Max. Fall Buffer Tran.         : 159.2(ps)              50(ps)              
Max. Rise Sink Tran.           : 65.7(ps)               50(ps)              
Max. Fall Sink Tran.           : 63.2(ps)               50(ps)              
Min. Rise Buffer Tran.         : 22.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 21.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 48(ps)                 0(ps)               
Min. Fall Sink Tran.           : 44.5(ps)               0(ps)               

view setup1_analysis_view : skew = 80.9ps (required = 200ps)
view setup2_analysis_view : skew = 80.9ps (required = 200ps)
view setup3_analysis_view : skew = 80.9ps (required = 200ps)
view hold1_analysis_view : skew = 16.8ps (required = 200ps)
view hold2_analysis_view : skew = 16.8ps (required = 200ps)
view hold3_analysis_view : skew = 16.8ps (required = 200ps)



# Analysis View: setup1_analysis_view
********** Clock REF_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 320
Nr. of Buffer                  : 21
Nr. of Level (including gates) : 8
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][6]/CK 742.8(ps)
Min trig. edge delay at sink(R): U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][2]/CK 705.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 705.3~742.8(ps)        0~0(ps)             
Fall Phase Delay               : 782.6~819.8(ps)        0~0(ps)             
Trig. Edge Skew                : 37.5(ps)               200(ps)             
Rise Skew                      : 37.5(ps)               
Fall Skew                      : 37.2(ps)               
Max. Rise Buffer Tran.         : 162.1(ps)              50(ps)              
Max. Fall Buffer Tran.         : 122.3(ps)              50(ps)              
Max. Rise Sink Tran.           : 89(ps)                 50(ps)              
Max. Fall Sink Tran.           : 83.2(ps)               50(ps)              
Min. Rise Buffer Tran.         : 22.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 21.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 50.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 49.3(ps)               0(ps)               

view setup1_analysis_view : skew = 37.5ps (required = 200ps)
view setup2_analysis_view : skew = 37.5ps (required = 200ps)
view setup3_analysis_view : skew = 37.5ps (required = 200ps)
view hold1_analysis_view : skew = 46.4ps (required = 200ps)
view hold2_analysis_view : skew = 46.4ps (required = 200ps)
view hold3_analysis_view : skew = 46.4ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'scan_clk' is redundant
View 'setup3_analysis_view' in clock tree 'scan_clk' is redundant
View 'hold2_analysis_view' in clock tree 'scan_clk' is redundant
View 'hold3_analysis_view' in clock tree 'scan_clk' is redundant
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'UART_CLK' is redundant
View 'setup3_analysis_view' in clock tree 'UART_CLK' is redundant
View 'hold2_analysis_view' in clock tree 'UART_CLK' is redundant
View 'hold3_analysis_view' in clock tree 'UART_CLK' is redundant
setting up for view 'setup1_analysis_view'...
setting up for view 'setup2_analysis_view'...
setting up for view 'setup3_analysis_view'...
setting up for view 'hold1_analysis_view'...
setting up for view 'hold2_analysis_view'...
setting up for view 'hold3_analysis_view'...
View 'setup2_analysis_view' in clock tree 'REF_CLK' is redundant
View 'setup3_analysis_view' in clock tree 'REF_CLK' is redundant
View 'hold2_analysis_view' in clock tree 'REF_CLK' is redundant
View 'hold3_analysis_view' in clock tree 'REF_CLK' is redundant
Selecting the worst MMMC view of clock tree 'scan_clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=398.7M) ***
Selecting the worst MMMC view of clock tree 'UART_CLK' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=398.7M) ***
Selecting the worst MMMC view of clock tree 'REF_CLK' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 mem=398.7M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'setup1_analysis_view' ...
The clock tree scan_clk has crossover cell(s).
The clock tree UART_CLK has crossover cell(s).
The clock tree REF_CLK has crossover cell(s).

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree scan_clk has reconvergent cell(s).

# Analysis View: setup1_analysis_view
********** Clock scan_clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 14
Nr. of Sinks                   : 411
Nr. of Buffer                  : 50
Nr. of Level (including gates) : 14
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_RX_TOP/FSM_RX1/cs_reg[0]/CK 1451.8(ps)
Min trig. edge delay at sink(R): U0_RX_TOP/parity_check_RX1/par_err_reg/CK 1315.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1315.6~1451.8(ps)      0~0(ps)             
Fall Phase Delay               : 1280.6~1592(ps)        0~0(ps)             
Trig. Edge Skew                : 136.2(ps)              200(ps)             
Rise Skew                      : 136.2(ps)              
Fall Skew                      : 311.4(ps)              
Max. Rise Buffer Tran.         : 263.6(ps)              50(ps)              
Max. Fall Buffer Tran.         : 174.9(ps)              50(ps)              
Max. Rise Sink Tran.           : 89(ps)                 50(ps)              
Max. Fall Sink Tran.           : 83.2(ps)               50(ps)              
Min. Rise Buffer Tran.         : 23(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 22.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 48(ps)                 0(ps)               
Min. Fall Sink Tran.           : 44.5(ps)               0(ps)               

view setup1_analysis_view : skew = 136.2ps (required = 200ps)
view setup2_analysis_view : skew = 136.2ps (required = 200ps)
view setup3_analysis_view : skew = 136.2ps (required = 200ps)
view hold1_analysis_view : skew = 78.1ps (required = 200ps)
view hold2_analysis_view : skew = 78.1ps (required = 200ps)
view hold3_analysis_view : skew = 78.1ps (required = 200ps)


Clock scan_clk has been routed. Routing guide will not be generated.
enter checking logic.
*** Look For Reconvergent Clock Component ***
The clock tree UART_CLK has reconvergent cell(s).

# Analysis View: setup1_analysis_view
********** Clock UART_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 10
Nr. of Sinks                   : 91
Nr. of Buffer                  : 22
Nr. of Level (including gates) : 13
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_RX_TOP/FSM_RX1/cs_reg[0]/CK 1441.6(ps)
Min trig. edge delay at sink(R): U0_TOP_TX/FSM1/cs_reg[0]/CK 1360.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1360.7~1441.6(ps)      0~0(ps)             
Fall Phase Delay               : 1329.9~1581.7(ps)      0~0(ps)             
Trig. Edge Skew                : 80.9(ps)               200(ps)             
Rise Skew                      : 80.9(ps)               
Fall Skew                      : 251.8(ps)              
Max. Rise Buffer Tran.         : 262.2(ps)              50(ps)              
Max. Fall Buffer Tran.         : 159.2(ps)              50(ps)              
Max. Rise Sink Tran.           : 65.7(ps)               50(ps)              
Max. Fall Sink Tran.           : 63.2(ps)               50(ps)              
Min. Rise Buffer Tran.         : 22.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 21.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 48(ps)                 0(ps)               
Min. Fall Sink Tran.           : 44.5(ps)               0(ps)               

view setup1_analysis_view : skew = 80.9ps (required = 200ps)
view setup2_analysis_view : skew = 80.9ps (required = 200ps)
view setup3_analysis_view : skew = 80.9ps (required = 200ps)
view hold1_analysis_view : skew = 16.8ps (required = 200ps)
view hold2_analysis_view : skew = 16.8ps (required = 200ps)
view hold3_analysis_view : skew = 16.8ps (required = 200ps)


Clock UART_CLK has been routed. Routing guide will not be generated.
enter checking logic.
*** Look For Reconvergent Clock Component ***
The clock tree REF_CLK has no reconvergent cell.

# Analysis View: setup1_analysis_view
********** Clock REF_CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 3
Nr. of Sinks                   : 320
Nr. of Buffer                  : 21
Nr. of Level (including gates) : 8
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[15][6]/CK 742.8(ps)
Min trig. edge delay at sink(R): U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[9][2]/CK 705.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 705.3~742.8(ps)        0~0(ps)             
Fall Phase Delay               : 782.6~819.8(ps)        0~0(ps)             
Trig. Edge Skew                : 37.5(ps)               200(ps)             
Rise Skew                      : 37.5(ps)               
Fall Skew                      : 37.2(ps)               
Max. Rise Buffer Tran.         : 162.1(ps)              50(ps)              
Max. Fall Buffer Tran.         : 122.3(ps)              50(ps)              
Max. Rise Sink Tran.           : 89(ps)                 50(ps)              
Max. Fall Sink Tran.           : 83.2(ps)               50(ps)              
Min. Rise Buffer Tran.         : 22.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 21.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 50.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 49.3(ps)               0(ps)               

view setup1_analysis_view : skew = 37.5ps (required = 200ps)
view setup2_analysis_view : skew = 37.5ps (required = 200ps)
view setup3_analysis_view : skew = 37.5ps (required = 200ps)
view hold1_analysis_view : skew = 46.4ps (required = 200ps)
view hold2_analysis_view : skew = 46.4ps (required = 200ps)
view hold3_analysis_view : skew = 46.4ps (required = 200ps)


Clock REF_CLK has been routed. Routing guide will not be generated.
enter checking logic.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide SYS_TOP.rguide ....
Clock Analysis (CPU Time 0:00:00.1)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End ckSynthesis (cpu=0:00:23.9, real=0:00:24.0, mem=398.7M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=398.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 66
There are 66 nets with 1 extra space.
routingBox: (0 0) (480940 400940)
coreBox:    (12300 12300) (468940 388940)
There are 66 prerouted nets with extraSpace.
Number of multi-gpin terms=393, multi-gpins=824, moved blk term=0/148

Phase 1a route (0:00:00.0 398.7M):
Est net length = 6.700e+04um = 3.784e+04H + 2.916e+04V
Usage: (19.3%H 19.1%V) = (5.449e+04um 6.337e+04um) = (26448 22079)
Obstruct: 126 = 0 (0.0%H) + 126 (1.6%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
Number obstruct path=32 reroute=0

There are 66 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 398.7M):
Usage: (19.3%H 19.2%V) = (5.446e+04um 6.340e+04um) = (26436 22089)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Phase 1c route (0:00:00.0 398.7M):
Usage: (19.2%H 19.1%V) = (5.438e+04um 6.334e+04um) = (26396 22071)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 398.7M):
Usage: (19.2%H 19.1%V) = (5.438e+04um 6.334e+04um) = (26396 22071)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 398.7M):
Usage: (19.2%H 19.1%V) = (5.438e+04um 6.334e+04um) = (26396 22071)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (19.2%H 19.1%V) = (5.438e+04um 6.334e+04um) = (26396 22071)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.01%
  1:	0	 0.00%	2	 0.03%
  2:	0	 0.00%	2	 0.03%
  3:	2	 0.03%	6	 0.08%
  4:	16	 0.20%	25	 0.32%
  5:	20	 0.25%	38	 0.49%
  6:	41	 0.52%	91	 1.17%
  7:	54	 0.68%	169	 2.16%
  8:	139	 1.75%	280	 3.59%
  9:	210	 2.65%	568	 7.27%
 10:	331	 4.17%	765	 9.80%
 11:	585	 7.37%	1072	13.73%
 12:	771	 9.72%	1350	17.29%
 13:	958	12.07%	1220	15.62%
 14:	1208	15.22%	1084	13.88%
 15:	1165	14.68%	1074	13.75%
 16:	1340	16.89%	17	 0.22%
 17:	648	 8.17%	17	 0.22%
 18:	332	 4.18%	22	 0.28%
 20:	115	 1.45%	6	 0.08%

Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 398.742M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 398.7M):
There are 66 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (19.7%H 19.6%V) = (5.567e+04um 6.483e+04um) = (27019 22589)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	2	 0.03%
  1:	0	 0.00%	3	 0.04%
  2:	1	 0.01%	1	 0.01%
  3:	8	 0.10%	15	 0.19%
  4:	20	 0.25%	30	 0.38%
  5:	27	 0.34%	48	 0.61%
  6:	45	 0.57%	100	 1.28%
  7:	60	 0.76%	173	 2.22%
  8:	148	 1.87%	310	 3.97%
  9:	233	 2.94%	576	 7.38%
 10:	332	 4.18%	726	 9.30%
 11:	601	 7.57%	1046	13.39%
 12:	759	 9.57%	1358	17.39%
 13:	965	12.16%	1224	15.67%
 14:	1209	15.24%	1062	13.60%
 15:	1157	14.58%	1074	13.75%
 16:	1293	16.29%	16	 0.20%
 17:	638	 8.04%	17	 0.22%
 18:	324	 4.08%	22	 0.28%
 20:	115	 1.45%	6	 0.08%



*** Completed Phase 1 route (0:00:00.1 398.7M) ***


Total length: 7.534e+04um, number of vias: 20586
M1(H) length: 2.603e+00um, number of vias: 9642
M2(V) length: 2.588e+04um, number of vias: 8819
M3(H) length: 3.479e+04um, number of vias: 1737
M4(V) length: 9.306e+03um, number of vias: 374
M5(H) length: 5.291e+03um, number of vias: 12
M6(V) length: 6.519e+01um, number of vias: 2
M7(H) length: 1.312e+01um
*** Completed Phase 2 route (0:00:00.1 398.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=398.7M) ***
Peak Memory Usage was 398.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=398.7M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 398.742M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.210  | -0.210  |  7.455  |  5.454  |   N/A   |  7.683  |
|           TNS (ns):| -0.210  | -0.210  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1244   |  1228   |   433   |    8    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 74.817%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 1.14 sec
Total Real time: 1.0 sec
Total Memory Usage: 398.742188 Mbytes
<CMD> getIoFlowFlag
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_postCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=398.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 66
There are 66 nets with 1 extra space.
routingBox: (0 0) (480940 400940)
coreBox:    (12300 12300) (468940 388940)
There are 66 prerouted nets with extraSpace.
Number of multi-gpin terms=393, multi-gpins=824, moved blk term=0/148

Phase 1a route (0:00:00.0 398.7M):
Est net length = 6.700e+04um = 3.784e+04H + 2.916e+04V
Usage: (19.3%H 19.1%V) = (5.449e+04um 6.337e+04um) = (26448 22079)
Obstruct: 126 = 0 (0.0%H) + 126 (1.6%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
Number obstruct path=32 reroute=0

There are 66 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 398.7M):
Usage: (19.3%H 19.2%V) = (5.446e+04um 6.340e+04um) = (26436 22089)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Phase 1c route (0:00:00.0 398.7M):
Usage: (19.2%H 19.1%V) = (5.438e+04um 6.334e+04um) = (26396 22071)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 398.7M):
Usage: (19.2%H 19.1%V) = (5.438e+04um 6.334e+04um) = (26396 22071)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 398.7M):
Usage: (19.2%H 19.1%V) = (5.438e+04um 6.334e+04um) = (26396 22071)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (19.2%H 19.1%V) = (5.438e+04um 6.334e+04um) = (26396 22071)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.01%
  1:	0	 0.00%	2	 0.03%
  2:	0	 0.00%	2	 0.03%
  3:	2	 0.03%	6	 0.08%
  4:	16	 0.20%	25	 0.32%
  5:	20	 0.25%	38	 0.49%
  6:	41	 0.52%	91	 1.17%
  7:	54	 0.68%	169	 2.16%
  8:	139	 1.75%	280	 3.59%
  9:	210	 2.65%	568	 7.27%
 10:	331	 4.17%	765	 9.80%
 11:	585	 7.37%	1072	13.73%
 12:	771	 9.72%	1350	17.29%
 13:	958	12.07%	1220	15.62%
 14:	1208	15.22%	1084	13.88%
 15:	1165	14.68%	1074	13.75%
 16:	1340	16.89%	17	 0.22%
 17:	648	 8.17%	17	 0.22%
 18:	332	 4.18%	22	 0.28%
 20:	115	 1.45%	6	 0.08%

Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 398.742M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 398.7M):
There are 66 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (19.7%H 19.6%V) = (5.567e+04um 6.483e+04um) = (27019 22589)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	2	 0.03%
  1:	0	 0.00%	3	 0.04%
  2:	1	 0.01%	1	 0.01%
  3:	8	 0.10%	15	 0.19%
  4:	20	 0.25%	30	 0.38%
  5:	27	 0.34%	48	 0.61%
  6:	45	 0.57%	100	 1.28%
  7:	60	 0.76%	173	 2.22%
  8:	148	 1.87%	310	 3.97%
  9:	233	 2.94%	576	 7.38%
 10:	332	 4.18%	726	 9.30%
 11:	601	 7.57%	1046	13.39%
 12:	759	 9.57%	1358	17.39%
 13:	965	12.16%	1224	15.67%
 14:	1209	15.24%	1062	13.60%
 15:	1157	14.58%	1074	13.75%
 16:	1293	16.29%	16	 0.20%
 17:	638	 8.04%	17	 0.22%
 18:	324	 4.08%	22	 0.28%
 20:	115	 1.45%	6	 0.08%



*** Completed Phase 1 route (0:00:00.1 398.7M) ***


Total length: 7.534e+04um, number of vias: 20586
M1(H) length: 2.603e+00um, number of vias: 9642
M2(V) length: 2.588e+04um, number of vias: 8819
M3(H) length: 3.479e+04um, number of vias: 1737
M4(V) length: 9.306e+03um, number of vias: 374
M5(H) length: 5.291e+03um, number of vias: 12
M6(V) length: 6.519e+01um, number of vias: 2
M7(H) length: 1.312e+01um
*** Completed Phase 2 route (0:00:00.0 398.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=398.7M) ***
Peak Memory Usage was 398.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=398.7M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 398.742M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.210  | -0.210  |  7.455  |  5.454  |   N/A   |  7.683  |
|           TNS (ns):| -0.210  | -0.210  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1244   |  1228   |   433   |    8    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 74.817%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.08 sec
Total Real time: 1.0 sec
Total Memory Usage: 398.742188 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_preCTS -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
*** Starting trialRoute (mem=398.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 66
There are 66 nets with 1 extra space.
routingBox: (0 0) (480940 400940)
coreBox:    (12300 12300) (468940 388940)
There are 66 prerouted nets with extraSpace.
Number of multi-gpin terms=393, multi-gpins=824, moved blk term=0/148

Phase 1a route (0:00:00.0 398.7M):
Est net length = 6.700e+04um = 3.784e+04H + 2.916e+04V
Usage: (19.3%H 19.1%V) = (5.449e+04um 6.337e+04um) = (26448 22079)
Obstruct: 126 = 0 (0.0%H) + 126 (1.6%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
Number obstruct path=32 reroute=0

There are 66 prerouted nets with extraSpace.
Phase 1b route (0:00:00.0 398.7M):
Usage: (19.3%H 19.2%V) = (5.446e+04um 6.340e+04um) = (26436 22089)
Overflow: 1 = 0 (0.00% H) + 1 (0.01% V)

Phase 1c route (0:00:00.0 398.7M):
Usage: (19.2%H 19.1%V) = (5.438e+04um 6.334e+04um) = (26396 22071)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 398.7M):
Usage: (19.2%H 19.1%V) = (5.438e+04um 6.334e+04um) = (26396 22071)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 398.7M):
Usage: (19.2%H 19.1%V) = (5.438e+04um 6.334e+04um) = (26396 22071)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (19.2%H 19.1%V) = (5.438e+04um 6.334e+04um) = (26396 22071)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.01%
  1:	0	 0.00%	2	 0.03%
  2:	0	 0.00%	2	 0.03%
  3:	2	 0.03%	6	 0.08%
  4:	16	 0.20%	25	 0.32%
  5:	20	 0.25%	38	 0.49%
  6:	41	 0.52%	91	 1.17%
  7:	54	 0.68%	169	 2.16%
  8:	139	 1.75%	280	 3.59%
  9:	210	 2.65%	568	 7.27%
 10:	331	 4.17%	765	 9.80%
 11:	585	 7.37%	1072	13.73%
 12:	771	 9.72%	1350	17.29%
 13:	958	12.07%	1220	15.62%
 14:	1208	15.22%	1084	13.88%
 15:	1165	14.68%	1074	13.75%
 16:	1340	16.89%	17	 0.22%
 17:	648	 8.17%	17	 0.22%
 18:	332	 4.18%	22	 0.28%
 20:	115	 1.45%	6	 0.08%

Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Memory Usage v0.144 (Current mem = 398.742M, initial mem = 62.238M) ***
Phase 1l route (0:00:00.1 398.7M):
There are 66 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (19.7%H 19.6%V) = (5.567e+04um 6.483e+04um) = (27019 22589)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	2	 0.03%
  1:	0	 0.00%	3	 0.04%
  2:	1	 0.01%	1	 0.01%
  3:	8	 0.10%	15	 0.19%
  4:	20	 0.25%	30	 0.38%
  5:	27	 0.34%	48	 0.61%
  6:	45	 0.57%	100	 1.28%
  7:	60	 0.76%	173	 2.22%
  8:	148	 1.87%	310	 3.97%
  9:	233	 2.94%	576	 7.38%
 10:	332	 4.18%	726	 9.30%
 11:	601	 7.57%	1046	13.39%
 12:	759	 9.57%	1358	17.39%
 13:	965	12.16%	1224	15.67%
 14:	1209	15.24%	1062	13.60%
 15:	1157	14.58%	1074	13.75%
 16:	1293	16.29%	16	 0.20%
 17:	638	 8.04%	17	 0.22%
 18:	324	 4.08%	22	 0.28%
 20:	115	 1.45%	6	 0.08%



*** Completed Phase 1 route (0:00:00.1 398.7M) ***


Total length: 7.534e+04um, number of vias: 20586
M1(H) length: 2.603e+00um, number of vias: 9642
M2(V) length: 2.588e+04um, number of vias: 8819
M3(H) length: 3.479e+04um, number of vias: 1737
M4(V) length: 9.306e+03um, number of vias: 374
M5(H) length: 5.291e+03um, number of vias: 12
M6(V) length: 6.519e+01um, number of vias: 2
M7(H) length: 1.312e+01um
*** Completed Phase 2 route (0:00:00.0 398.7M) ***

*** Finished all Phases (cpu=0:00:00.2 mem=398.7M) ***
Peak Memory Usage was 398.7M 
*** Finished trialRoute (cpu=0:00:00.2 mem=398.7M) ***

Default RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
RCMode: Default
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 398.742M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.075  |  0.075  |  0.099  |  2.204  |   N/A   |  0.163  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1244   |  1228   |   433   |    8    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 74.817%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.11 sec
Total Real time: 2.0 sec
Total Memory Usage: 398.742188 Mbytes
<CMD> refinePlace -preserveRouting
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=398.7M  mem(used)=0.0M***
Total net length = 6.151e+04 (3.522e+04 2.629e+04) (ext = 2.238e+03)
default core: bins with density >  0.75 = 16.1 % ( 9 / 56 )
<CMD> setNanoRouteMode -routeWithEco true
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
Begin checking placement ...
*info: Placed = 1864
*info: Unplaced = 0
Placement Density:74.82%(31799/42502)
Redoing specifyClockTree  -file Clock.ctstch  ...

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (66) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=398.7M) ***

globalDetailRoute

#Start globalDetailRoute on Fri Oct 31 01:05:06 2025
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         489           0        1287    72.65%
#  Metal 2        V         587           0        1287     0.00%
#  Metal 3        H         489           0        1287     0.00%
#  Metal 4        V         587           0        1287     0.00%
#  Metal 5        H         489           0        1287     0.00%
#  Metal 6        V         587           0        1287     0.00%
#  Metal 7        H         244           0        1287     0.00%
#  --------------------------------------------------------------
#  Total                   3472       0.00%        9009    10.38%
#
#  66 nets (2.63%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 398.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      8(0.62%)      4(0.31%)      4(0.31%)   (1.24%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      8(0.10%)      4(0.05%)      4(0.05%)   (0.19%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#
#Complete Global Routing.
#Total wire length = 77096 um.
#Total half perimeter of net bounding box = 63433 um.
#Total wire length on LAYER METAL1 = 1157 um.
#Total wire length on LAYER METAL2 = 25682 um.
#Total wire length on LAYER METAL3 = 31541 um.
#Total wire length on LAYER METAL4 = 11220 um.
#Total wire length on LAYER METAL5 = 6704 um.
#Total wire length on LAYER METAL6 = 400 um.
#Total wire length on LAYER METAL7 = 394 um.
#Total number of vias = 15188
#Up-Via Summary (total 15188):
#           
#-----------------------
#  Metal 1         7532
#  Metal 2         5758
#  Metal 3         1458
#  Metal 4          375
#  Metal 5           43
#  Metal 6           22
#-----------------------
#                 15188 
#
#Max overcon = 3 tracks.
#Total overcon = 0.19%.
#Worst layer Gcell overcon rate = 1.24%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 398.00 (Mb)
#Peak memory = 430.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 34
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 399.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 3
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 399.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 399.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 399.00 (Mb)
#Complete Detail Routing.
#Total wire length = 75989 um.
#Total half perimeter of net bounding box = 63433 um.
#Total wire length on LAYER METAL1 = 2888 um.
#Total wire length on LAYER METAL2 = 23627 um.
#Total wire length on LAYER METAL3 = 32772 um.
#Total wire length on LAYER METAL4 = 10841 um.
#Total wire length on LAYER METAL5 = 5281 um.
#Total wire length on LAYER METAL6 = 441 um.
#Total wire length on LAYER METAL7 = 139 um.
#Total number of vias = 22632
#Up-Via Summary (total 22632):
#           
#-----------------------
#  Metal 1         9772
#  Metal 2         9953
#  Metal 3         2410
#  Metal 4          446
#  Metal 5           41
#  Metal 6           10
#-----------------------
#                 22632 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#
#Total wire length = 75989 um.
#Total half perimeter of net bounding box = 63433 um.
#Total wire length on LAYER METAL1 = 2888 um.
#Total wire length on LAYER METAL2 = 23627 um.
#Total wire length on LAYER METAL3 = 32772 um.
#Total wire length on LAYER METAL4 = 10841 um.
#Total wire length on LAYER METAL5 = 5281 um.
#Total wire length on LAYER METAL6 = 441 um.
#Total wire length on LAYER METAL7 = 139 um.
#Total number of vias = 22632
#Up-Via Summary (total 22632):
#           
#-----------------------
#  Metal 1         9772
#  Metal 2         9953
#  Metal 3         2410
#  Metal 4          446
#  Metal 5           41
#  Metal 6           10
#-----------------------
#                 22632 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 12.00 (Mb)
#Total memory = 410.00 (Mb)
#Peak memory = 430.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 12.00 (Mb)
#Total memory = 410.00 (Mb)
#Peak memory = 430.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Oct 31 01:05:11 2025
#

detailRoute

#Start detailRoute on Fri Oct 31 01:05:11 2025
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#Complete Detail Routing.
#Total wire length = 75989 um.
#Total half perimeter of net bounding box = 63433 um.
#Total wire length on LAYER METAL1 = 2888 um.
#Total wire length on LAYER METAL2 = 23627 um.
#Total wire length on LAYER METAL3 = 32772 um.
#Total wire length on LAYER METAL4 = 10841 um.
#Total wire length on LAYER METAL5 = 5281 um.
#Total wire length on LAYER METAL6 = 441 um.
#Total wire length on LAYER METAL7 = 139 um.
#Total number of vias = 22632
#Up-Via Summary (total 22632):
#           
#-----------------------
#  Metal 1         9772
#  Metal 2         9953
#  Metal 3         2410
#  Metal 4          446
#  Metal 5           41
#  Metal 6           10
#-----------------------
#                 22632 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for via minimization ...
#Total wire length = 76382 um.
#Total half perimeter of net bounding box = 63433 um.
#Total wire length on LAYER METAL1 = 2221 um.
#Total wire length on LAYER METAL2 = 30498 um.
#Total wire length on LAYER METAL3 = 30447 um.
#Total wire length on LAYER METAL4 = 8514 um.
#Total wire length on LAYER METAL5 = 4358 um.
#Total wire length on LAYER METAL6 = 265 um.
#Total wire length on LAYER METAL7 = 79 um.
#Total number of vias = 18848
#Up-Via Summary (total 18848):
#           
#-----------------------
#  Metal 1         9563
#  Metal 2         7448
#  Metal 3         1546
#  Metal 4          269
#  Metal 5           18
#  Metal 6            4
#-----------------------
#                 18848 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#Complete routing via minimization.
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 409.00 (Mb)
#
#Total wire length = 76382 um.
#Total half perimeter of net bounding box = 63433 um.
#Total wire length on LAYER METAL1 = 2221 um.
#Total wire length on LAYER METAL2 = 30498 um.
#Total wire length on LAYER METAL3 = 30447 um.
#Total wire length on LAYER METAL4 = 8514 um.
#Total wire length on LAYER METAL5 = 4358 um.
#Total wire length on LAYER METAL6 = 265 um.
#Total wire length on LAYER METAL7 = 79 um.
#Total number of vias = 18848
#Up-Via Summary (total 18848):
#           
#-----------------------
#  Metal 1         9563
#  Metal 2         7448
#  Metal 3         1546
#  Metal 4          269
#  Metal 5           18
#  Metal 6            4
#-----------------------
#                 18848 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#
#detailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = -1.00 (Mb)
#Total memory = 409.00 (Mb)
#Peak memory = 430.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Fri Oct 31 01:05:17 2025
#

detailRoute

#Start detailRoute on Fri Oct 31 01:05:17 2025
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 409.00 (Mb)
#Total wire length = 76382 um.
#Total half perimeter of net bounding box = 63433 um.
#Total wire length on LAYER METAL1 = 2221 um.
#Total wire length on LAYER METAL2 = 30498 um.
#Total wire length on LAYER METAL3 = 30447 um.
#Total wire length on LAYER METAL4 = 8514 um.
#Total wire length on LAYER METAL5 = 4358 um.
#Total wire length on LAYER METAL6 = 265 um.
#Total wire length on LAYER METAL7 = 79 um.
#Total number of vias = 18848
#Total number of multi-cut vias = 5766 ( 30.6%)
#Total number of single cut vias = 13082 ( 69.4%)
#Up-Via Summary (total 18848):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7512 ( 78.6%)      2051 ( 21.4%)       9563
#  Metal 2        4644 ( 62.4%)      2804 ( 37.6%)       7448
#  Metal 3         895 ( 57.9%)       651 ( 42.1%)       1546
#  Metal 4          31 ( 11.5%)       238 ( 88.5%)        269
#  Metal 5           0 (  0.0%)        18 (100.0%)         18
#  Metal 6           0 (  0.0%)         4 (100.0%)          4
#-----------------------------------------------------------
#                13082 ( 69.4%)      5766 ( 30.6%)      18848 
#
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 409.00 (Mb)
#CELL_VIEW SYS_TOP,init has no DRC violation.
#Post Route via swapping is done.
#
#detailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 409.00 (Mb)
#Peak memory = 430.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 5
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Fri Oct 31 01:05:18 2025
#

detailRoute

#Start detailRoute on Fri Oct 31 01:05:18 2025
#
Using detail cap. scale factor for clock nets.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 409.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 409.00 (Mb)
#Complete Detail Routing.
#Total wire length = 76382 um.
#Total half perimeter of net bounding box = 63433 um.
#Total wire length on LAYER METAL1 = 2221 um.
#Total wire length on LAYER METAL2 = 30498 um.
#Total wire length on LAYER METAL3 = 30447 um.
#Total wire length on LAYER METAL4 = 8514 um.
#Total wire length on LAYER METAL5 = 4358 um.
#Total wire length on LAYER METAL6 = 265 um.
#Total wire length on LAYER METAL7 = 79 um.
#Total number of vias = 18848
#Total number of multi-cut vias = 5766 ( 30.6%)
#Total number of single cut vias = 13082 ( 69.4%)
#Up-Via Summary (total 18848):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7512 ( 78.6%)      2051 ( 21.4%)       9563
#  Metal 2        4644 ( 62.4%)      2804 ( 37.6%)       7448
#  Metal 3         895 ( 57.9%)       651 ( 42.1%)       1546
#  Metal 4          31 ( 11.5%)       238 ( 88.5%)        269
#  Metal 5           0 (  0.0%)        18 (100.0%)         18
#  Metal 6           0 (  0.0%)         4 (100.0%)          4
#-----------------------------------------------------------
#                13082 ( 69.4%)      5766 ( 30.6%)      18848 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 409.00 (Mb)
#
#Total wire length = 76382 um.
#Total half perimeter of net bounding box = 63433 um.
#Total wire length on LAYER METAL1 = 2221 um.
#Total wire length on LAYER METAL2 = 30498 um.
#Total wire length on LAYER METAL3 = 30447 um.
#Total wire length on LAYER METAL4 = 8514 um.
#Total wire length on LAYER METAL5 = 4358 um.
#Total wire length on LAYER METAL6 = 265 um.
#Total wire length on LAYER METAL7 = 79 um.
#Total number of vias = 18848
#Total number of multi-cut vias = 5766 ( 30.6%)
#Total number of single cut vias = 13082 ( 69.4%)
#Up-Via Summary (total 18848):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7512 ( 78.6%)      2051 ( 21.4%)       9563
#  Metal 2        4644 ( 62.4%)      2804 ( 37.6%)       7448
#  Metal 3         895 ( 57.9%)       651 ( 42.1%)       1546
#  Metal 4          31 ( 11.5%)       238 ( 88.5%)        269
#  Metal 5           0 (  0.0%)        18 (100.0%)         18
#  Metal 6           0 (  0.0%)         4 (100.0%)          4
#-----------------------------------------------------------
#                13082 ( 69.4%)      5766 ( 30.6%)      18848 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#
#detailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 409.00 (Mb)
#Peak memory = 430.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Fri Oct 31 01:05:19 2025
#
<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Oct 31 01:05:43 2025

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 200.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SI[4]: Found a geometry with bounding box (-0.10,30.10) (0.10,30.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Oct 31 01:05:43 2025
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Oct 31 01:05:45 2025

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 200.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SI[4]: Found a geometry with bounding box (-0.10,30.10) (0.10,30.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Oct 31 01:05:45 2025
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 409.7) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.1  MEM: 31.9M)

<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 409.7) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.0  MEM: 31.9M)

<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_ZR5uak_6734.rcdb.d  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 409.7M)
Creating parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0081% (CPU Time= 0:00:00.0  MEM= 409.7M)
Extracted 20.0072% (CPU Time= 0:00:00.0  MEM= 409.7M)
Extracted 30.0063% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 40.0054% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 50.009% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 60.0081% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 70.0072% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 80.0063% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 90.0054% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 409.7M)
Nr. Extracted Resistors     : 41160
Nr. Extracted Ground Cap.   : 43585
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 409.738M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.091  | -0.091  |  7.601  |  5.495  |   N/A   |  7.722  |
|           TNS (ns):| -0.091  | -0.091  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1244   |  1228   |   433   |    8    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 74.817%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.13 sec
Total Real time: 1.0 sec
Total Memory Usage: 409.742188 Mbytes
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 409.7M **
Begin checking placement ...
*info: Placed = 1864
*info: Unplaced = 0
Placement Density:74.82%(31799/42502)
setExtractRCMode -reduce 0.0 -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_ZR5uak_6734.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 409.7M)
Closing parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d'. 2451 times net's RC data read were performed.
Creating parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0081% (CPU Time= 0:00:00.0  MEM= 409.7M)
Extracted 20.0072% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 30.0063% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 40.0054% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 50.009% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 60.0081% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 70.0072% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 80.0063% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 90.0054% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 409.7M)
Nr. Extracted Resistors     : 41160
Nr. Extracted Ground Cap.   : 43585
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 409.738M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 409.7M)
Number of Loop : 0
Start delay calculation (mem=409.738M)...
delayCal using detail RC...
Opening parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d' for reading.
Read RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Using Direct Access RCDB ...
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 409.7M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Delay calculation completed.
(0:00:00.2 409.742M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 409.7M)
Number of Loop : 0
Start delay calculation (mem=409.742M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.1 409.742M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 409.7M)
Number of Loop : 0
Start delay calculation (mem=409.742M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.0 409.742M 0)
*** CDM Built up (cpu=0:00:00.5  mem= 409.7M) ***
-holdSdfFile {}                         # string, default=""
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.091  |
|           TNS (ns):| -0.091  |
|    Violating Paths:|    1    |
|          All Paths:|  1244   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 74.817%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 409.7M **
*** Timing NOT met, worst failing slack is -0.091
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -0.091
*** Check timing (0:00:00.0)
Info: 66 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=409.7M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : on (3 views)
Incr. DC    : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 0%

density before = 74.817%
total 2385 net, 0 ipo_ignored
total 9110 term, 0 ipo_ignored
total 1930 comb inst, 66 fixed, 8 dont_touch, 0 no_footp
total 414 seq inst, 414 fixed, 0 dont_touch, 0 no_footp
total 108 footprint(s)
   2 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
   0 footprint(s) with 2 cell(s)
  16 footprint(s) with 3 cell(s)
  33 footprint(s) with 4 cell(s)
  21 footprint(s) with 5 cell(s)
   5 footprint(s) with 6 cell(s)
  17 footprint(s) with 7 cell(s)
   5 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   8 footprint(s) with 10+ cell(s)


Estimated WNS = -0.091ns, TNS = -0.091ns (cpu=0:00:00.1 mem=409.7M)

Iter 0 ...

Collected 122 nets for fixing
Evaluate 269(1038) resize, Select 111 cand. (cpu=0:00:02.4 mem=409.7M)

Commit 14 cand, 4 upSize, 6 downSize, 4 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.4 mem=409.7M)

Calc. DC (cpu=0:00:02.4 mem=409.7M) ***

Estimated WNS = 0.028ns, TNS = 0.000ns (cpu=0:00:02.5 mem=409.7M)
*summary:     14 instances changed cell type
density after = 74.812%

*** Finish Post Route Setup Fixing (cpu=0:00:02.5 mem=409.7M) ***

Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 409.7M)
Number of Loop : 0
Start delay calculation (mem=409.742M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.1 409.742M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 409.7M)
Number of Loop : 0
Start delay calculation (mem=409.742M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.1 409.742M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 409.7M)
Number of Loop : 0
Start delay calculation (mem=409.742M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.0 409.742M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 409.7M) ***
Info: 66 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=409.7M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : on (3 views)
Incr. DC    : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 0%

density before = 74.812%
total 2385 net, 0 ipo_ignored
total 9110 term, 0 ipo_ignored
total 1930 comb inst, 66 fixed, 8 dont_touch, 0 no_footp
total 414 seq inst, 414 fixed, 0 dont_touch, 0 no_footp
total 108 footprint(s)
   2 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
   0 footprint(s) with 2 cell(s)
  16 footprint(s) with 3 cell(s)
  33 footprint(s) with 4 cell(s)
  21 footprint(s) with 5 cell(s)
   5 footprint(s) with 6 cell(s)
  17 footprint(s) with 7 cell(s)
   5 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   8 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX10M) :
  CLKBUFX1M BUFX2M CLKBUFX2M CLKBUFX3M(s) BUFX3M
  BUFX4M CLKBUFX4M BUFX5M CLKBUFX6M BUFX6M
  BUFX8M CLKBUFX8M BUFX10M BUFX12M CLKBUFX12M
  BUFX14M CLKBUFX16M BUFX16M BUFX18M BUFX20M
  CLKBUFX20M CLKBUFX24M BUFX24M CLKBUFX32M BUFX32M(s)
  CLKBUFX40M


Estimated WNS = 0.028ns, TNS = 0.000ns (cpu=0:00:00.2 mem=409.7M)
*summary:      0 instances changed cell type
density after = 74.812%

*** Finish Post Route Setup Fixing (cpu=0:00:00.2 mem=409.7M) ***

Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*** Timing Is met
*** Check timing (0:00:00.0)
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         5.74 um
  inst (U0_ALU/mult_28/U50) with max move: (166.46, 46.33) -> (169.33, 49.2)
  mean    (X+Y) =         1.00 um
Total instances moved : 171
*** cpu=0:00:00.0   mem=409.7M  mem(used)=0.0M***
Total net length = 6.189e+04 (3.513e+04 2.676e+04) (ext = 2.233e+03)
default core: bins with density >  0.75 = 16.1 % ( 9 / 56 )
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     Summary (cpu=0.06min real=0.05min mem=409.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.028  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1244   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 74.812%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 409.7M **
*** Timing Is met
*** Check timing (0:00:00.1)
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Fri Oct 31 01:08:53 2025
#
Closing parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d'. 2451 times net's RC data read were performed.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#WARNING (NRDB-874) Net U0_ALU/div_29/FE_RN_168_0 is completely routed, but has dangling wires. NanoRoute will remove these dangling wires.
#328 routed nets are extracted.
#    308 (12.28%) extracted nets are partially routed.
#2123 routed nets are imported.
#58 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2509.
#Number of eco nets is 308
#
#Start data preparation...
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         489           0        1287    72.65%
#  Metal 2        V         587           0        1287     0.00%
#  Metal 3        H         489           0        1287     0.00%
#  Metal 4        V         587           0        1287     0.00%
#  Metal 5        H         489           0        1287     0.00%
#  Metal 6        V         587           0        1287     0.00%
#  Metal 7        H         244           0        1287     0.00%
#  --------------------------------------------------------------
#  Total                   3472       0.00%        9009    10.38%
#
#  66 nets (2.63%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 409.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 409.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-6)         (7-9)       (10-13)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      7(1.16%)      0(0.00%)      0(0.00%)      0(0.00%)   (1.16%)
#   Metal 2     82(6.37%)     31(2.41%)     17(1.32%)      9(0.70%)   (10.8%)
#   Metal 3     42(3.26%)      6(0.47%)      5(0.39%)      0(0.00%)   (4.12%)
#   Metal 4      5(0.39%)      2(0.16%)      0(0.00%)      0(0.00%)   (0.54%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    136(1.63%)     39(0.47%)     22(0.26%)      9(0.11%)   (2.48%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 13
#
#Complete Global Routing.
#Total wire length = 76285 um.
#Total half perimeter of net bounding box = 63485 um.
#Total wire length on LAYER METAL1 = 2210 um.
#Total wire length on LAYER METAL2 = 30351 um.
#Total wire length on LAYER METAL3 = 30513 um.
#Total wire length on LAYER METAL4 = 8508 um.
#Total wire length on LAYER METAL5 = 4358 um.
#Total wire length on LAYER METAL6 = 265 um.
#Total wire length on LAYER METAL7 = 79 um.
#Total number of vias = 18687
#Total number of multi-cut vias = 5708 ( 30.5%)
#Total number of single cut vias = 12979 ( 69.5%)
#Up-Via Summary (total 18687):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7444 ( 78.8%)      2006 ( 21.2%)       9450
#  Metal 2        4607 ( 62.2%)      2794 ( 37.8%)       7401
#  Metal 3         897 ( 58.1%)       648 ( 41.9%)       1545
#  Metal 4          31 ( 11.5%)       238 ( 88.5%)        269
#  Metal 5           0 (  0.0%)        18 (100.0%)         18
#  Metal 6           0 (  0.0%)         4 (100.0%)          4
#-----------------------------------------------------------
#                12979 ( 69.5%)      5708 ( 30.5%)      18687 
#
#Max overcon = 13 tracks.
#Total overcon = 2.48%.
#Worst layer Gcell overcon rate = 10.80%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 409.00 (Mb)
#Peak memory = 441.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 23.3% of the total area was rechecked for DRC, and 20.0% required routing.
#12.3% of the total area is being checked for drcs
#    number of violations = 54
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 410.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 410.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#Complete Detail Routing.
#Total wire length = 76259 um.
#Total half perimeter of net bounding box = 63485 um.
#Total wire length on LAYER METAL1 = 2247 um.
#Total wire length on LAYER METAL2 = 29623 um.
#Total wire length on LAYER METAL3 = 30571 um.
#Total wire length on LAYER METAL4 = 8785 um.
#Total wire length on LAYER METAL5 = 4687 um.
#Total wire length on LAYER METAL6 = 266 um.
#Total wire length on LAYER METAL7 = 79 um.
#Total number of vias = 19396
#Total number of multi-cut vias = 5159 ( 26.6%)
#Total number of single cut vias = 14237 ( 73.4%)
#Up-Via Summary (total 19396):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7769 ( 81.1%)      1808 ( 18.9%)       9577
#  Metal 2        5173 ( 66.8%)      2573 ( 33.2%)       7746
#  Metal 3        1162 ( 67.8%)       552 ( 32.2%)       1714
#  Metal 4         131 ( 39.1%)       204 ( 60.9%)        335
#  Metal 5           2 ( 10.0%)        18 ( 90.0%)         20
#  Metal 6           0 (  0.0%)         4 (100.0%)          4
#-----------------------------------------------------------
#                14237 ( 73.4%)      5159 ( 26.6%)      19396 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 409.00 (Mb)
#
#Total wire length = 76259 um.
#Total half perimeter of net bounding box = 63485 um.
#Total wire length on LAYER METAL1 = 2247 um.
#Total wire length on LAYER METAL2 = 29623 um.
#Total wire length on LAYER METAL3 = 30571 um.
#Total wire length on LAYER METAL4 = 8785 um.
#Total wire length on LAYER METAL5 = 4687 um.
#Total wire length on LAYER METAL6 = 266 um.
#Total wire length on LAYER METAL7 = 79 um.
#Total number of vias = 19396
#Total number of multi-cut vias = 5159 ( 26.6%)
#Total number of single cut vias = 14237 ( 73.4%)
#Up-Via Summary (total 19396):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7769 ( 81.1%)      1808 ( 18.9%)       9577
#  Metal 2        5173 ( 66.8%)      2573 ( 33.2%)       7746
#  Metal 3        1162 ( 67.8%)       552 ( 32.2%)       1714
#  Metal 4         131 ( 39.1%)       204 ( 60.9%)        335
#  Metal 5           2 ( 10.0%)        18 ( 90.0%)         20
#  Metal 6           0 (  0.0%)         4 (100.0%)          4
#-----------------------------------------------------------
#                14237 ( 73.4%)      5159 ( 26.6%)      19396 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 409.00 (Mb)
#Peak memory = 441.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 409.00 (Mb)
#Peak memory = 441.00 (Mb)
#Number of warnings = 1
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Oct 31 01:08:55 2025
#
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 409.7M **
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_ZR5uak_6734.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 409.7M)
Creating parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 20.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 30.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 40.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 50.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 60.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 70.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 80.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 90.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 409.7M)
Nr. Extracted Resistors     : 41236
Nr. Extracted Ground Cap.   : 43663
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 409.738M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 409.7M **
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.074  |  0.074  |  7.601  |  5.495  |   N/A   |  7.722  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1244   |  1228   |   433   |    8    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 74.812%
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 409.7M **
*** Finished optDesign ***
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_ZR5uak_6734.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 409.7M)
Closing parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d'. 2451 times net's RC data read were performed.
Creating parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 20.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 30.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 40.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 50.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 60.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 70.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 80.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 90.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 409.7M)
Nr. Extracted Resistors     : 41236
Nr. Extracted Ground Cap.   : 43663
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 409.738M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.522  | -0.230  | -0.522  |  2.778  |   N/A   |  0.368  |
|           TNS (ns):| -38.023 | -0.441  | -37.581 |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   132   |    2    |   130   |    0    |   N/A   |    0    |
|          All Paths:|  1244   |  1228   |   433   |    8    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 74.812%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.05 sec
Total Real time: 1.0 sec
Total Memory Usage: 409.742188 Mbytes
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 409.7M **
Begin checking placement ...
*info: Placed = 1864
*info: Unplaced = 0
Placement Density:74.81%(31797/42502)
setExtractRCMode -reduce 0.0 -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_ZR5uak_6734.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 409.7M)
Closing parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d'. 2451 times net's RC data read were performed.
Creating parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0092% (CPU Time= 0:00:00.0  MEM= 409.7M)
Extracted 20.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 30.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 40.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 50.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 60.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 70.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 80.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 90.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 409.7M)
Nr. Extracted Resistors     : 41236
Nr. Extracted Ground Cap.   : 43663
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 409.738M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 409.7M)
Number of Loop : 0
Start delay calculation (mem=409.738M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
delayCal using detail RC...
Opening parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d' for reading.
Read RCDB with uncompressed RC data. Compressed RCDB mode disabled.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 409.7M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Delay calculation completed.
(0:00:00.2 409.742M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 409.7M)
Number of Loop : 0
Start delay calculation (mem=409.742M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.1 409.742M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 409.7M)
Number of Loop : 0
Start delay calculation (mem=409.742M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.1 409.742M 0)
*** CDM Built up (cpu=0:00:00.6  mem= 409.7M) ***
-holdSdfFile {}                         # string, default=""
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.074  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1244   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 74.812%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 409.7M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 409.7M **
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.074  |  0.074  |  7.601  |  5.495  |   N/A   |  7.722  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1244   |  1228   |   433   |    8    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 74.812%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 409.7M **
*** Finished optDesign ***
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 409.7M **
Begin checking placement ...
*info: Placed = 1864
*info: Unplaced = 0
Placement Density:74.81%(31797/42502)
setExtractRCMode -reduce 0.0 -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY4X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY3X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY2X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           DLY1X4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX1M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX2M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX3M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX4M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX5M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX6M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:            BUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:         CLKBUFX8M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX10M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX12M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX14M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX16M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX18M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX20M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX24M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:           BUFX32M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
*info:        CLKBUFX40M         -   scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
-holdSdfFile {}                         # string, default=""
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_ZR5uak_6734.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 409.7M)
Closing parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d'. 2451 times net's RC data read were performed.
Creating parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 20.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 30.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 40.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 50.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 60.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 70.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 80.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 90.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 409.7M)
Nr. Extracted Resistors     : 41236
Nr. Extracted Ground Cap.   : 43663
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 409.738M)
*** Started fixing hold violations - preprocessing (totcpu=0:06:56, mem=409.7M)
Setting analysis mode to hold ...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 409.7M)
Number of Loop : 0
Start delay calculation (mem=409.738M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
delayCal using detail RC...
Opening parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d' for reading.
Read RCDB with uncompressed RC data. Compressed RCDB mode disabled.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 409.7M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Delay calculation completed.
(0:00:00.2 409.742M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 409.7M)
Number of Loop : 0
Start delay calculation (mem=409.742M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.0 409.742M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 409.7M)
Number of Loop : 0
Start delay calculation (mem=409.742M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.0 409.742M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 409.7M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.522 ns 
 TNS         : -38.023 ns 
 Viol paths  : 132 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing (totcpu=0:06:56, mem=409.7M)
Setting analysis mode to setup ...
Info: 66 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
    0.074 ns      0.074 ns  setup1_analysis_view
    3.383 ns      3.383 ns  setup2_analysis_view
    5.495 ns      7.786 ns  setup3_analysis_view
--------------------------------------------------- 
 reg2reg Best WS  : 7.786 ns 
 reg2reg WS  : 0.074 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 0.074 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (totcpu=0:06:57, mem=409.7M)

------------------------------------------------------------
            Initial Summary                              
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.074  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1244   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.522  |
|           TNS (ns):| -38.023 |
|    Violating Paths:|   132   |
|          All Paths:|  1244   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 74.812%
------------------------------------------------------------
Info: 66 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:01.4, totcpu=0:06:57, mem=409.7M)
Density before buffering = 0.748 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   DLY4X1M    8.0   0.971/0.956 (0.200/0.200, 0.011)   0.391/0.396 (0.089/0.089, 0.011)
*Info:   DLY3X1M    8.0   0.778/0.734 (0.200/0.200, 0.011)   0.313/0.299 (0.089/0.089, 0.011)
*Info:   DLY2X1M    8.0   0.594/0.535 (0.200/0.200, 0.011)   0.239/0.215 (0.089/0.089, 0.011)
*Info:   DLY1X1M    8.0   0.420/0.369 (0.200/0.200, 0.011)   0.167/0.147 (0.089/0.089, 0.011)
*Info:   DLY4X4M    10.0   0.957/0.853 (0.200/0.200, 0.044)   0.423/0.381 (0.089/0.089, 0.044)
*Info:   DLY3X4M    10.0   0.768/0.648 (0.200/0.200, 0.044)   0.340/0.285 (0.089/0.089, 0.044)
*Info:   DLY2X4M    10.0   0.591/0.471 (0.200/0.200, 0.044)   0.261/0.203 (0.089/0.089, 0.044)
*Info:   DLY1X4M    10.0   0.425/0.330 (0.200/0.200, 0.044)   0.185/0.139 (0.089/0.089, 0.044)
*Info: 
*Info:   CLKBUFX1M    4.0   0.230/0.224 (0.200/0.200, 0.011)   0.096/0.092 (0.089/0.089, 0.011)
*Info:   BUFX2M    4.0   0.237/0.231 (0.200/0.200, 0.022)   0.102/0.098 (0.089/0.089, 0.022)
*Info:   CLKBUFX2M    4.0   0.274/0.241 (0.200/0.200, 0.022)   0.117/0.100 (0.089/0.089, 0.022)
*Info:   CLKBUFX3M    5.0   0.300/0.262 (0.200/0.200, 0.033)   0.131/0.109 (0.089/0.089, 0.033)
*Info:   BUFX3M    5.0   0.227/0.235 (0.200/0.200, 0.033)   0.100/0.101 (0.089/0.089, 0.033)
*Info:   BUFX4M    5.0   0.221/0.232 (0.200/0.200, 0.044)   0.097/0.100 (0.089/0.089, 0.044)
*Info:   CLKBUFX4M    5.0   0.308/0.266 (0.200/0.200, 0.044)   0.136/0.112 (0.089/0.089, 0.044)
*Info:   BUFX5M    6.0   0.223/0.238 (0.200/0.200, 0.055)   0.098/0.103 (0.089/0.089, 0.055)
*Info:   CLKBUFX6M    6.0   0.286/0.282 (0.200/0.200, 0.066)   0.126/0.121 (0.089/0.089, 0.066)
*Info:   BUFX6M    7.0   0.216/0.229 (0.200/0.200, 0.066)   0.096/0.098 (0.089/0.089, 0.066)
*Info:   BUFX8M    8.0   0.214/0.236 (0.200/0.200, 0.088)   0.095/0.103 (0.089/0.089, 0.088)
*Info:   CLKBUFX8M    8.0   0.288/0.277 (0.200/0.200, 0.088)   0.128/0.120 (0.089/0.089, 0.088)
*info:
*info: Hold fixing prefix "FE_PHC" starts with 0
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: hold1_analysis_view 
	WNS: 0.090 
	TNS: 0.000 
	VP: 0 
	WNS-Term: U0_ASYNC_FIFO/bit_sync_raddr/R2_reg[1]/D 
View: hold2_analysis_view 
	WNS: 0.069 
	TNS: 0.000 
	VP: 0 
	WNS-Term: U0_DATA_SYNC/sync_reg_reg[0]/D 
View: hold3_analysis_view 
	WNS: 0.041 
	TNS: 0.000 
	VP: 0 
	WNS-Term: U1_RST_SYN/rst_shift_reg_reg[0]/SI 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: setup1_analysis_view 
	WNS: 0.074 
	TNS: 0.000 
	VP: 0 
	WNS-Term:U0_Register_File/regfile_reg[1][2]/Q 
View: setup2_analysis_view 
	WNS: 3.383 
	TNS: 0.000 
	VP: 0 
	WNS-Term:U0_Register_File/regfile_reg[2][5]/Q 
View: setup3_analysis_view 
	WNS: 5.495 
	TNS: 0.000 
	VP: 0 
	WNS-Term:U0_ASYNC_FIFO/fifo_mem_cntrl/mem_reg[5][5]/Q 
--------------------------------------------------- 
Density after buffering = 0.750 (fixHold)
*info:
*info: A total of 4 net(s) have been evaluated for adding cells
*info:            4 net(s): Added a total of 10 cells to fix/reduce hold violation
*info:
*info:
*info: Summary: 
*info:            8 cells of type 'DLY4X1M' used
*info:            2 cells of type 'DLY3X1M' used
*info:
*** Finished hold time fix (CPU=0:00:02.5, totcpu=0:06:58, mem=409.7M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=409.7M  mem(used)=0.0M***
Total net length = 6.195e+04 (3.511e+04 2.684e+04) (ext = 2.272e+03)
default core: bins with density >  0.75 = 16.1 % ( 9 / 56 )
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 409.7M **
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Fri Oct 31 01:14:24 2025
#
Closing parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d'. 2451 times net's RC data read were performed.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version v08.10-p008 NR081027-0018/USR58-UB
#Merging special wires...
#4 routed nets are extracted.
#    4 (0.16%) extracted nets are partially routed.
#2447 routed nets are imported.
#10 (0.40%) nets are without wires.
#58 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 2519.
#Number of eco nets is 4
#
#Start data preparation...
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         489           0        1287    73.04%
#  Metal 2        V         587           0        1287     0.00%
#  Metal 3        H         489           0        1287     0.00%
#  Metal 4        V         587           0        1287     0.00%
#  Metal 5        H         489           0        1287     0.00%
#  Metal 6        V         587           0        1287     0.00%
#  Metal 7        H         244           0        1287     0.00%
#  --------------------------------------------------------------
#  Total                   3472       0.00%        9009    10.43%
#
#  66 nets (2.62%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 409.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 409.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      5(0.39%)      3(0.23%)   (0.62%)
#   Metal 3      1(0.08%)      0(0.00%)   (0.08%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      6(0.07%)      3(0.04%)   (0.11%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total wire length = 76418 um.
#Total half perimeter of net bounding box = 63686 um.
#Total wire length on LAYER METAL1 = 2247 um.
#Total wire length on LAYER METAL2 = 29633 um.
#Total wire length on LAYER METAL3 = 30620 um.
#Total wire length on LAYER METAL4 = 8886 um.
#Total wire length on LAYER METAL5 = 4687 um.
#Total wire length on LAYER METAL6 = 266 um.
#Total wire length on LAYER METAL7 = 79 um.
#Total number of vias = 19431
#Total number of multi-cut vias = 5156 ( 26.5%)
#Total number of single cut vias = 14275 ( 73.5%)
#Up-Via Summary (total 19431):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7782 ( 81.1%)      1808 ( 18.9%)       9590
#  Metal 2        5187 ( 66.9%)      2572 ( 33.1%)       7759
#  Metal 3        1173 ( 68.1%)       550 ( 31.9%)       1723
#  Metal 4         131 ( 39.1%)       204 ( 60.9%)        335
#  Metal 5           2 ( 10.0%)        18 ( 90.0%)         20
#  Metal 6           0 (  0.0%)         4 (100.0%)          4
#-----------------------------------------------------------
#                14275 ( 73.5%)      5156 ( 26.5%)      19431 
#
#Max overcon = 2 tracks.
#Total overcon = 0.11%.
#Worst layer Gcell overcon rate = 0.62%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 409.00 (Mb)
#Peak memory = 441.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 10.0% of the total area was rechecked for DRC, and 10.0% required routing.
#3.1% of the total area is being checked for drcs
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 409.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 409.00 (Mb)
#Complete Detail Routing.
#Total wire length = 76451 um.
#Total half perimeter of net bounding box = 63686 um.
#Total wire length on LAYER METAL1 = 2234 um.
#Total wire length on LAYER METAL2 = 29546 um.
#Total wire length on LAYER METAL3 = 30704 um.
#Total wire length on LAYER METAL4 = 8927 um.
#Total wire length on LAYER METAL5 = 4695 um.
#Total wire length on LAYER METAL6 = 266 um.
#Total wire length on LAYER METAL7 = 79 um.
#Total number of vias = 19509
#Total number of multi-cut vias = 5126 ( 26.3%)
#Total number of single cut vias = 14383 ( 73.7%)
#Up-Via Summary (total 19509):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7808 ( 81.4%)      1790 ( 18.6%)       9598
#  Metal 2        5247 ( 67.2%)      2563 ( 32.8%)       7810
#  Metal 3        1191 ( 68.5%)       547 ( 31.5%)       1738
#  Metal 4         135 ( 39.8%)       204 ( 60.2%)        339
#  Metal 5           2 ( 10.0%)        18 ( 90.0%)         20
#  Metal 6           0 (  0.0%)         4 (100.0%)          4
#-----------------------------------------------------------
#                14383 ( 73.7%)      5126 ( 26.3%)      19509 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 409.00 (Mb)
#
#Total wire length = 76451 um.
#Total half perimeter of net bounding box = 63686 um.
#Total wire length on LAYER METAL1 = 2234 um.
#Total wire length on LAYER METAL2 = 29546 um.
#Total wire length on LAYER METAL3 = 30704 um.
#Total wire length on LAYER METAL4 = 8927 um.
#Total wire length on LAYER METAL5 = 4695 um.
#Total wire length on LAYER METAL6 = 266 um.
#Total wire length on LAYER METAL7 = 79 um.
#Total number of vias = 19509
#Total number of multi-cut vias = 5126 ( 26.3%)
#Total number of single cut vias = 14383 ( 73.7%)
#Up-Via Summary (total 19509):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        7808 ( 81.4%)      1790 ( 18.6%)       9598
#  Metal 2        5247 ( 67.2%)      2563 ( 32.8%)       7810
#  Metal 3        1191 ( 68.5%)       547 ( 31.5%)       1738
#  Metal 4         135 ( 39.8%)       204 ( 60.2%)        339
#  Metal 5           2 ( 10.0%)        18 ( 90.0%)         20
#  Metal 6           0 (  0.0%)         4 (100.0%)          4
#-----------------------------------------------------------
#                14383 ( 73.7%)      5126 ( 26.3%)      19509 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#Total number of violations on LAYER METAL6 = 0
#Total number of violations on LAYER METAL7 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 409.00 (Mb)
#Peak memory = 441.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 409.00 (Mb)
#Peak memory = 441.00 (Mb)
#Number of warnings = 0
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Oct 31 01:14:25 2025
#
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 409.7M **
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false
-routeWithSiDriven false                 # bool, default=false
-drouteStartIteration 0                  # int, default=0, user setting
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_ZR5uak_6734.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 409.7M)
Creating parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0073% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 20.0055% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 30.0082% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 40.0064% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 50.0092% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 60.0073% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 70.0055% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 80.0082% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 90.0064% (CPU Time= 0:00:00.1  MEM= 409.7M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 409.7M)
Nr. Extracted Resistors     : 41363
Nr. Extracted Ground Cap.   : 43800
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 409.738M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 409.7M **
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.074  |  0.074  |  5.876  |  5.495  |   N/A   |  7.722  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1244   |  1228   |   433   |    8    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.053  |  0.053  |  0.209  |  2.778  |   N/A   |  0.367  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1244   |  1228   |   433   |    8    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 75.033%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 409.7M **
*** Finished optDesign ***
<CMD> addFiller -cell {FILL1M FILL2M FILL4M FILL8M FILL16M FILL32M FILL64M} -prefix FILLER -markFixed
**WARN: (SOCSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent
operations, such as antenna fixing, may fail due to fillers being marked
as 'FIXED'. If this was not intended, use deleteFiller command to undo.
*INFO:   Added 11 filler insts (cell FILL64M / prefix FILLER).
*INFO:   Added 36 filler insts (cell FILL32M / prefix FILLER).
*INFO:   Added 85 filler insts (cell FILL16M / prefix FILLER).
*INFO:   Added 270 filler insts (cell FILL8M / prefix FILLER).
*INFO:   Added 481 filler insts (cell FILL4M / prefix FILLER).
*INFO:   Added 549 filler insts (cell FILL2M / prefix FILLER).
*INFO:   Added 620 filler insts (cell FILL1M / prefix FILLER).
*INFO: Total 2052 filler insts added - prefix FILLER (CPU: 0:00:00.0).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 1 DRC violation  (CPU: 0:00:00.3).
*INFO: Found no DRC violations to fix.
*INFO:   Added 0 filler inst  (cell FILL1M / prefix FILLER).
*INFO: Iteration 1-#1, Found 1 DRC violation  (CPU: 0:00:00.3).
*INFO: End DRC Checks. (CPU: 0:00:00.6 MEM: 8.1M).
<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Oct 31 01:17:01 2025

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 200.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SI[4]: Found a geometry with bounding box (-0.10,30.10) (0.10,30.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Oct 31 01:17:01 2025
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Oct 31 01:17:03 2025

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 200.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SI[4]: Found a geometry with bounding box (-0.10,30.10) (0.10,30.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Oct 31 01:17:03 2025
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -signoff -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_signOff -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
Set Using Elmore Delay Limit as 300.
** Info : signalStorm engine is used for delay analysis with -signoff option
*** Total 3 marked {PwrOrGnd} nets are outputed to qx_excluded.nets.
Calling QX as: runQX -rcType decoupledRc  -rcCorner {RCcorner}  -excludeFile qx_excluded.nets  -outputFileName SYS_TOP.qx.spef  -grayData obs -compressedOutput
**ERROR: **ERROR: (SOCEXT-5027):	No qx tech file defined for rc corner RCcorner.

Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.031  |  0.031  |  5.872  |  5.501  |   N/A   |  7.714  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1244   |  1228   |   433   |    8    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 4.56 sec
Total Real time: 13.0 sec
Total Memory Usage: 433.136719 Mbytes
Set Using Elmore Delay Limit as 100.
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false, user setting
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_ZR5uak_6734.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 433.1M)
Closing parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d'. 2461 times net's RC data read were performed.
Creating parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0073% (CPU Time= 0:00:00.1  MEM= 435.6M)
Extracted 20.0055% (CPU Time= 0:00:00.1  MEM= 437.8M)
Extracted 30.0082% (CPU Time= 0:00:00.1  MEM= 438.0M)
Extracted 40.0064% (CPU Time= 0:00:00.1  MEM= 438.0M)
Extracted 50.0092% (CPU Time= 0:00:00.1  MEM= 438.0M)
Extracted 60.0073% (CPU Time= 0:00:00.1  MEM= 438.0M)
Extracted 70.0055% (CPU Time= 0:00:00.1  MEM= 438.0M)
Extracted 80.0082% (CPU Time= 0:00:00.1  MEM= 438.0M)
Extracted 90.0064% (CPU Time= 0:00:00.1  MEM= 438.0M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 438.0M)
Nr. Extracted Resistors     : 41363
Nr. Extracted Ground Cap.   : 43800
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 433.629M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.074  |  0.074  |  5.876  |  5.495  |   N/A   |  7.722  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1244   |  1228   |   433   |    8    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.03 sec
Total Real time: 1.0 sec
Total Memory Usage: 433.632812 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false, user setting
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_ZR5uak_6734.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 433.6M)
Closing parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d'. 2461 times net's RC data read were performed.
Creating parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0073% (CPU Time= 0:00:00.1  MEM= 437.9M)
Extracted 20.0055% (CPU Time= 0:00:00.1  MEM= 440.1M)
Extracted 30.0082% (CPU Time= 0:00:00.1  MEM= 440.2M)
Extracted 40.0064% (CPU Time= 0:00:00.1  MEM= 440.2M)
Extracted 50.0092% (CPU Time= 0:00:00.1  MEM= 440.2M)
Extracted 60.0073% (CPU Time= 0:00:00.1  MEM= 440.2M)
Extracted 70.0055% (CPU Time= 0:00:00.1  MEM= 440.2M)
Extracted 80.0082% (CPU Time= 0:00:00.1  MEM= 440.4M)
Extracted 90.0064% (CPU Time= 0:00:00.1  MEM= 440.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 440.4M)
Nr. Extracted Resistors     : 41363
Nr. Extracted Ground Cap.   : 43800
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 433.312M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.053  |  0.053  |  0.209  |  2.778  |   N/A   |  0.367  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1244   |  1228   |   433   |    8    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.08 sec
Total Real time: 1.0 sec
Total Memory Usage: 433.316406 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false, user setting
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_ZR5uak_6734.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 433.3M)
Closing parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d'. 2461 times net's RC data read were performed.
Creating parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0073% (CPU Time= 0:00:00.1  MEM= 435.8M)
Extracted 20.0055% (CPU Time= 0:00:00.1  MEM= 437.8M)
Extracted 30.0082% (CPU Time= 0:00:00.1  MEM= 438.1M)
Extracted 40.0064% (CPU Time= 0:00:00.1  MEM= 438.1M)
Extracted 50.0092% (CPU Time= 0:00:00.1  MEM= 438.1M)
Extracted 60.0073% (CPU Time= 0:00:00.1  MEM= 438.1M)
Extracted 70.0055% (CPU Time= 0:00:00.1  MEM= 438.1M)
Extracted 80.0082% (CPU Time= 0:00:00.1  MEM= 438.1M)
Extracted 90.0064% (CPU Time= 0:00:00.1  MEM= 438.1M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 438.2M)
Nr. Extracted Resistors     : 41363
Nr. Extracted Ground Cap.   : 43800
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 433.719M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.074  |  0.074  |  5.876  |  5.495  |   N/A   |  7.722  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1244   |  1228   |   433   |    8    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.16 sec
Total Real time: 1.0 sec
Total Memory Usage: 433.722656 Mbytes
<CMD> windowSelect 254.272 74.340 195.315 25.806
<CMD> deselectAll
<CMD> zoomBox 272.838 80.529 173.817 -8.395
<CMD> zoomBox 258.726 53.340 227.727 18.137
<CMD> panCenter 250.220 36.025
<CMD> selectWire 239.9550 30.0350 240.1550 64.6750 4 framing_error
<CMD> deselectAll
<CMD> selectWire 239.9550 30.0350 240.1550 64.6750 4 framing_error
<CMD> deselectAll
<CMD> selectWire 239.9550 30.0350 240.1550 64.6750 4 framing_error
<CMD> deselectAll
<CMD> windowSelect 105.088 203.979 52.973 142.417
<CMD> deselectAll
<CMD> zoomBox 106.066 206.259 54.601 87.695
<CMD> zoomBox 134.186 204.507 75.868 121.320
<CMD> saveNetlist export/ALU_TOP.v
Writing Netlist "export/ALU_TOP.v" ...
<CMD> saveNetlist export/ALU_TOP_pg.v -includePowerGround
Writing Netlist "export/ALU_TOP_pg.v" ...
**WARN: (SOCVL-516):	No Power/Ground connections in top module (SYS_TOP).
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
Creating all pg connections for top cell (SYS_TOP).
<CMD> rcOut -spf export/ALU_TOP.spf
Cleaning up IPDB random ...
Closing parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d'. 2461 times net's RC data read were performed.
Opening parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d' for reading.
Read RCDB with uncompressed RC data. Compressed RCDB mode disabled.
RC Out has the following PVT Info:
   RC:RCcorner
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.2  MEM= 434.2M)
Closing parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d'. 2461 times net's RC data read were performed.
<CMD> delayCal -sdf export/ALU_TOP.sdf -version 3.0
delayCal Option :  -sdf export/ALU_TOP.sdf -version 3.0 
delayCal Mode   : 'setDelayCalMode -engine default -signOff false -ecsmType ecsmOnDemand'
Topological Sorting (CPU = 0:00:00.0, MEM = 434.2M)
Number of Loop : 0
Start delay calculation (mem=434.234M)...
delayCal using detail RC...
Opening parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d' for reading.
Read RCDB with uncompressed RC data. Compressed RCDB mode disabled.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 434.2M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Handling High Fanin Net......
Handling 0 High Fanin Net (CPU = 0:00:00.0) 

Printing SDF File.....
Delay calculation completed.
(0:00:00.2 434.242M 0)


Delay Calculation Summary:
   Number of nets with pin count greater than 100  : 0
   Number of nets using excludenet file            : 0
   Number of nets using set_resistance             : 0
   Number of nets using default delay              : 0
   CPU Time (0:00:00.2)
<CMD> report_power -outfile report/power.rpt
Start force assigning power rail voltages for view setup1_analysis_view
Finished assigning power rail voltages

CPE found ground net: VSS
CPE found power net: VDD  voltage: 1.08V
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 434.2M)
Number of Loop : 0
Start delay calculation (mem=434.238M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.1 434.238M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 434.2M)
Number of Loop : 0
Start delay calculation (mem=434.238M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.1 434.238M 0)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 434.2M)
Number of Loop : 0
Start delay calculation (mem=434.238M)...
delayCal using detail RC...
Delay calculation completed.
(0:00:00.1 434.238M 0)
*** CDM Built up (cpu=0:00:00.4  mem= 434.2M) ***
Start force assigning power rail voltages for view setup1_analysis_view
Finished assigning power rail voltages

CPE found ground net: VSS
CPE found power net: VDD  voltage: 1.08V
INFO (POWER-1606): Found clock 'REF_CLK1' with frequency 100MHz from SDC file.

INFO (POWER-1606): Found clock 'DFTCLK' with frequency 100MHz from SDC file.

INFO (POWER-1606): Found clock 'ALU_CLK' with frequency 100MHz from SDC file.

INFO (POWER-1606): Found clock 'UART_CLK1' with frequency 3.6864MHz from SDC file.

INFO (POWER-1606): Found clock 'RX_CLOCK' with frequency 3.6864MHz from SDC file.

INFO (POWER-1606): Found clock 'TX_CLOCK' with frequency 115200Hz from SDC file.


Propagating signal activity...


Starting Levelizing
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT)
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 5%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 10%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 15%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 20%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 25%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 30%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 35%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 40%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 45%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 50%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 55%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 60%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 65%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 70%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 75%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 80%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 85%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 90%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 95%

Finished Levelizing
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT)

Starting Activity Propagation
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT)
INFO (POWER-1356):   No default input activity has been set.  Defaulting to 0.2.

2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 5%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 10%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 15%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 20%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 25%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 30%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 35%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 40%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 45%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 50%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 55%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 60%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 65%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 70%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 75%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 80%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 85%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 90%

Finished Activity Propagation
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT)
WARNING (POWER-1500): 2 cell(s) in the design have timing library models but
do not have internal power data.  Internal power will not be calculated for these cells:

  TIEHIM
  TIELOM
WARNING (POWER-1501): 2 cell(s) in the design have timing library models but
do not have leakage power data.  Leakage power will not be calculated for these cells:

  TIEHIM
  TIELOM

Starting Calculating power
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT)

Calculating power dissipation...

 ... Calculating switching power
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 5%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 10%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 15%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 20%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 25%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 30%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 35%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 40%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 45%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 50%
 ... Calculating internal and leakage power
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 55%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 60%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 65%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 70%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 75%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 80%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 85%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 90%
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT): 95%

Finished Calculating power
2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT)
WARNING (POWER-1216): The total clock network power in the report may be higher than the actual total clock network power in the design.
Instances that are part of multiple clock networks may be counted multiple times in this total.

report_power consumed time 00:00:01 : increased peak memory (621M) by 0
Output file is report/power.rpt.
<CMD> streamOut export/ALU_TOP.gds -mapFile ./import/gds2InLayer.map -libName DesignLib -stripes 1 -units 2000 -mode ALL
Parse map file...
**ERROR: (SOCOGDS-1556):	 Line 1: Incorrect map ;Avanti!Layer GDS2Layer[:GDS2DataType]
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 3: Incorrect map 1:0    1:0       ; DNW        Converts GDS2 layer 01     to Apollo layer 01
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 4: Incorrect map 3:0    3:0       ; NWELL      Converts GDS2 layer 03     to Apollo layer 03
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 5: Incorrect map 6:0    6:0       ; DIFF       Converts GDS2 layer 06     to Apollo layer 06
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 6: Incorrect map 15:0  15:0       ; OD2        Converts GDS2 layer 15     to Apollo layer 15
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 7: Incorrect map 17:0  17:0       ; POLY1      Converts GDS2 layer 17     to Apollo layer 17
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 8: Incorrect map 25:0  25:0       ; PIMP       Converts GDS2 layer 25     to Apollo layer 25
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 9: Incorrect map 26:0  26:0       ; NIMP       Converts GDS2 layer 26     to Apollo layer 26
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 10: Incorrect map 30:0  30:0       ; CONT       Converts GDS2 layer 30     to Apollo layer 30
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 11: Incorrect map 31:0  31:0       ; METAL1     Converts GDS2 layer 31     to Apollo layer 31
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 12: Incorrect map 131:0 131:0      ; METAL1 txt Converts GDS2 layer 131    to Apollo layer 131
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 13: Incorrect map 51:0  51:0       ; VIA12      Converts GDS2 layer 51     to Apollo layer 51
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 14: Incorrect map 32:0  32:0       ; METAL2     Converts GDS2 layer 32     to Apollo layer 32
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 15: Incorrect map 132:0 132:0      ; METAL2 txt Converts GDS2 layer 132    to Apollo layer 132
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 16: Incorrect map 52:0  52:0       ; VIA23      Converts GDS2 layer 52     to Apollo layer 52
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 17: Incorrect map 33:0  33:0       ; METAL3     Converts GDS2 layer 33     to Apollo layer 33
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 18: Incorrect map 133:0 133:0      ; METAL3 txt Converts GDS2 layer 133    to Apollo layer 133
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 19: Incorrect map 53:0  53:0       ; VIA34      Converts GDS2 layer 53     to Apollo layer 53
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 20: Incorrect map 34:0  34:0       ; METAL4     Converts GDS2 layer 34     to Apollo layer 34
....check the number of fields on this line
**ERROR: (SOCOGDS-1556):	 Line 21: Incorrect map 134:0 134:0      ; METAL4 txt Converts GDS2 layer 134    to Apollo layer 134
....check the number of fields on this line
**WARN: (EMS-27):	Message (SOCOGDS-1556) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           4406

Ports/Pins                             0

Nets                                   0

    Via Instances                      0

Special Nets                           0

    Via Instances                      0

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                   0


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!
<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Oct 31 01:26:05 2025

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 200.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SI[4]: Found a geometry with bounding box (-0.10,30.10) (0.10,30.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Oct 31 01:26:05 2025
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.797M)

<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 435.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.7  MEM: 40.2M)

<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false, user setting
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_ZR5uak_6734.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 450.9M)
Closing parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d'. 2461 times net's RC data read were performed.
Creating parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0073% (CPU Time= 0:00:00.0  MEM= 450.9M)
Extracted 20.0055% (CPU Time= 0:00:00.0  MEM= 450.9M)
Extracted 30.0082% (CPU Time= 0:00:00.0  MEM= 450.9M)
Extracted 40.0064% (CPU Time= 0:00:00.0  MEM= 450.9M)
Extracted 50.0092% (CPU Time= 0:00:00.0  MEM= 450.9M)
Extracted 60.0073% (CPU Time= 0:00:00.0  MEM= 450.9M)
Extracted 70.0055% (CPU Time= 0:00:00.0  MEM= 450.9M)
Extracted 80.0082% (CPU Time= 0:00:00.0  MEM= 450.9M)
Extracted 90.0064% (CPU Time= 0:00:00.0  MEM= 450.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 450.9M)
Nr. Extracted Resistors     : 41363
Nr. Extracted Ground Cap.   : 43800
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 450.875M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.074  |  0.074  |  5.876  |  5.495  |   N/A   |  7.722  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1244   |  1228   |   433   |    8    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    0 (0)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.95 sec
Total Real time: 1.0 sec
Total Memory Usage: 450.878906 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (SOCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_postRoute -outDir timingReports
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false, user setting
Detail RC Extraction called for design SYS_TOP.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: RCcorner
extractDetailRC Option : -outfile ./SYS_TOP_ZR5uak_6734.rcdb.d -maxResLength 200  -extended
RC Mode: Detail [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 450.9M)
Closing parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d'. 2461 times net's RC data read were performed.
Creating parasitic data file './SYS_TOP_ZR5uak_6734.rcdb.d/header.da' in memory efficient access mode for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.0073% (CPU Time= 0:00:00.1  MEM= 450.9M)
Extracted 20.0055% (CPU Time= 0:00:00.1  MEM= 450.9M)
Extracted 30.0082% (CPU Time= 0:00:00.1  MEM= 450.9M)
Extracted 40.0064% (CPU Time= 0:00:00.1  MEM= 450.9M)
Extracted 50.0092% (CPU Time= 0:00:00.1  MEM= 450.9M)
Extracted 60.0073% (CPU Time= 0:00:00.1  MEM= 450.9M)
Extracted 70.0055% (CPU Time= 0:00:00.1  MEM= 450.9M)
Extracted 80.0082% (CPU Time= 0:00:00.1  MEM= 450.9M)
Extracted 90.0064% (CPU Time= 0:00:00.1  MEM= 450.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 450.9M)
Nr. Extracted Resistors     : 41363
Nr. Extracted Ground Cap.   : 43800
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 450.875M)
Found active setup analysis view setup1_analysis_view
Found active setup analysis view setup2_analysis_view
Found active setup analysis view setup3_analysis_view
Found active hold analysis view hold1_analysis_view
Found active hold analysis view hold2_analysis_view
Found active hold analysis view hold3_analysis_view

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.053  |  0.053  |  0.209  |  2.778  |   N/A   |  0.367  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1244   |  1228   |   433   |    8    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.06 sec
Total Real time: 1.0 sec
Total Memory Usage: 450.878906 Mbytes
<CMD> getIoFlowFlag
<CMD> verifyProcessAntenna -reportfile SYS_TOP.antenna.rpt -leffile SYS_TOP.antenna.lef -error 1000

******* START VERIFY ANTENNA ********
Report File: SYS_TOP.antenna.rpt
LEF Macro File: SYS_TOP.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> setMetalFill -layer 1 -windowSize 200.000 200.000 -windowStep 100.000 100.000 -minDensity 20.000 -maxDensity 80.000
<CMD> setMetalFill -layer 2 -windowSize 200.000 200.000 -windowStep 100.000 100.000 -minDensity 20.000 -maxDensity 80.000
<CMD> setMetalFill -layer 3 -windowSize 200.000 200.000 -windowStep 100.000 100.000 -minDensity 20.000 -maxDensity 80.000
<CMD> setMetalFill -layer 4 -windowSize 200.000 200.000 -windowStep 100.000 100.000 -minDensity 20.000 -maxDensity 80.000
<CMD> setMetalFill -layer 5 -windowSize 200.000 200.000 -windowStep 100.000 100.000 -minDensity 20.000 -maxDensity 80.000
<CMD> setMetalFill -layer 6 -windowSize 200.000 200.000 -windowStep 100.000 100.000 -minDensity 20.000 -maxDensity 80.000
<CMD> setMetalFill -layer 7 -windowSize 200.000 200.000 -windowStep 100.000 100.000 -minDensity 20.000 -maxDensity 80.000
<CMD> verifyMetalDensity -reportfile SYS_TOP.density.rpt

******** Start: VERIFY DENSITY ********
*******

A total of 24 density violation(s).
Windows < Min. Density = 24
Windows > Max. Density = 0

******** End: VERIFY DENSITY ********
 (CPU Time: 0:00:00.6  MEM: 0.000M)

<CMD> selectMarker 40.4700 0.4700 240.4700 200.4700 7 6 0
<CMD> windowSelect 84.568 116.359 127.564 93.232
<CMD> deselectAll
<CMD> selectMarker 40.4700 0.4700 240.4700 200.4700 7 6 0
<CMD> zoomBox 151.667 121.245 81.311 68.802
<CMD> panCenter 108.704 98.238
<CMD> panCenter 101.771 101.453
<CMD> panCenter 94.838 104.668
<CMD> verifyConnectivity -type all -noAntenna -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Oct 31 01:37:26 2025

Design Name: SYS_TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.4700, 200.4700)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net SI[4]: Found a geometry with bounding box (-0.10,30.10) (0.10,30.30) outside design boundary.
Violations for such geometries will be reported.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Oct 31 01:37:26 2025
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> clearDrc
<CMD> verifyGeometry -noMinArea
 *** Starting Verify Geometry (MEM: 450.9) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.1  MEM: 33.4M)


*** Memory Usage v0.144 (Current mem = 450.879M, initial mem = 62.238M) ***
--- Ending "First Encounter" (totcpu=0:09:53, real=1:17:41, mem=450.9M) ---
