# Reading pref.tcl
# do Dec2_4En_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/LECI/LSD/Quartus/pratica7/Dec2_4En.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:14 on Apr 12,2023
# vcom -reportprogress 300 -93 -work work C:/LECI/LSD/Quartus/pratica7/Dec2_4En.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 18:14:14 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/LECI/LSD/Quartus/pratica7/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:14:56 on Apr 12,2023
# vcom -reportprogress 300 -work work C:/LECI/LSD/Quartus/pratica7/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 18:14:56 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.dec2_4en_tb(stimulus)
# vsim work.dec2_4en_tb(stimulus) 
# Start time: 18:15:15 on Apr 12,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_4en_tb(stimulus)
# Loading work.dec2_4en(behavioral)
vcom -reportprogress 300 -work work C:/LECI/LSD/Quartus/pratica7/Dec2_4En.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:32 on Apr 12,2023
# vcom -reportprogress 300 -work work C:/LECI/LSD/Quartus/pratica7/Dec2_4En.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 18:15:32 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/LECI/LSD/Quartus/pratica7/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:34 on Apr 12,2023
# vcom -reportprogress 300 -work work C:/LECI/LSD/Quartus/pratica7/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 18:15:34 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/LECI/LSD/Quartus/pratica7/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:15:35 on Apr 12,2023
# vcom -reportprogress 300 -work work C:/LECI/LSD/Quartus/pratica7/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 18:15:35 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.dec2_4en_tb(stimulus)
# End time: 18:15:44 on Apr 12,2023, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# vsim work.dec2_4en_tb(stimulus) 
# Start time: 18:15:44 on Apr 12,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_4en_tb(stimulus)
# Loading work.dec2_4en(behavioral)
add wave -position end  sim:/dec2_4en_tb/s_enable
add wave -position end  sim:/dec2_4en_tb/s_inputs
add wave -position end  sim:/dec2_4en_tb/s_outputs
run
run
run
run
run
run
run
run
run -all
run -continue
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vsim work.dec2_4en_tb(stimulus)
# End time: 18:27:50 on Apr 12,2023, Elapsed time: 0:12:06
# Errors: 0, Warnings: 0
# vsim work.dec2_4en_tb(stimulus) 
# Start time: 18:27:50 on Apr 12,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_4en_tb(stimulus)
# Loading work.dec2_4en(behavioral)
vsim work.dec2_4en_tb(stimulus)
# End time: 18:28:27 on Apr 12,2023, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
# vsim work.dec2_4en_tb(stimulus) 
# Start time: 18:28:27 on Apr 12,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_4en_tb(stimulus)
# Loading work.dec2_4en(behavioral)
run
run
run
run
run
add wave -position end  sim:/dec2_4en_tb/s_enable
add wave -position end  sim:/dec2_4en_tb/s_inputs
add wave -position end  sim:/dec2_4en_tb/s_outputs
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 18:33:14 on Apr 12,2023, Elapsed time: 0:04:47
# Errors: 0, Warnings: 0
