{"vcs1":{"timestamp_begin":1696330999.189469275, "rt":18.02, "ut":16.23, "st":0.71}}
{"vcselab":{"timestamp_begin":1696331017.311992913, "rt":1.84, "ut":0.46, "st":0.16}}
{"link":{"timestamp_begin":1696331019.231797990, "rt":0.69, "ut":0.46, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696330998.309822848}
{"VCS_COMP_START_TIME": 1696330998.309822848}
{"VCS_COMP_END_TIME": 1696331020.097899684}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext -timescale=1ns/1ns +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 391892}}
{"stitch_vcselab": {"peak_mem": 227828}}
