<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='249' type='49'/>
<doc f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='247'>/// Generic instruction to extract blocks of bits from the register given
/// (typically a sub-register COPY after instruction selection).</doc>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='269' u='r' c='_ZN4llvm28LegalizationArtifactCombiner17tryCombineExtractERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='338' c='_ZN4llvm28LegalizationArtifactCombiner21tryCombineInstructionERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS_20GISelObserverWrapperE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='360' c='_ZN4llvm28LegalizationArtifactCombiner17getArtifactSrcRegERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Legalizer.cpp' l='80' c='_ZL10isArtifactRKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='584' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='958' c='_ZN4llvm15LegalizerHelper11widenScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2525' c='_ZN4llvm15LegalizerHelper18moreElementsVectorERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp' l='255' u='r' c='_ZN4llvm13LegalizerInfoC1Ev'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerInfo.cpp' l='257' u='r' c='_ZN4llvm13LegalizerInfoC1Ev'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='491' u='r' c='_ZN4llvm16MachineIRBuilder12buildExtractERKNS_5DstOpERKNS_5SrcOpEm'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1269' c='_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='1286' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LegalizerInfo.cpp' l='180' u='r' c='_ZN4llvm20AArch64LegalizerInfoC1ERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='564' c='_ZNK4llvm25AMDGPUInstructionSelector6selectERNS_12MachineInstrERNS_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='581' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='581' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='582' u='r' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='583' u='r' c='_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='377' c='_ZNK12_GLOBAL__N_122X86InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='1145' u='r' c='_ZNK12_GLOBAL__N_122X86InstructionSelector13selectExtractERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='373' u='r' c='_ZN4llvm16X86LegalizerInfo19setLegalizerInfoAVXEv'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='377' u='r' c='_ZN4llvm16X86LegalizerInfo19setLegalizerInfoAVXEv'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='455' u='r' c='_ZN4llvm16X86LegalizerInfo22setLegalizerInfoAVX512Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86LegalizerInfo.cpp' l='459' u='r' c='_ZN4llvm16X86LegalizerInfo22setLegalizerInfoAVX512Ev'/>
