classdef AD9361<soc.xilcomp.XilinxComponentBase
    properties
    end

    methods
        function obj=AD9361(varargin)

            obj.Configuration={...
            'board_name','Xilinx Zynq ZC706 evaluation kit',...
            'ad9361_addr','0x00000000',...
            'ad9361_range','0',...
            'ad9361i2c_addr','0x00000000',...
            'ad9361i2c_range','0'...
            };

            if nargin>0
                obj.Configuration=varargin;
            end

            obj.addClk('AD9361/s_axi_aclk','SystemClk');
            obj.addRst('AD9361/s_axi_aresetn','SystemRstn');
            obj.addAXI4Slave('AD9361/S_AXI_AD9361','reg','sys',obj.Configuration.ad9361_addr,obj.Configuration.ad9361_range);
            obj.addAXI4Slave('AD9361/S_AXI_IIC','reg','sys',obj.Configuration.ad9361i2c_addr,obj.Configuration.ad9361i2c_range);

            obj.Instance=[...
            'proc create_hier_cell_AD9361 { parentCell nameHier } {\n',...
            '\n',...
            '  variable script_folder\n',...
            '\n',...
            '  if { $parentCell eq "" || $nameHier eq "" } {\n',...
            '     catch {common::send_msg_id "BD_TCL-102" "ERROR" create_hier_cell_AD9361() - Empty argument(s)!"}\n',...
            '     return\n',...
            '  }\n',...
            '\n',...
            '  # Get object for parentCell\n',...
            '  set parentObj [get_bd_cells $parentCell]\n',...
            '  if { $parentObj == "" } {\n',...
            '     catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}\n',...
            '     return\n',...
            '  }\n',...
            '\n',...
            '  # Make sure parentObj is hier blk\n',...
            '  set parentType [get_property TYPE $parentObj]\n',...
            '  if { $parentType ne "hier" } {\n',...
            '     catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}\n',...
            '     return\n',...
            '  }\n',...
            '\n',...
            '  # Save current instance; Restore later\n',...
            '  set oldCurInst [current_bd_instance .]\n',...
            '\n',...
            '  # Set parent object as current\n',...
            '  current_bd_instance $parentObj\n',...
            '\n',...
            '  # Create cell and set as current instance\n',...
            '  set hier_obj [create_bd_cell -type hier $nameHier]\n',...
            '  current_bd_instance $hier_obj\n',...
            '\n',...
            '  # Create interface pins\n',...
            '  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC\n',...
            '  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_AD9361\n',...
            '  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_IIC\n',...
            '\n',...
            '  # Create pins\n',...
            '  create_bd_pin -dir O -from 48 -to 0 GPIO_0_tri_i\n',...
            '  create_bd_pin -dir I -from 48 -to 0 GPIO_0_tri_o\n',...
            '  create_bd_pin -dir I -from 48 -to 0 GPIO_0_tri_t\n',...
            '  create_bd_pin -dir O -type clk clk\n',...
            '  create_bd_pin -dir I delay_clk\n',...
            '  create_bd_pin -dir O -from 0 -to 0 gnd\n',...
            '  create_bd_pin -dir IO -from 16 -to 0 gpio_io\n',...
            '  create_bd_pin -dir I rx_clk_in_n\n',...
            '  create_bd_pin -dir I rx_clk_in_p\n',...
            '  create_bd_pin -dir O -from 63 -to 0 rx_data\n',...
            '  create_bd_pin -dir I -from 63 -to 0 tx_data_in\n',...
            '  create_bd_pin -dir I -from 0 -to 0 tx_valid\n',...
            '  create_bd_pin -dir I -from 5 -to 0 rx_data_in_n\n',...
            '  create_bd_pin -dir I -from 5 -to 0 rx_data_in_p\n',...
            '  create_bd_pin -dir I rx_frame_in_n\n',...
            '  create_bd_pin -dir I rx_frame_in_p\n',...
            '  create_bd_pin -dir I -type clk s_axi_aclk\n',...
            '  create_bd_pin -dir I -type rst s_axi_aresetn\n',...
            '  create_bd_pin -dir O tx_clk_out_n\n',...
            '  create_bd_pin -dir O tx_clk_out_p\n',...
            '  create_bd_pin -dir O -from 5 -to 0 tx_data_out_n\n',...
            '  create_bd_pin -dir O -from 5 -to 0 tx_data_out_p\n',...
            '  create_bd_pin -dir O tx_frame_out_n\n',...
            '  create_bd_pin -dir O tx_frame_out_p\n',...
            '  create_bd_pin -dir O -from 0 -to 0 vcc\n',...
            '\n',...
            '  # Create instance: axi_ad9361, and set properties\n',...
            '  set axi_ad9361 [ create_bd_cell -type ip -vlnv analog.com:user:axi_ad9361:1.0 axi_ad9361 ]\n',...
            '  set_property -dict [ list \\\n',...
            'CONFIG.CMOS_OR_LVDS_N {0} \\\n',...
            'CONFIG.DAC_IODELAY_ENABLE {0} \\\n',...
            ' ] $axi_ad9361\n',...
            '\n',...
            '  # Create instance: axi_iic_0, and set properties\n',...
            '  set axi_iic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_0 ]\n',...
            '\n',...
            '  # Create instance: clockGen_0, and set properties\n',...
            '  set clockGen_0 [ create_bd_cell -type ip -vlnv mathworks.com:user:clockGen:1.0 clockGen_0 ]\n',...
            '\n',...
            '  # Create_instance: xlslice_datai0, and set properties\n',...
            '  set xlslice_datai0 [create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_datai0 ]\n',...
'  set_property -dict [list \\\n'...
            ,'CONFIG.DIN_FROM {15} \\\n'...
            ,'CONFIG.DIN_WIDTH {64} \\\n',...
            'CONFIG.DIN_TO {0} \\\n',...
            'CONFIG.DOUT_WIDTH {16} \\\n',...
            '] $xlslice_datai0\n',...
            '\n',...
            '  # Create_instance: xlslice_dataq0, and set properties\n',...
            '  set xlslice_dataq0 [create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_dataq0 ]\n',...
'  set_property -dict [list \\\n'...
            ,'CONFIG.DIN_FROM {31} \\\n'...
            ,'CONFIG.DIN_WIDTH {64} \\\n',...
            'CONFIG.DIN_TO {16} \\\n',...
            'CONFIG.DOUT_WIDTH {16} \\\n',...
            '] $xlslice_dataq0\n',...
            '\n',...
            '  # Create_instance: xlslice_datai1, and set properties\n',...
            '  set xlslice_datai1 [create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_datai1 ]\n',...
'  set_property -dict [list \\\n'...
            ,'CONFIG.DIN_FROM {47} \\\n'...
            ,'CONFIG.DIN_WIDTH {64} \\\n',...
            'CONFIG.DIN_TO {32} \\\n',...
            'CONFIG.DOUT_WIDTH {16} \\\n',...
            '] $xlslice_datai1\n',...
            '\n',...
            '  # Create_instance: xlslice_dataq1, and set properties\n',...
            '  set xlslice_dataq1 [create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_dataq1 ]\n',...
'  set_property -dict [list \\\n'...
            ,'CONFIG.DIN_FROM {63} \\\n'...
            ,'CONFIG.DIN_WIDTH {64} \\\n',...
            'CONFIG.DIN_TO {48} \\\n',...
            'CONFIG.DOUT_WIDTH {16} \\\n',...
            '] $xlslice_dataq1\n',...
            '\n',...
            '  # Create instance: fifo_generator_clkgen_rx, and set properties\n',...
            '  set fifo_generator_clkgen_rx [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_clkgen_rx ]\n',...
            '  set_property -dict [ list \\\n',...
            'CONFIG.Clock_Type_AXI {Independent_Clock} \\\n',...
            'CONFIG.FIFO_Implementation_axis {Independent_Clocks_Block_RAM} \\\n',...
            'CONFIG.FIFO_Implementation_rach {Independent_Clocks_Distributed_RAM} \\\n',...
            'CONFIG.FIFO_Implementation_rdch {Independent_Clocks_Block_RAM} \\\n',...
            'CONFIG.FIFO_Implementation_wach {Independent_Clocks_Distributed_RAM} \\\n',...
            'CONFIG.FIFO_Implementation_wdch {Independent_Clocks_Block_RAM} \\\n',...
            'CONFIG.FIFO_Implementation_wrch {Independent_Clocks_Distributed_RAM} \\\n',...
            'CONFIG.INTERFACE_TYPE {AXI_STREAM} \\\n',...
            'CONFIG.Input_Depth_axis {16} \\\n',...
            'CONFIG.TDATA_NUM_BYTES {8} \\\n',...
            'CONFIG.TUSER_WIDTH {0} \\\n',...
            'CONFIG.axis_type {FIFO} \\\n',...
            ' ] $fifo_generator_clkgen_rx\n',...
            '\n',...
            '  # Create instance: fifo_generator_clkgen_tx, and set properties\n',...
'  set fifo_generator_clkgen_tx [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_clkgen_tx ]\n'...
            ,'  set_property -dict [ list \\\n',...
            'CONFIG.Clock_Type_AXI {Independent_Clock} \\\n',...
            'CONFIG.FIFO_Implementation_axis {Independent_Clocks_Block_RAM} \\\n',...
            'CONFIG.FIFO_Implementation_rach {Independent_Clocks_Distributed_RAM} \\\n',...
            'CONFIG.FIFO_Implementation_rdch {Independent_Clocks_Block_RAM} \\\n',...
            'CONFIG.FIFO_Implementation_wach {Independent_Clocks_Distributed_RAM} \\\n',...
            'CONFIG.FIFO_Implementation_wdch {Independent_Clocks_Block_RAM} \\\n',...
'CONFIG.FIFO_Implementation_wrch {Independent_Clocks_Distributed_RAM} \\\n'...
            ,'CONFIG.INTERFACE_TYPE {AXI_STREAM} \\\n',...
            'CONFIG.Input_Depth_axis {16} \\\n',...
            'CONFIG.TDATA_NUM_BYTES {8} \\\n',...
            'CONFIG.TUSER_WIDTH {0} \\\n',...
            '] $fifo_generator_clkgen_tx\n',...
            '\n',...
            '  # Create instance: gnd, and set properties\n',...
            '  set gnd [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 gnd ]\n',...
            '  set_property -dict [ list \\\n',...
            'CONFIG.CONST_VAL {0} \\\n',...
            ' ] $gnd\n',...
            '\n',...
            '  # Create instance: gpio_tribus_slice_0, and set properties\n',...
            '  set gpio_tribus_slice_0 [ create_bd_cell -type ip -vlnv mw:user:gpio_tribus_slice:1.0 gpio_tribus_slice_0 ]\n',...
            '  set_property -dict [ list \\\n',...
            'CONFIG.bit_width {49} \\\n',...
            'CONFIG.out_width {17} \\\n',...
            ' ] $gpio_tribus_slice_0\n',...
            '\n',...
            '  # Create instance: vcc, and set properties\n',...
            '  set vcc [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 vcc ]\n',...
            '\n',...
            '  # Create instance: xlconcat_adc, and set properties\n',...
            '  set xlconcat_adc [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_adc ]\n',...
            '  set_property -dict [ list \\\n',...
            'CONFIG.IN0_WIDTH {16} \\\n',...
            'CONFIG.IN1_WIDTH {16} \\\n',...
            'CONFIG.IN2_WIDTH {16} \\\n',...
            'CONFIG.IN3_WIDTH {16} \\\n',...
            'CONFIG.NUM_PORTS {4} \\\n',...
            ' ] $xlconcat_adc\n',...
            '\n',...
            '  # Create interface connections\n',...
            '  connect_bd_intf_net -intf_net axi_iic_0_IIC [get_bd_intf_pins IIC] [get_bd_intf_pins axi_iic_0/IIC]\n',...
            '  connect_bd_intf_net -intf_net processing_system7_1_axi_periph_M00_AXI [get_bd_intf_pins S_AXI_AD9361] [get_bd_intf_pins axi_ad9361/s_axi]\n',...
            '  connect_bd_intf_net -intf_net processing_system7_1_axi_periph_M01_AXI [get_bd_intf_pins S_AXI_IIC] [get_bd_intf_pins axi_iic_0/S_AXI]\n',...
            '\n',...
            '  # Create port connections\n',...
            '  connect_bd_net -net axi_ad9361_0_l_clk [get_bd_pins axi_ad9361/clk] [get_bd_pins axi_ad9361/l_clk] [get_bd_pins clockGen_0/clkIn] [get_bd_pins fifo_generator_clkgen_rx/s_aclk] [get_bd_pins fifo_generator_clkgen_tx/m_aclk] \n',...
            '  connect_bd_net -net axi_ad9361_adc_data_i0 [get_bd_pins axi_ad9361/adc_data_i0] [get_bd_pins xlconcat_adc/In0]\n',...
            '  connect_bd_net -net axi_ad9361_adc_data_i1 [get_bd_pins axi_ad9361/adc_data_i1] [get_bd_pins xlconcat_adc/In2]\n',...
            '  connect_bd_net -net axi_ad9361_adc_data_q0 [get_bd_pins axi_ad9361/adc_data_q0] [get_bd_pins xlconcat_adc/In1]\n',...
            '  connect_bd_net -net axi_ad9361_adc_data_q1 [get_bd_pins axi_ad9361/adc_data_q1] [get_bd_pins xlconcat_adc/In3]\n',...
            '  connect_bd_net -net axi_ad9361_adc_valid_i0 [get_bd_pins axi_ad9361/adc_valid_i0] [get_bd_pins fifo_generator_clkgen_rx/s_axis_tvalid]\n',...
            '  connect_bd_net -net axi_ad9361_tx_clk_out_n [get_bd_pins tx_clk_out_n] [get_bd_pins axi_ad9361/tx_clk_out_n]\n',...
            '  connect_bd_net -net axi_ad9361_tx_clk_out_p [get_bd_pins tx_clk_out_p] [get_bd_pins axi_ad9361/tx_clk_out_p]\n',...
            '  connect_bd_net -net axi_ad9361_tx_data_out_n [get_bd_pins tx_data_out_n] [get_bd_pins axi_ad9361/tx_data_out_n]\n',...
            '  connect_bd_net -net axi_ad9361_tx_data_out_p [get_bd_pins tx_data_out_p] [get_bd_pins axi_ad9361/tx_data_out_p]\n',...
            '  connect_bd_net -net axi_ad9361_tx_frame_out_n [get_bd_pins tx_frame_out_n] [get_bd_pins axi_ad9361/tx_frame_out_n]\n',...
            '  connect_bd_net -net axi_ad9361_tx_frame_out_p [get_bd_pins tx_frame_out_p] [get_bd_pins axi_ad9361/tx_frame_out_p]\n',...
            '  connect_bd_net -net axi_ad9361_dac_valid_i0 [get_bd_pins axi_ad9361/dac_valid_i0] [get_bd_pins fifo_generator_clkgen_tx/m_axis_tready]\n',...
            '  connect_bd_net -net clockGen_0_clkOut [get_bd_pins clk] [get_bd_pins clockGen_0/clkOut] [get_bd_pins fifo_generator_clkgen_rx/m_aclk] [get_bd_pins fifo_generator_clkgen_tx/s_aclk]\n',...
            '  connect_bd_net -net gnd_dout [get_bd_pins gnd] [get_bd_pins gnd/dout]\n',...
            '  connect_bd_net -net fifo_generator_clkgen_rx_m_axis_tdata [get_bd_pins rx_data] [get_bd_pins fifo_generator_clkgen_rx/m_axis_tdata]\n',...
            '  connect_bd_net -net fifo_generator_clkgen_tx_s_axis_tdata [get_bd_pins tx_data_in] [get_bd_pins fifo_generator_clkgen_tx/s_axis_tdata]\n',...
            '  connect_bd_net -net fifo_generator_clkgen_tx_m_axis_tdata [get_bd_pins fifo_generator_clkgen_tx/m_axis_tdata] [get_bd_pins xlslice_datai0/Din] [get_bd_pins xlslice_dataq0/Din] [get_bd_pins xlslice_datai1/Din] [get_bd_pins xlslice_dataq1/Din]\n',...
            '  connect_bd_net -net axi_ad9361_dac_data_i0 [get_bd_pins axi_ad9361/dac_data_i0] [get_bd_pins xlslice_datai0/Dout]\n',...
            '  connect_bd_net -net axi_ad9361_dac_data_q0 [get_bd_pins axi_ad9361/dac_data_q0] [get_bd_pins xlslice_dataq0/Dout]\n',...
            '  connect_bd_net -net axi_ad9361_dac_data_i1 [get_bd_pins axi_ad9361/dac_data_i1] [get_bd_pins xlslice_datai1/Dout]\n',...
            '  connect_bd_net -net axi_ad9361_dac_data_q1 [get_bd_pins axi_ad9361/dac_data_q1] [get_bd_pins xlslice_dataq1/Dout]\n',...
            '  connect_bd_net -net gpio_tribus_slice_0_GPIO_0_tri_i [get_bd_pins GPIO_0_tri_i] [get_bd_pins gpio_tribus_slice_0/GPIO_0_tri_i]\n',...
            '  connect_bd_net -net gpio_tribus_slice_0_gpio_io [get_bd_pins gpio_io] [get_bd_pins gpio_tribus_slice_0/gpio_io]\n',...
            '  connect_bd_net -net processing_system7_1_FCLK_CLK0 [get_bd_pins s_axi_aclk] [get_bd_pins axi_ad9361/s_axi_aclk] [get_bd_pins axi_iic_0/s_axi_aclk]\n',...
            '  connect_bd_net -net processing_system7_1_FCLK_CLK1 [get_bd_pins delay_clk] [get_bd_pins axi_ad9361/delay_clk]\n',...
            '  connect_bd_net -net processing_system7_1_GPIO_O [get_bd_pins GPIO_0_tri_o] [get_bd_pins gpio_tribus_slice_0/GPIO_0_tri_o]\n',...
            '  connect_bd_net -net processing_system7_1_GPIO_T [get_bd_pins GPIO_0_tri_t] [get_bd_pins gpio_tribus_slice_0/GPIO_0_tri_t]\n',...
            '  connect_bd_net -net rst_processing_system7_1_166M_peripheral_aresetn [get_bd_pins s_axi_aresetn] [get_bd_pins axi_ad9361/s_axi_aresetn] [get_bd_pins axi_iic_0/s_axi_aresetn] [get_bd_pins fifo_generator_clkgen_rx/s_aresetn] [get_bd_pins fifo_generator_clkgen_tx/s_aresetn]\n',...
            '  connect_bd_net -net rx_clk_in_n_1 [get_bd_pins rx_clk_in_n] [get_bd_pins axi_ad9361/rx_clk_in_n]\n',...
            '  connect_bd_net -net rx_clk_in_p_1 [get_bd_pins rx_clk_in_p] [get_bd_pins axi_ad9361/rx_clk_in_p]\n',...
            '  connect_bd_net -net rx_data_in_n_1 [get_bd_pins rx_data_in_n] [get_bd_pins axi_ad9361/rx_data_in_n]\n',...
            '  connect_bd_net -net rx_data_in_p_1 [get_bd_pins rx_data_in_p] [get_bd_pins axi_ad9361/rx_data_in_p]\n',...
            '  connect_bd_net -net rx_frame_in_n_1 [get_bd_pins rx_frame_in_n] [get_bd_pins axi_ad9361/rx_frame_in_n]\n',...
            '  connect_bd_net -net rx_frame_in_p_1 [get_bd_pins rx_frame_in_p] [get_bd_pins axi_ad9361/rx_frame_in_p]\n',...
            '  connect_bd_net -net xlconcat_adc_dout [get_bd_pins fifo_generator_clkgen_rx/s_axis_tdata] [get_bd_pins xlconcat_adc/dout]\n',...
            '  connect_bd_net -net xlconstant_0_dout [get_bd_pins vcc] [get_bd_pins fifo_generator_clkgen_rx/m_axis_tready]  [get_bd_pins vcc/dout]\n',...
            '  connect_bd_net -net fifo_generator_clkgen_tx_s_axis_tvalid [get_bd_pins tx_valid] [get_bd_pins fifo_generator_clkgen_tx/s_axis_tvalid]\n',...
            '\n',...
            '  # Restore current instance\n',...
            '  current_bd_instance $oldCurInst\n',...
            ' }\n',...
            'create_hier_cell_AD9361 [current_bd_instance .] AD9361\n',...
            'set_property -dict [list CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {49}] $processing_system7\n',...
            'set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200} CONFIG.PCW_EN_CLK1_PORT {1}] $processing_system7\n',...
            'set iic_rtl [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_rtl ]\n',...
            'set gpio_io [ create_bd_port -dir IO -from 16 -to 0 gpio_io ]\n',...
            'set rx_clk_in_n [ create_bd_port -dir I rx_clk_in_n ]\n',...
            'set rx_clk_in_p [ create_bd_port -dir I rx_clk_in_p ]\n',...
            'set rx_data_in_n [ create_bd_port -dir I -from 5 -to 0 rx_data_in_n ]\n',...
            'set rx_data_in_p [ create_bd_port -dir I -from 5 -to 0 rx_data_in_p ]\n',...
            'set rx_frame_in_n [ create_bd_port -dir I rx_frame_in_n ]\n',...
            'set rx_frame_in_p [ create_bd_port -dir I rx_frame_in_p ]\n',...
            'set spi_clk [ create_bd_port -dir O spi_clk ]\n',...
            'set spi_csn [ create_bd_port -dir O spi_csn ]\n',...
            'set spi_miso [ create_bd_port -dir I spi_miso ]\n',...
            'set spi_mosi [ create_bd_port -dir O spi_mosi ]\n',...
            'set tx_clk_out_n [ create_bd_port -dir O tx_clk_out_n ]\n',...
            'set tx_clk_out_p [ create_bd_port -dir O tx_clk_out_p ]\n',...
            'set tx_data_out_n [ create_bd_port -dir O -from 5 -to 0 tx_data_out_n ]\n',...
            'set tx_data_out_p [ create_bd_port -dir O -from 5 -to 0 tx_data_out_p ]\n',...
            'set tx_frame_out_n [ create_bd_port -dir O tx_frame_out_n ]\n',...
            'set tx_frame_out_p [ create_bd_port -dir O tx_frame_out_p ]\n',...
            'connect_bd_intf_net -intf_net axi_iic_0_IIC [get_bd_intf_ports iic_rtl] [get_bd_intf_pins AD9361/IIC]\n',...
            'connect_bd_net -net AD9361_vcc [get_bd_pins AD9361/vcc] [get_bd_pins processing_system7/SPI0_SS_I]\n',...
            'connect_bd_net -net axi_ad9361_tx_clk_out_n [get_bd_ports tx_clk_out_n] [get_bd_pins AD9361/tx_clk_out_n]\n',...
            'connect_bd_net -net axi_ad9361_tx_clk_out_p [get_bd_ports tx_clk_out_p] [get_bd_pins AD9361/tx_clk_out_p]\n',...
            'connect_bd_net -net axi_ad9361_tx_data_out_n [get_bd_ports tx_data_out_n] [get_bd_pins AD9361/tx_data_out_n]\n',...
            'connect_bd_net -net axi_ad9361_tx_data_out_p [get_bd_ports tx_data_out_p] [get_bd_pins AD9361/tx_data_out_p]\n',...
            'connect_bd_net -net axi_ad9361_tx_frame_out_n [get_bd_ports tx_frame_out_n] [get_bd_pins AD9361/tx_frame_out_n]\n',...
            'connect_bd_net -net axi_ad9361_tx_frame_out_p [get_bd_ports tx_frame_out_p] [get_bd_pins AD9361/tx_frame_out_p]\n',...
            'connect_bd_net -net gnd_dout [get_bd_pins AD9361/gnd] [get_bd_pins processing_system7/SPI0_MOSI_I] [get_bd_pins processing_system7/SPI0_SCLK_I]\n',...
            'connect_bd_net -net gpio_tribus_slice_0_GPIO_0_tri_i [get_bd_pins AD9361/GPIO_0_tri_i] [get_bd_pins processing_system7/GPIO_I]\n',...
            'connect_bd_net -net gpio_tribus_slice_0_gpio_io [get_bd_ports gpio_io] [get_bd_pins AD9361/gpio_io]\n',...
            'connect_bd_net -net processing_system7_1_FCLK_CLK1 [get_bd_pins AD9361/delay_clk] [get_bd_pins processing_system7/FCLK_CLK1]\n',...
            'connect_bd_net -net processing_system7_1_GPIO_O [get_bd_pins AD9361/GPIO_0_tri_o] [get_bd_pins processing_system7/GPIO_O]\n',...
            'connect_bd_net -net processing_system7_1_GPIO_T [get_bd_pins AD9361/GPIO_0_tri_t] [get_bd_pins processing_system7/GPIO_T]\n',...
            'connect_bd_net -net processing_system7_1_SPI0_MOSI_O [get_bd_ports spi_mosi] [get_bd_pins processing_system7/SPI0_MOSI_O]\n',...
            'connect_bd_net -net processing_system7_1_SPI0_SCLK_O [get_bd_ports spi_clk] [get_bd_pins processing_system7/SPI0_SCLK_O]\n',...
            'connect_bd_net -net processing_system7_1_SPI0_SS_O [get_bd_ports spi_csn] [get_bd_pins processing_system7/SPI0_SS_O]\n',...
            'connect_bd_net -net rx_clk_in_n_1 [get_bd_ports rx_clk_in_n] [get_bd_pins AD9361/rx_clk_in_n]\n',...
            'connect_bd_net -net rx_clk_in_p_1 [get_bd_ports rx_clk_in_p] [get_bd_pins AD9361/rx_clk_in_p]\n',...
            'connect_bd_net -net rx_data_in_n_1 [get_bd_ports rx_data_in_n] [get_bd_pins AD9361/rx_data_in_n]\n',...
            'connect_bd_net -net rx_data_in_p_1 [get_bd_ports rx_data_in_p] [get_bd_pins AD9361/rx_data_in_p]\n',...
            'connect_bd_net -net rx_frame_in_n_1 [get_bd_ports rx_frame_in_n] [get_bd_pins AD9361/rx_frame_in_n]\n',...
            'connect_bd_net -net rx_frame_in_p_1 [get_bd_ports rx_frame_in_p] [get_bd_pins AD9361/rx_frame_in_p]\n',...
            'connect_bd_net -net spi_miso_i_1 [get_bd_ports spi_miso] [get_bd_pins processing_system7/SPI0_MISO_I]\n',...
            ];

            switch obj.Configuration.board_name
            case 'Xilinx Zynq ZC706 evaluation kit'
                obj.Constraint=[...
                '# Clocks\n',...
                'create_clock -name rx_clk -period  4.069 [get_ports rx_clk_in_p] \n',...
                '\n',...
                '# Clock Groups\n',...
                'set_clock_groups -asynchronous -group [get_clocks rx_clk -include_generated_clocks]\n',...
                '\n',...
                '# ad9361 \n',...
                'set_property  -dict {PACKAGE_PIN  AE13 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_clk_in_p];          ## FMC_LPC_LA00_CC_P \n',...
                'set_property  -dict {PACKAGE_PIN  AF13 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_clk_in_n];          ## FMC_LPC_LA00_CC_N \n',...
                'set_property  -dict {PACKAGE_PIN  AF15 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_frame_in_p];          ## FMC_LPC_LA01_CC_P \n',...
                'set_property  -dict {PACKAGE_PIN  AG15 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_frame_in_n];          ## FMC_LPC_LA01_CC_N \n',...
                'set_property  -dict {PACKAGE_PIN  AE12 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_p[0]];       ## FMC_LPC_LA02_P \n',...
                'set_property  -dict {PACKAGE_PIN  AF12 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_n[0]];       ## FMC_LPC_LA02_N \n',...
                'set_property  -dict {PACKAGE_PIN  AG12 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_p[1]];       ## FMC_LPC_LA03_P \n',...
                'set_property  -dict {PACKAGE_PIN  AH12 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_n[1]];       ## FMC_LPC_LA03_N \n',...
                'set_property  -dict {PACKAGE_PIN  AJ15 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_p[2]];       ## FMC_LPC_LA04_P \n',...
                'set_property  -dict {PACKAGE_PIN  AK15 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_n[2]];       ## FMC_LPC_LA04_N \n',...
                'set_property  -dict {PACKAGE_PIN  AE16 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_p[3]];       ## FMC_LPC_LA05_P \n',...
                'set_property  -dict {PACKAGE_PIN  AE15 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_n[3]];       ## FMC_LPC_LA05_N \n',...
                'set_property  -dict {PACKAGE_PIN  AB12 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_p[4]];       ## FMC_LPC_LA06_P \n',...
                'set_property  -dict {PACKAGE_PIN  AC12 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_n[4]];       ## FMC_LPC_LA06_N \n',...
                'set_property  -dict {PACKAGE_PIN  AA15 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_p[5]];       ## FMC_LPC_LA07_P \n',...
                'set_property  -dict {PACKAGE_PIN  AA14 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_n[5]];       ## FMC_LPC_LA07_N \n',...
                'set_property  -dict {PACKAGE_PIN  AD14 IOSTANDARD LVDS_25} [get_ports tx_clk_out_p];                         ## FMC_LPC_LA08_P \n',...
                'set_property  -dict {PACKAGE_PIN  AD13 IOSTANDARD LVDS_25} [get_ports tx_clk_out_n];                         ## FMC_LPC_LA08_N \n',...
                'set_property  -dict {PACKAGE_PIN  AH14 IOSTANDARD LVDS_25} [get_ports tx_frame_out_p];                         ## FMC_LPC_LA09_P \n',...
                'set_property  -dict {PACKAGE_PIN  AH13 IOSTANDARD LVDS_25} [get_ports tx_frame_out_n];                         ## FMC_LPC_LA09_N \n',...
                'set_property  -dict {PACKAGE_PIN  AJ16 IOSTANDARD LVDS_25} [get_ports tx_data_out_p[0]];                      ## FMC_LPC_LA11_P \n',...
                'set_property  -dict {PACKAGE_PIN  AK16 IOSTANDARD LVDS_25} [get_ports tx_data_out_n[0]];                      ## FMC_LPC_LA11_N \n',...
                'set_property  -dict {PACKAGE_PIN  AD16 IOSTANDARD LVDS_25} [get_ports tx_data_out_p[1]];                      ## FMC_LPC_LA12_P \n',...
                'set_property  -dict {PACKAGE_PIN  AD15 IOSTANDARD LVDS_25} [get_ports tx_data_out_n[1]];                      ## FMC_LPC_LA12_N \n',...
                'set_property  -dict {PACKAGE_PIN  AH17 IOSTANDARD LVDS_25} [get_ports tx_data_out_p[2]];                      ## FMC_LPC_LA13_P \n',...
                'set_property  -dict {PACKAGE_PIN  AH16 IOSTANDARD LVDS_25} [get_ports tx_data_out_n[2]];                      ## FMC_LPC_LA13_N \n',...
                'set_property  -dict {PACKAGE_PIN  AC14 IOSTANDARD LVDS_25} [get_ports tx_data_out_p[3]];                      ## FMC_LPC_LA10_P \n',...
                'set_property  -dict {PACKAGE_PIN  AC13 IOSTANDARD LVDS_25} [get_ports tx_data_out_n[3]];                      ## FMC_LPC_LA10_N \n',...
                'set_property  -dict {PACKAGE_PIN  AF18 IOSTANDARD LVDS_25} [get_ports tx_data_out_p[4]];                      ## FMC_LPC_LA14_P \n',...
                'set_property  -dict {PACKAGE_PIN  AF17 IOSTANDARD LVDS_25} [get_ports tx_data_out_n[4]];                      ## FMC_LPC_LA14_N \n',...
                'set_property  -dict {PACKAGE_PIN  AB15 IOSTANDARD LVDS_25} [get_ports tx_data_out_p[5]];                      ## FMC_LPC_LA15_P \n',...
                'set_property  -dict {PACKAGE_PIN  AB14 IOSTANDARD LVDS_25} [get_ports tx_data_out_n[5]];                      ## FMC_LPC_LA15_N \n',...
                '\n',...
                'set_property  -dict {PACKAGE_PIN  AG26 IOSTANDARD LVCMOS25} [get_ports gpio_io[0]];                          ## FMC_LPC_LA20_P  gpio_status[0] \n',...
                'set_property  -dict {PACKAGE_PIN  AG27 IOSTANDARD LVCMOS25} [get_ports gpio_io[1]];                          ## FMC_LPC_LA20_N  gpio_status[1] \n',...
                'set_property  -dict {PACKAGE_PIN  AH28 IOSTANDARD LVCMOS25} [get_ports gpio_io[2]];                          ## FMC_LPC_LA21_P  gpio_status[2] \n',...
                'set_property  -dict {PACKAGE_PIN  AH29 IOSTANDARD LVCMOS25} [get_ports gpio_io[3]];                          ## FMC_LPC_LA21_N  gpio_status[3] \n',...
                'set_property  -dict {PACKAGE_PIN  AK27 IOSTANDARD LVCMOS25} [get_ports gpio_io[4]];                          ## FMC_LPC_LA22_P  gpio_status[4] \n',...
                'set_property  -dict {PACKAGE_PIN  AK28 IOSTANDARD LVCMOS25} [get_ports gpio_io[5]];                          ## FMC_LPC_LA22_N  gpio_status[5] \n',...
                'set_property  -dict {PACKAGE_PIN  AJ26 IOSTANDARD LVCMOS25} [get_ports gpio_io[6]];                          ## FMC_LPC_LA23_P  gpio_status[6] \n',...
                'set_property  -dict {PACKAGE_PIN  AK26 IOSTANDARD LVCMOS25} [get_ports gpio_io[7]];                          ## FMC_LPC_LA23_N  gpio_status[7] \n',...
                'set_property  -dict {PACKAGE_PIN  AF30 IOSTANDARD LVCMOS25} [get_ports gpio_io[8]];                          ## FMC_LPC_LA24_P  gpio_ctl[0] \n',...
                'set_property  -dict {PACKAGE_PIN  AG30 IOSTANDARD LVCMOS25} [get_ports gpio_io[9]];                          ## FMC_LPC_LA24_N  gpio_ctl[1] \n',...
                'set_property  -dict {PACKAGE_PIN  AF29 IOSTANDARD LVCMOS25} [get_ports gpio_io[10]];                         ## FMC_LPC_LA25_P  gpio_ctl[2] \n',...
                'set_property  -dict {PACKAGE_PIN  AG29 IOSTANDARD LVCMOS25} [get_ports gpio_io[11]];                         ## FMC_LPC_LA25_N  gpio_ctl[3] \n',...
                'set_property  -dict {PACKAGE_PIN  AH26 IOSTANDARD LVCMOS25} [get_ports gpio_io[12]];                         ## FMC_LPC_LA19_P  gpio_en_agc \n',...
                'set_property  -dict {PACKAGE_PIN  AH27 IOSTANDARD LVCMOS25} [get_ports gpio_io[13]];                         ## FMC_LPC_LA19_N  gpio_sync \n',...
                'set_property  -dict {PACKAGE_PIN  AD25 IOSTANDARD LVCMOS25} [get_ports gpio_io[14]];                         ## FMC_LPC_LA28_P  gpio_resetb \n',...
                'set_property  -dict {PACKAGE_PIN  AE18 IOSTANDARD LVCMOS25} [get_ports gpio_io[15]];                         ## FMC_LPC_LA16_P  gpio_enable \n',...
                'set_property  -dict {PACKAGE_PIN  AE17 IOSTANDARD LVCMOS25} [get_ports gpio_io[16]];                         ## FMC_LPC_LA16_N  gpio_txnrx \n',...
                '\n',...
                'set_property  -dict {PACKAGE_PIN  AJ30 IOSTANDARD LVCMOS25  PULLTYPE PULLUP} [get_ports spi_csn];                         ## FMC_LPC_LA26_P \n',...
                'set_property  -dict {PACKAGE_PIN  AK30 IOSTANDARD LVCMOS25} [get_ports spi_clk];                             ## FMC_LPC_LA26_N \n',...
                'set_property  -dict {PACKAGE_PIN  AJ28 IOSTANDARD LVCMOS25} [get_ports spi_mosi];                            ## FMC_LPC_LA27_P \n',...
                'set_property  -dict {PACKAGE_PIN  AJ29 IOSTANDARD LVCMOS25} [get_ports spi_miso];                            ## FMC_LPC_LA27_N \n',...
                '\n',...
                '# iic\n',...
                'set_property  -dict {PACKAGE_PIN  AJ14 IOSTANDARD LVCMOS25 PULLTYPE PULLUP} [get_ports iic_rtl_scl_io];     ##\n',...
                'set_property  -dict {PACKAGE_PIN  AJ18 IOSTANDARD LVCMOS25 PULLTYPE PULLUP} [get_ports iic_rtl_sda_io];     ##\n',...
                ];
            case 'ZedBoard'
                obj.Constraint=[...
                '# Clocks\n',...
                'create_clock -name rx_clk -period  4.069 [get_ports rx_clk_in_p] \n',...
                '\n',...
                '# Clock Groups\n',...
                'set_clock_groups -asynchronous -group [get_clocks rx_clk -include_generated_clocks]\n',...
                '\n',...
                '# ad9361 \n',...
                'set_property  -dict {PACKAGE_PIN  M19 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_clk_in_p];          ## FMC_LPC_LA00_CC_P \n',...
                'set_property  -dict {PACKAGE_PIN  M20 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_clk_in_n];          ## FMC_LPC_LA00_CC_N \n',...
                'set_property  -dict {PACKAGE_PIN  N19 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_frame_in_p];          ## FMC_LPC_LA01_CC_P \n',...
                'set_property  -dict {PACKAGE_PIN  N20 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_frame_in_n];          ## FMC_LPC_LA01_CC_N \n',...
                'set_property  -dict {PACKAGE_PIN  P17 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_p[0]];       ## FMC_LPC_LA02_P \n',...
                'set_property  -dict {PACKAGE_PIN  P18 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_n[0]];       ## FMC_LPC_LA02_N \n',...
                'set_property  -dict {PACKAGE_PIN  N22 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_p[1]];       ## FMC_LPC_LA03_P \n',...
                'set_property  -dict {PACKAGE_PIN  P22 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_n[1]];       ## FMC_LPC_LA03_N \n',...
                'set_property  -dict {PACKAGE_PIN  M21 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_p[2]];       ## FMC_LPC_LA04_P \n',...
                'set_property  -dict {PACKAGE_PIN  M22 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_n[2]];       ## FMC_LPC_LA04_N \n',...
                'set_property  -dict {PACKAGE_PIN  J18 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_p[3]];       ## FMC_LPC_LA05_P \n',...
                'set_property  -dict {PACKAGE_PIN  K18 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_n[3]];       ## FMC_LPC_LA05_N \n',...
                'set_property  -dict {PACKAGE_PIN  L21 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_p[4]];       ## FMC_LPC_LA06_P \n',...
                'set_property  -dict {PACKAGE_PIN  L22 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_n[4]];       ## FMC_LPC_LA06_N \n',...
                'set_property  -dict {PACKAGE_PIN  T16 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_p[5]];       ## FMC_LPC_LA07_P \n',...
                'set_property  -dict {PACKAGE_PIN  T17 IOSTANDARD LVDS_25 DIFF_TERM TRUE} [get_ports rx_data_in_n[5]];       ## FMC_LPC_LA07_N \n',...
                'set_property  -dict {PACKAGE_PIN  J21 IOSTANDARD LVDS_25} [get_ports tx_clk_out_p];                         ## FMC_LPC_LA08_P \n',...
                'set_property  -dict {PACKAGE_PIN  J22 IOSTANDARD LVDS_25} [get_ports tx_clk_out_n];                         ## FMC_LPC_LA08_N \n',...
                'set_property  -dict {PACKAGE_PIN  R20 IOSTANDARD LVDS_25} [get_ports tx_frame_out_p];                         ## FMC_LPC_LA09_P \n',...
                'set_property  -dict {PACKAGE_PIN  R21 IOSTANDARD LVDS_25} [get_ports tx_frame_out_n];                         ## FMC_LPC_LA09_N \n',...
                'set_property  -dict {PACKAGE_PIN  N17 IOSTANDARD LVDS_25} [get_ports tx_data_out_p[0]];                      ## FMC_LPC_LA11_P \n',...
                'set_property  -dict {PACKAGE_PIN  N18 IOSTANDARD LVDS_25} [get_ports tx_data_out_n[0]];                      ## FMC_LPC_LA11_N \n',...
                'set_property  -dict {PACKAGE_PIN  P20 IOSTANDARD LVDS_25} [get_ports tx_data_out_p[1]];                      ## FMC_LPC_LA12_P \n',...
                'set_property  -dict {PACKAGE_PIN  P21 IOSTANDARD LVDS_25} [get_ports tx_data_out_n[1]];                      ## FMC_LPC_LA12_N \n',...
                'set_property  -dict {PACKAGE_PIN  L17 IOSTANDARD LVDS_25} [get_ports tx_data_out_p[2]];                      ## FMC_LPC_LA13_P \n',...
                'set_property  -dict {PACKAGE_PIN  M17 IOSTANDARD LVDS_25} [get_ports tx_data_out_n[2]];                      ## FMC_LPC_LA13_N \n',...
                'set_property  -dict {PACKAGE_PIN  R19 IOSTANDARD LVDS_25} [get_ports tx_data_out_p[3]];                      ## FMC_LPC_LA10_P \n',...
                'set_property  -dict {PACKAGE_PIN  T19 IOSTANDARD LVDS_25} [get_ports tx_data_out_n[3]];                      ## FMC_LPC_LA10_N \n',...
                'set_property  -dict {PACKAGE_PIN  K19 IOSTANDARD LVDS_25} [get_ports tx_data_out_p[4]];                      ## FMC_LPC_LA14_P \n',...
                'set_property  -dict {PACKAGE_PIN  K20 IOSTANDARD LVDS_25} [get_ports tx_data_out_n[4]];                      ## FMC_LPC_LA14_N \n',...
                'set_property  -dict {PACKAGE_PIN  J16 IOSTANDARD LVDS_25} [get_ports tx_data_out_p[5]];                      ## FMC_LPC_LA15_P \n',...
                'set_property  -dict {PACKAGE_PIN  J17 IOSTANDARD LVDS_25} [get_ports tx_data_out_n[5]];                      ## FMC_LPC_LA15_N \n',...
                '\n',...
                'set_property  -dict {PACKAGE_PIN  G20 IOSTANDARD LVCMOS25} [get_ports gpio_io[0]];                          ## FMC_LPC_LA20_P  gpio_status[0] \n',...
                'set_property  -dict {PACKAGE_PIN  G21 IOSTANDARD LVCMOS25} [get_ports gpio_io[1]];                          ## FMC_LPC_LA20_N  gpio_status[1] \n',...
                'set_property  -dict {PACKAGE_PIN  E19 IOSTANDARD LVCMOS25} [get_ports gpio_io[2]];                          ## FMC_LPC_LA21_P  gpio_status[2] \n',...
                'set_property  -dict {PACKAGE_PIN  E20 IOSTANDARD LVCMOS25} [get_ports gpio_io[3]];                          ## FMC_LPC_LA21_N  gpio_status[3] \n',...
                'set_property  -dict {PACKAGE_PIN  G19 IOSTANDARD LVCMOS25} [get_ports gpio_io[4]];                          ## FMC_LPC_LA22_P  gpio_status[4] \n',...
                'set_property  -dict {PACKAGE_PIN  F19 IOSTANDARD LVCMOS25} [get_ports gpio_io[5]];                          ## FMC_LPC_LA22_N  gpio_status[5] \n',...
                'set_property  -dict {PACKAGE_PIN  E15 IOSTANDARD LVCMOS25} [get_ports gpio_io[6]];                          ## FMC_LPC_LA23_P  gpio_status[6] \n',...
                'set_property  -dict {PACKAGE_PIN  D15 IOSTANDARD LVCMOS25} [get_ports gpio_io[7]];                          ## FMC_LPC_LA23_N  gpio_status[7] \n',...
                'set_property  -dict {PACKAGE_PIN  A18 IOSTANDARD LVCMOS25} [get_ports gpio_io[8]];                          ## FMC_LPC_LA24_P  gpio_ctl[0] \n',...
                'set_property  -dict {PACKAGE_PIN  A19 IOSTANDARD LVCMOS25} [get_ports gpio_io[9]];                          ## FMC_LPC_LA24_N  gpio_ctl[1] \n',...
                'set_property  -dict {PACKAGE_PIN  D22 IOSTANDARD LVCMOS25} [get_ports gpio_io[10]];                         ## FMC_LPC_LA25_P  gpio_ctl[2] \n',...
                'set_property  -dict {PACKAGE_PIN  C22 IOSTANDARD LVCMOS25} [get_ports gpio_io[11]];                         ## FMC_LPC_LA25_N  gpio_ctl[3] \n',...
                'set_property  -dict {PACKAGE_PIN  G15 IOSTANDARD LVCMOS25} [get_ports gpio_io[12]];                         ## FMC_LPC_LA19_P  gpio_en_agc \n',...
                'set_property  -dict {PACKAGE_PIN  G16 IOSTANDARD LVCMOS25} [get_ports gpio_io[13]];                         ## FMC_LPC_LA19_N  gpio_sync \n',...
                'set_property  -dict {PACKAGE_PIN  A16 IOSTANDARD LVCMOS25} [get_ports gpio_io[14]];                         ## FMC_LPC_LA28_P  gpio_resetb \n',...
                'set_property  -dict {PACKAGE_PIN  J20 IOSTANDARD LVCMOS25} [get_ports gpio_io[15]];                         ## FMC_LPC_LA16_P  gpio_enable \n',...
                'set_property  -dict {PACKAGE_PIN  K21 IOSTANDARD LVCMOS25} [get_ports gpio_io[16]];                         ## FMC_LPC_LA16_N  gpio_txnrx  \n',...
                '\n',...
                'set_property  -dict {PACKAGE_PIN  F18 IOSTANDARD LVCMOS25  PULLTYPE PULLUP} [get_ports spi_csn];                         ## FMC_LPC_LA26_P \n',...
                'set_property  -dict {PACKAGE_PIN  E18 IOSTANDARD LVCMOS25} [get_ports spi_clk];                             ## FMC_LPC_LA26_N \n',...
                'set_property  -dict {PACKAGE_PIN  E21 IOSTANDARD LVCMOS25} [get_ports spi_mosi];                            ## FMC_LPC_LA27_P \n',...
                'set_property  -dict {PACKAGE_PIN  D21 IOSTANDARD LVCMOS25} [get_ports spi_miso];                            ## FMC_LPC_LA27_N \n',...
                '\n',...
                '# iic \n',...
                'set_property  -dict {PACKAGE_PIN  R7   IOSTANDARD LVCMOS25 PULLTYPE PULLUP} [get_ports iic_rtl_scl_io];     ##\n',...
                'set_property  -dict {PACKAGE_PIN  U7   IOSTANDARD LVCMOS25 PULLTYPE PULLUP} [get_ports iic_rtl_sda_io];     ##\n',...
                ];
            otherwise
                error(message('soc:msgs:componentNotSupportOnBoard','AD9361'));
            end
        end
    end

end
