# CPU-MIPS-RISC-in-Verilog

![cpu-risc](https://user-images.githubusercontent.com/55209841/67151981-df836780-f2a4-11e9-94c0-01e65bb33147.PNG)
