;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @161, 103
	SUB #0, 0
	SUB #0, 0
	SLT 0, @62
	DJN -1, @-20
	SUB @121, @-6
	MOV -7, <-20
	MOV 111, <-20
	SLT @270, 1
	SLT @270, 1
	SPL <121, #-36
	SPL <121, #-36
	SUB @121, @-6
	SUB 100, 70
	DAT #0, <0
	SPL 0, <-22
	SUB 0, 100
	SPL 100, 70
	SPL 100, 70
	SUB 100, 70
	SUB 100, 70
	DAT #10, #11
	SUB 100, 70
	SUB <0, -0
	SUB 12, @10
	MOV 111, <-20
	SUB 100, 110
	SUB @127, 106
	ADD @270, 1
	SUB @127, 100
	SUB 100, 110
	SUB @127, 100
	ADD 270, 1
	SUB 100, 110
	SLT @130, 9
	MOV #-7, <-20
	ADD 270, 60
	SUB 300, 90
	DAT #0, <0
	SPL 0, <-22
	MOV -1, <-20
	MOV -1, <-20
	ADD 270, 60
	ADD 270, 0
	SPL 0, <-22
	CMP -7, <-420
	SUB @121, @-6
