============================================================
   Tang Dynasty, V4.6.30127
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.6/bin/td.exe
   Built at =   15:41:01 Apr 16 2021
   Run by =     Frank
   Run Date =   Sat Jul 10 00:05:19 2021

   Run on =     LAPTOP-GINUUGSJ
============================================================
RUN-1002 : start command "open_project responder.al"
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file key_filter.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file responder.v
HDL-8007 ERROR: 'LED' is not declared in responder.v(79)
HDL-8007 ERROR: ignore module module due to previous errors in responder.v(81)
HDL-1007 : Verilog file 'responder.v' ignored due to errors
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file responder.v
HDL-8007 ERROR: 'LED' is not declared in responder.v(79)
HDL-8007 ERROR: ignore module module due to previous errors in responder.v(81)
HDL-1007 : Verilog file 'responder.v' ignored due to errors
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file key_filter.v
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file key_filter.v
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file key_filter.v
RUN-1002 : start command "elaborate -top responder"
HDL-1007 : elaborate module responder in responder.v(1)
HDL-1007 : elaborate module key_filter in key_filter.v(1)
HDL-1007 : elaborate module Sel_module in Sel_module.v(1)
HDL-1007 : elaborate module Timer_module in Timer_module.v(1)
HDL-1007 : elaborate module Buzzer_module in Buzzer_module.v(1)
HDL-1007 : elaborate module Digitron_NumDisplay in Digitron_NumDisplay.v(1)
HDL-5007 WARNING: 'TimerL' should be on the sensitivity list in Digitron_NumDisplay.v(56)
HDL-5007 WARNING: 'TimerH' should be on the sensitivity list in Digitron_NumDisplay.v(57)
HDL-5007 WARNING: 'Player_Number' should be on the sensitivity list in Digitron_NumDisplay.v(58)
HDL-1200 : Current top model is responder
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc responder.adc"
RUN-1002 : start command "set_pin_assignment  Buzzer_Out   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  CLK   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[0]   LOCATION = C9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[1]   LOCATION = B6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[2]   LOCATION = A5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[3]   LOCATION = A3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[0]   LOCATION = A4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[1]   LOCATION = A6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[2]   LOCATION = B8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[3]   LOCATION = E8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[4]   LOCATION = A7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[5]   LOCATION = B5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[6]   LOCATION = A8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[7]   LOCATION = C8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_OverTime_Out   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Start   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_Row[0]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_Row[1]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_Row[2]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_Row[3]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "responder"
SYN-1012 : SanityCheck: Model "Sel_module"
SYN-1012 : SanityCheck: Model "Timer_module"
SYN-1012 : SanityCheck: Model "Buzzer_module"
SYN-1012 : SanityCheck: Model "Digitron_NumDisplay"
SYN-1012 : SanityCheck: Model "key_filter"
SYN-1016 : Merged 27 instances.
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b0", d: "n7[0]", q: "DigitronCS_Out[0]" // Digitron_NumDisplay.v(44)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b1", d: "n7[1]", q: "DigitronCS_Out[1]" // Digitron_NumDisplay.v(44)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b2", d: "n7[2]", q: "DigitronCS_Out[2]" // Digitron_NumDisplay.v(44)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b3", d: "n7[3]", q: "DigitronCS_Out[3]" // Digitron_NumDisplay.v(44)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b0", d: "n14[0]", q: "SingleNum[0]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b1", d: "n14[1]", q: "SingleNum[1]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b2", d: "n14[2]", q: "SingleNum[2]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b3", d: "n14[3]", q: "SingleNum[3]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b0", d: "n16[0]", q: "Digitron_Out[0]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b1", d: "n16[1]", q: "Digitron_Out[1]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b2", d: "n16[2]", q: "Digitron_Out[2]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b3", d: "n16[3]", q: "Digitron_Out[3]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b4", d: "n16[4]", q: "Digitron_Out[4]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b5", d: "n16[5]", q: "Digitron_Out[5]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b6", d: "n16[6]", q: "Digitron_Out[6]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b7", d: "n16[7]", q: "Digitron_Out[7]" // Digitron_NumDisplay.v(73)
SYN-1011 : Flatten model responder
SYN-1011 : Flatten model Sel_module
SYN-1011 : Flatten model Timer_module
SYN-1011 : Flatten model Buzzer_module
SYN-1011 : Flatten model Digitron_NumDisplay
SYN-1011 : Flatten model key_filter
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 679/18 useful/useless nets, 561/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U3/reg1_b17
SYN-1018 : Transformed 4 mux instances.
SYN-1019 : Optimized 10 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 79 distributor mux.
SYN-1016 : Merged 151 instances.
SYN-1015 : Optimize round 1, 376 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 492/177 useful/useless nets, 374/94 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     U1/reg1_b3
SYN-1002 :     U3/reg1_b6
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 108 better
SYN-1014 : Optimize round 3
SYN-1032 : 487/0 useful/useless nets, 369/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 487/0 useful/useless nets, 369/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file responder_rtl.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    32
  #input                7
  #output              25
  #inout                0

Gate Statistics
#Basic gates          257
  #and                 43
  #nand                 0
  #or                  17
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 28
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF                145
  #LATCH               16
#MACRO_ADD              9
#MACRO_EQ              18
#MACRO_MUX             82

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |responder |96     |161    |27     |
+--------------------------------------------+

RUN-1002 : start command "export_db responder_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea responder_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 32 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 510/6 useful/useless nets, 393/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 725/0 useful/useless nets, 608/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 714/0 useful/useless nets, 597/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 4 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 7 ROM instances
SYN-1032 : 869/2 useful/useless nets, 752/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance U4/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 166 (2.92), #lev = 4 (2.97)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 428 instances into 167 LUTs, name keeping = 62%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "responder" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 593/0 useful/useless nets, 477/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 149 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 48 adder to BLE ...
SYN-4008 : Packed 48 adder and 36 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 168 LUT to BLE ...
SYN-4008 : Packed 168 LUT and 79 SEQ to BLE.
SYN-4003 : Packing 34 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (34 nodes)...
SYN-4004 : #1: Packed 23 SEQ (61 nodes)...
SYN-4005 : Packed 23 SEQ with LUT/SLICE
SYN-4006 : 68 single LUT's are left
SYN-4006 : 11 single SEQ's are left
SYN-4011 : Packing model "responder" (AL_USER_NORMAL) with 179/261 primitive instances ...
RUN-1002 : start command "report_area -file responder_gate.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    32
  #input                7
  #output              25
  #inout                0

Utilization Statistics
#lut                  260   out of  19600    1.33%
#reg                  149   out of  19600    0.76%
#le                   271
  #lut only           122   out of    271   45.02%
  #reg only            11   out of    271    4.06%
  #lut&reg            138   out of    271   50.92%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   32   out of    188   17.02%
  #ireg                 4
  #oreg                 8
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |responder |271   |260   |149   |
+-----------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea responder_gate.area" in  2.045872s wall, 2.109375s user + 0.156250s system = 2.265625s CPU (110.7%)

RUN-1004 : used memory is 168 MB, reserved memory is 124 MB, peak memory is 171 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model responder
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db responder_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
PHY-3001 : Placer runs in 16 thread(s).
SYN-4024 : Net "CLK_pad" drive clk pins.
SYN-4024 : Net "U4/n17" drive clk pins.
SYN-4024 : Net "U2/CLK1" drive clk pins.
SYN-4024 : Net "U4/n15" drive clk pins.
SYN-4024 : Net "U4/n8" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_pad as clock net
SYN-4025 : Tag rtl::Net U2/CLK1 as clock net
SYN-4025 : Tag rtl::Net U4/n15 as clock net
SYN-4025 : Tag rtl::Net U4/n17 as clock net
SYN-4025 : Tag rtl::Net U4/n8 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U4/n17 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U2/CLK1 to drive 6 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/n15 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/n8 to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 176 instances
RUN-1001 : 68 mslices, 69 lslices, 32 pads, 0 brams, 0 dsps
RUN-1001 : There are total 408 nets
RUN-1001 : 222 nets have 2 pins
RUN-1001 : 154 nets have [3 - 5] pins
RUN-1001 : 21 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 174 instances, 137 slices, 7 macros(46 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 1349, tnet num: 406, tinst num: 174, tnode num: 1716, tedge num: 2254.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 406 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 204 clock pins, and constraint 367 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.091035s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (120.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 96582.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 73474.1, overlap = 0
PHY-3002 : Step(2): len = 59722.5, overlap = 0
PHY-3002 : Step(3): len = 52111.7, overlap = 0
PHY-3002 : Step(4): len = 45901.1, overlap = 0
PHY-3002 : Step(5): len = 40694.3, overlap = 0
PHY-3002 : Step(6): len = 38220.4, overlap = 0
PHY-3002 : Step(7): len = 34766.1, overlap = 0
PHY-3002 : Step(8): len = 31724.5, overlap = 0
PHY-3002 : Step(9): len = 29597.3, overlap = 0
PHY-3002 : Step(10): len = 27388.7, overlap = 0
PHY-3002 : Step(11): len = 25740.4, overlap = 0
PHY-3002 : Step(12): len = 23799.1, overlap = 0
PHY-3002 : Step(13): len = 22148.6, overlap = 0
PHY-3002 : Step(14): len = 21375.3, overlap = 0
PHY-3002 : Step(15): len = 20314.1, overlap = 0
PHY-3002 : Step(16): len = 19165.1, overlap = 0
PHY-3002 : Step(17): len = 18758.4, overlap = 0
PHY-3002 : Step(18): len = 18039.9, overlap = 0
PHY-3002 : Step(19): len = 17461.6, overlap = 0
PHY-3002 : Step(20): len = 16671.7, overlap = 0
PHY-3002 : Step(21): len = 15840.4, overlap = 0
PHY-3002 : Step(22): len = 15174.5, overlap = 0
PHY-3002 : Step(23): len = 14735.1, overlap = 0
PHY-3002 : Step(24): len = 14407.7, overlap = 0
PHY-3002 : Step(25): len = 13952.6, overlap = 0
PHY-3002 : Step(26): len = 13269.8, overlap = 0
PHY-3002 : Step(27): len = 12923.3, overlap = 0
PHY-3002 : Step(28): len = 12381.5, overlap = 0
PHY-3002 : Step(29): len = 11981.2, overlap = 0
PHY-3002 : Step(30): len = 11766.1, overlap = 0
PHY-3002 : Step(31): len = 11573.6, overlap = 0
PHY-3002 : Step(32): len = 11465.5, overlap = 0
PHY-3002 : Step(33): len = 11233.4, overlap = 0
PHY-3002 : Step(34): len = 10896.3, overlap = 0
PHY-3002 : Step(35): len = 10680.4, overlap = 0
PHY-3002 : Step(36): len = 10491, overlap = 0
PHY-3002 : Step(37): len = 10461.8, overlap = 0
PHY-3002 : Step(38): len = 10402.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010190s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(39): len = 10183.9, overlap = 3.25
PHY-3002 : Step(40): len = 10159.3, overlap = 3.5
PHY-3002 : Step(41): len = 10129.8, overlap = 3.75
PHY-3002 : Step(42): len = 10101.2, overlap = 3.5
PHY-3002 : Step(43): len = 10112.5, overlap = 3.5
PHY-3002 : Step(44): len = 9984.3, overlap = 3.75
PHY-3002 : Step(45): len = 9957.8, overlap = 3.75
PHY-3002 : Step(46): len = 9832.6, overlap = 3.75
PHY-3002 : Step(47): len = 9758.8, overlap = 3.5
PHY-3002 : Step(48): len = 9773.1, overlap = 3
PHY-3002 : Step(49): len = 9640.1, overlap = 2.75
PHY-3002 : Step(50): len = 9634.6, overlap = 2.75
PHY-3002 : Step(51): len = 9624.2, overlap = 2.75
PHY-3002 : Step(52): len = 9532.6, overlap = 2.25
PHY-3002 : Step(53): len = 9542.1, overlap = 2.25
PHY-3002 : Step(54): len = 9493.6, overlap = 2.5
PHY-3002 : Step(55): len = 9487.7, overlap = 2.5
PHY-3002 : Step(56): len = 9487.1, overlap = 2.5
PHY-3002 : Step(57): len = 9339.7, overlap = 2.25
PHY-3002 : Step(58): len = 9319.3, overlap = 1.75
PHY-3002 : Step(59): len = 9310.3, overlap = 1.75
PHY-3002 : Step(60): len = 9217.7, overlap = 2
PHY-3002 : Step(61): len = 9159.2, overlap = 1.75
PHY-3002 : Step(62): len = 9103.4, overlap = 1
PHY-3002 : Step(63): len = 9081.8, overlap = 1
PHY-3002 : Step(64): len = 8991.2, overlap = 0.5
PHY-3002 : Step(65): len = 8849.6, overlap = 0.25
PHY-3002 : Step(66): len = 8683.5, overlap = 0
PHY-3002 : Step(67): len = 8580.5, overlap = 0
PHY-3002 : Step(68): len = 8506.4, overlap = 0
PHY-3002 : Step(69): len = 8366.5, overlap = 0
PHY-3002 : Step(70): len = 8177.5, overlap = 0
PHY-3002 : Step(71): len = 8002.3, overlap = 0
PHY-3002 : Step(72): len = 7977.1, overlap = 0
PHY-3002 : Step(73): len = 7920.2, overlap = 0
PHY-3002 : Step(74): len = 7715.2, overlap = 0
PHY-3002 : Step(75): len = 7597.9, overlap = 0
PHY-3002 : Step(76): len = 7561.9, overlap = 0
PHY-3002 : Step(77): len = 7512.9, overlap = 0
PHY-3002 : Step(78): len = 7476.5, overlap = 0
PHY-3002 : Step(79): len = 7457.3, overlap = 0
PHY-3002 : Step(80): len = 7376, overlap = 0
PHY-3002 : Step(81): len = 7273.3, overlap = 0
PHY-3002 : Step(82): len = 7204.2, overlap = 0
PHY-3002 : Step(83): len = 7085.4, overlap = 0
PHY-3002 : Step(84): len = 7023.4, overlap = 0
PHY-3002 : Step(85): len = 7001.5, overlap = 0
PHY-3002 : Step(86): len = 6958.8, overlap = 0
PHY-3002 : Step(87): len = 6810, overlap = 0
PHY-3002 : Step(88): len = 6776.4, overlap = 0
PHY-3002 : Step(89): len = 6649.5, overlap = 0
PHY-3002 : Step(90): len = 6608.7, overlap = 0
PHY-3002 : Step(91): len = 6537.6, overlap = 0
PHY-3002 : Step(92): len = 6458.9, overlap = 0
PHY-3002 : Step(93): len = 6428.3, overlap = 0
PHY-3002 : Step(94): len = 6331.2, overlap = 0
PHY-3002 : Step(95): len = 6342.2, overlap = 0
PHY-3002 : Step(96): len = 6303.7, overlap = 0
PHY-3002 : Step(97): len = 6225.5, overlap = 0
PHY-3002 : Step(98): len = 6210.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000103326
PHY-3002 : Step(99): len = 6262.8, overlap = 7.75
PHY-3002 : Step(100): len = 6291.1, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000206652
PHY-3002 : Step(101): len = 6330.9, overlap = 7.5
PHY-3002 : Step(102): len = 6399.5, overlap = 7
PHY-3002 : Step(103): len = 6573.7, overlap = 7.25
PHY-3002 : Step(104): len = 6522.6, overlap = 6.75
PHY-3002 : Step(105): len = 6521.8, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000413303
PHY-3002 : Step(106): len = 6446, overlap = 6
PHY-3002 : Step(107): len = 6455.4, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.202022s wall, 0.250000s user + 0.187500s system = 0.437500s CPU (216.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(108): len = 9696.7, overlap = 1.25
PHY-3002 : Step(109): len = 8679.1, overlap = 3.75
PHY-3002 : Step(110): len = 7853.2, overlap = 6.5
PHY-3002 : Step(111): len = 7231.9, overlap = 9.75
PHY-3002 : Step(112): len = 6897.7, overlap = 10.5
PHY-3002 : Step(113): len = 6737.9, overlap = 11
PHY-3002 : Step(114): len = 6663, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000970482
PHY-3002 : Step(115): len = 6770.8, overlap = 10.25
PHY-3002 : Step(116): len = 6841.8, overlap = 10
PHY-3002 : Step(117): len = 6786, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00194096
PHY-3002 : Step(118): len = 6815.1, overlap = 9.75
PHY-3002 : Step(119): len = 6827.1, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015486s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.9%)

PHY-3001 : Legalized: Len = 9003.1, Over = 0
PHY-3001 : Final: Len = 9003.1, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 12880, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 13088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044342s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (70.5%)

RUN-1003 : finish command "place" in  12.530167s wall, 16.750000s user + 10.328125s system = 27.078125s CPU (216.1%)

RUN-1004 : used memory is 190 MB, reserved memory is 147 MB, peak memory is 210 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 178 to 130
PHY-1001 : Pin misalignment score is improved from 130 to 128
PHY-1001 : Pin misalignment score is improved from 128 to 127
PHY-1001 : Pin misalignment score is improved from 127 to 127
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 176 instances
RUN-1001 : 68 mslices, 69 lslices, 32 pads, 0 brams, 0 dsps
RUN-1001 : There are total 408 nets
RUN-1001 : 222 nets have 2 pins
RUN-1001 : 154 nets have [3 - 5] pins
RUN-1001 : 21 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 12880, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 13088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.047388s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (164.9%)

PHY-1001 : End global routing;  0.235370s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (112.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_pad will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_gclk_net will be merged with clock U2/CLK1
PHY-1001 : clock net U4/n15_gclk_net will be merged with clock U4/n15
PHY-1001 : clock net U4/n17_gclk_net will be merged with clock U4/n17
PHY-1001 : clock net U4/n8_gclk_net will be merged with clock U4/n8
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 9704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.405023s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (100.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 9704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000046s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 81% nets.
PHY-1002 : len = 28936, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 28936
PHY-1001 : End Routed; 0.497895s wall, 0.937500s user + 0.109375s system = 1.046875s CPU (210.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_pad will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_gclk_net will be merged with clock U2/CLK1
PHY-1001 : clock net U4/n15_gclk_net will be merged with clock U4/n15
PHY-1001 : clock net U4/n17_gclk_net will be merged with clock U4/n17
PHY-1001 : clock net U4/n8_gclk_net will be merged with clock U4/n8
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  15.766483s wall, 16.234375s user + 0.687500s system = 16.921875s CPU (107.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  16.305139s wall, 16.796875s user + 0.765625s system = 17.562500s CPU (107.7%)

RUN-1004 : used memory is 284 MB, reserved memory is 242 MB, peak memory is 959 MB
RUN-1002 : start command "report_area -io_info -file responder_phy.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    32
  #input                7
  #output              25
  #inout                0

Utilization Statistics
#lut                  260   out of  19600    1.33%
#reg                  149   out of  19600    0.76%
#le                   271
  #lut only           122   out of    271   45.02%
  #reg only            11   out of    271    4.06%
  #lut&reg            138   out of    271   50.92%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   32   out of    188   17.02%
  #ireg                 4
  #oreg                 8
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db responder_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit responder.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 176
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 408, pip num: 2570
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 365 valid insts, and 8199 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file responder.bit.
RUN-1003 : finish command "bitgen -bit responder.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  3.045212s wall, 9.031250s user + 0.109375s system = 9.140625s CPU (300.2%)

RUN-1004 : used memory is 290 MB, reserved memory is 252 MB, peak memory is 959 MB
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file key_filter.v
RUN-1002 : start command "download -bit responder.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -bit responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 6 -p" in  14.802412s wall, 0.281250s user + 0.406250s system = 0.687500s CPU (4.6%)

RUN-1004 : used memory is 357 MB, reserved memory is 356 MB, peak memory is 959 MB
RUN-1003 : finish command "download -bit responder.bit -mode jtag -spd 6 -sec 64 -cable 0" in  15.345022s wall, 0.671875s user + 0.406250s system = 1.078125s CPU (7.0%)

RUN-1004 : used memory is 357 MB, reserved memory is 356 MB, peak memory is 959 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file key_filter.v
RUN-1002 : start command "elaborate -top responder"
HDL-1007 : elaborate module responder in responder.v(1)
HDL-1007 : elaborate module key_filter in key_filter.v(1)
HDL-1007 : elaborate module Sel_module in Sel_module.v(1)
HDL-1007 : elaborate module Timer_module in Timer_module.v(1)
HDL-1007 : elaborate module Buzzer_module in Buzzer_module.v(1)
HDL-1007 : elaborate module Digitron_NumDisplay in Digitron_NumDisplay.v(1)
HDL-5007 WARNING: 'TimerL' should be on the sensitivity list in Digitron_NumDisplay.v(56)
HDL-5007 WARNING: 'TimerH' should be on the sensitivity list in Digitron_NumDisplay.v(57)
HDL-5007 WARNING: 'Player_Number' should be on the sensitivity list in Digitron_NumDisplay.v(58)
HDL-1200 : Current top model is responder
HDL-1100 : Inferred 0 RAMs.
HDL-1007 : analyze verilog file responder.v
HDL-5007 WARNING: literal value truncated to fit in 4 bits in responder.v(16)
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file key_filter.v
HDL-1007 : analyze verilog file responder.v
HDL-5007 WARNING: literal value truncated to fit in 4 bits in responder.v(16)
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file key_filter.v
RUN-1002 : start command "elaborate -top responder"
HDL-1007 : elaborate module responder in responder.v(1)
HDL-1007 : elaborate module key_filter in key_filter.v(1)
HDL-1007 : elaborate module Sel_module in Sel_module.v(1)
HDL-1007 : elaborate module Timer_module in Timer_module.v(1)
HDL-1007 : elaborate module Buzzer_module in Buzzer_module.v(1)
HDL-1007 : elaborate module Digitron_NumDisplay in Digitron_NumDisplay.v(1)
HDL-5007 WARNING: 'TimerL' should be on the sensitivity list in Digitron_NumDisplay.v(56)
HDL-5007 WARNING: 'TimerH' should be on the sensitivity list in Digitron_NumDisplay.v(57)
HDL-5007 WARNING: 'Player_Number' should be on the sensitivity list in Digitron_NumDisplay.v(58)
HDL-1200 : Current top model is responder
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc responder.adc"
RUN-1002 : start command "set_pin_assignment  Buzzer_Out   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  CLK   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[0]   LOCATION = C9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[1]   LOCATION = B6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[2]   LOCATION = A5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[3]   LOCATION = A3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[0]   LOCATION = A4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[1]   LOCATION = A6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[2]   LOCATION = B8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[3]   LOCATION = E8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[4]   LOCATION = A7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[5]   LOCATION = B5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[6]   LOCATION = A8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[7]   LOCATION = C8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_OverTime_Out   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Start   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_Row[0]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_Row[1]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_Row[2]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_Row[3]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "responder"
SYN-1012 : SanityCheck: Model "Sel_module"
SYN-1012 : SanityCheck: Model "Timer_module"
SYN-1012 : SanityCheck: Model "Buzzer_module"
SYN-1012 : SanityCheck: Model "Digitron_NumDisplay"
SYN-1012 : SanityCheck: Model "key_filter"
SYN-1016 : Merged 27 instances.
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b0", d: "n7[0]", q: "DigitronCS_Out[0]" // Digitron_NumDisplay.v(44)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b1", d: "n7[1]", q: "DigitronCS_Out[1]" // Digitron_NumDisplay.v(44)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b2", d: "n7[2]", q: "DigitronCS_Out[2]" // Digitron_NumDisplay.v(44)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b3", d: "n7[3]", q: "DigitronCS_Out[3]" // Digitron_NumDisplay.v(44)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b0", d: "n14[0]", q: "SingleNum[0]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b1", d: "n14[1]", q: "SingleNum[1]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b2", d: "n14[2]", q: "SingleNum[2]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b3", d: "n14[3]", q: "SingleNum[3]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b0", d: "n16[0]", q: "Digitron_Out[0]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b1", d: "n16[1]", q: "Digitron_Out[1]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b2", d: "n16[2]", q: "Digitron_Out[2]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b3", d: "n16[3]", q: "Digitron_Out[3]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b4", d: "n16[4]", q: "Digitron_Out[4]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b5", d: "n16[5]", q: "Digitron_Out[5]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b6", d: "n16[6]", q: "Digitron_Out[6]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b7", d: "n16[7]", q: "Digitron_Out[7]" // Digitron_NumDisplay.v(73)
SYN-1011 : Flatten model responder
SYN-1011 : Flatten model Sel_module
SYN-1011 : Flatten model Timer_module
SYN-1011 : Flatten model Buzzer_module
SYN-1011 : Flatten model Digitron_NumDisplay
SYN-1011 : Flatten model key_filter
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 679/18 useful/useless nets, 561/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U3/reg1_b17
SYN-1018 : Transformed 4 mux instances.
SYN-1019 : Optimized 10 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 79 distributor mux.
SYN-1016 : Merged 151 instances.
SYN-1015 : Optimize round 1, 376 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 492/177 useful/useless nets, 374/94 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     U1/reg1_b3
SYN-1002 :     U3/reg1_b6
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 108 better
SYN-1014 : Optimize round 3
SYN-1032 : 487/0 useful/useless nets, 369/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 487/0 useful/useless nets, 369/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file responder_rtl.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    32
  #input                7
  #output              25
  #inout                0

Gate Statistics
#Basic gates          257
  #and                 43
  #nand                 0
  #or                  17
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 28
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF                145
  #LATCH               16
#MACRO_ADD              9
#MACRO_EQ              18
#MACRO_MUX             82

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |responder |96     |161    |27     |
+--------------------------------------------+

RUN-1002 : start command "export_db responder_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea responder_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 32 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 510/5 useful/useless nets, 393/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 725/0 useful/useless nets, 608/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 714/0 useful/useless nets, 597/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 4 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 7 ROM instances
SYN-1032 : 869/2 useful/useless nets, 752/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance U4/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 166 (2.92), #lev = 4 (2.97)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 428 instances into 167 LUTs, name keeping = 62%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "responder" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 593/0 useful/useless nets, 477/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 149 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 48 adder to BLE ...
SYN-4008 : Packed 48 adder and 36 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 168 LUT to BLE ...
SYN-4008 : Packed 168 LUT and 79 SEQ to BLE.
SYN-4003 : Packing 34 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (34 nodes)...
SYN-4004 : #1: Packed 23 SEQ (61 nodes)...
SYN-4005 : Packed 23 SEQ with LUT/SLICE
SYN-4006 : 68 single LUT's are left
SYN-4006 : 11 single SEQ's are left
SYN-4011 : Packing model "responder" (AL_USER_NORMAL) with 179/261 primitive instances ...
RUN-1002 : start command "report_area -file responder_gate.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    32
  #input                7
  #output              25
  #inout                0

Utilization Statistics
#lut                  260   out of  19600    1.33%
#reg                  149   out of  19600    0.76%
#le                   271
  #lut only           122   out of    271   45.02%
  #reg only            11   out of    271    4.06%
  #lut&reg            138   out of    271   50.92%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   32   out of    188   17.02%
  #ireg                 4
  #oreg                 8
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |responder |271   |260   |149   |
+-----------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea responder_gate.area" in  2.048897s wall, 2.125000s user + 0.109375s system = 2.234375s CPU (109.1%)

RUN-1004 : used memory is 324 MB, reserved memory is 323 MB, peak memory is 959 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model responder
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db responder_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
PHY-3001 : Placer runs in 16 thread(s).
SYN-4024 : Net "CLK_pad" drive clk pins.
SYN-4024 : Net "U4/n17" drive clk pins.
SYN-4024 : Net "U2/CLK1" drive clk pins.
SYN-4024 : Net "U4/n15" drive clk pins.
SYN-4024 : Net "U4/n8" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_pad as clock net
SYN-4025 : Tag rtl::Net U2/CLK1 as clock net
SYN-4025 : Tag rtl::Net U4/n15 as clock net
SYN-4025 : Tag rtl::Net U4/n17 as clock net
SYN-4025 : Tag rtl::Net U4/n8 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U4/n17 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U2/CLK1 to drive 6 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/n15 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/n8 to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 176 instances
RUN-1001 : 68 mslices, 69 lslices, 32 pads, 0 brams, 0 dsps
RUN-1001 : There are total 408 nets
RUN-1001 : 222 nets have 2 pins
RUN-1001 : 154 nets have [3 - 5] pins
RUN-1001 : 21 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 174 instances, 137 slices, 7 macros(46 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 1349, tnet num: 406, tinst num: 174, tnode num: 1716, tedge num: 2254.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 406 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 204 clock pins, and constraint 367 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.089337s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (122.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 96582.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(120): len = 73474.1, overlap = 0
PHY-3002 : Step(121): len = 59722.5, overlap = 0
PHY-3002 : Step(122): len = 52111.7, overlap = 0
PHY-3002 : Step(123): len = 45901.1, overlap = 0
PHY-3002 : Step(124): len = 40694.3, overlap = 0
PHY-3002 : Step(125): len = 38220.4, overlap = 0
PHY-3002 : Step(126): len = 34766.1, overlap = 0
PHY-3002 : Step(127): len = 31724.5, overlap = 0
PHY-3002 : Step(128): len = 29597.3, overlap = 0
PHY-3002 : Step(129): len = 27388.7, overlap = 0
PHY-3002 : Step(130): len = 25740.4, overlap = 0
PHY-3002 : Step(131): len = 23799.1, overlap = 0
PHY-3002 : Step(132): len = 22148.6, overlap = 0
PHY-3002 : Step(133): len = 21375.3, overlap = 0
PHY-3002 : Step(134): len = 20314.1, overlap = 0
PHY-3002 : Step(135): len = 19165.1, overlap = 0
PHY-3002 : Step(136): len = 18758.4, overlap = 0
PHY-3002 : Step(137): len = 18039.9, overlap = 0
PHY-3002 : Step(138): len = 17461.6, overlap = 0
PHY-3002 : Step(139): len = 16671.7, overlap = 0
PHY-3002 : Step(140): len = 15840.4, overlap = 0
PHY-3002 : Step(141): len = 15174.5, overlap = 0
PHY-3002 : Step(142): len = 14735.1, overlap = 0
PHY-3002 : Step(143): len = 14407.7, overlap = 0
PHY-3002 : Step(144): len = 13952.6, overlap = 0
PHY-3002 : Step(145): len = 13269.8, overlap = 0
PHY-3002 : Step(146): len = 12923.3, overlap = 0
PHY-3002 : Step(147): len = 12381.5, overlap = 0
PHY-3002 : Step(148): len = 11981.2, overlap = 0
PHY-3002 : Step(149): len = 11766.1, overlap = 0
PHY-3002 : Step(150): len = 11573.6, overlap = 0
PHY-3002 : Step(151): len = 11465.5, overlap = 0
PHY-3002 : Step(152): len = 11233.4, overlap = 0
PHY-3002 : Step(153): len = 10896.3, overlap = 0
PHY-3002 : Step(154): len = 10680.4, overlap = 0
PHY-3002 : Step(155): len = 10491, overlap = 0
PHY-3002 : Step(156): len = 10461.8, overlap = 0
PHY-3002 : Step(157): len = 10402.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010233s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(158): len = 10183.9, overlap = 3.25
PHY-3002 : Step(159): len = 10159.3, overlap = 3.5
PHY-3002 : Step(160): len = 10129.8, overlap = 3.75
PHY-3002 : Step(161): len = 10101.2, overlap = 3.5
PHY-3002 : Step(162): len = 10112.5, overlap = 3.5
PHY-3002 : Step(163): len = 9984.3, overlap = 3.75
PHY-3002 : Step(164): len = 9957.8, overlap = 3.75
PHY-3002 : Step(165): len = 9832.6, overlap = 3.75
PHY-3002 : Step(166): len = 9758.8, overlap = 3.5
PHY-3002 : Step(167): len = 9773.1, overlap = 3
PHY-3002 : Step(168): len = 9640.1, overlap = 2.75
PHY-3002 : Step(169): len = 9634.6, overlap = 2.75
PHY-3002 : Step(170): len = 9624.2, overlap = 2.75
PHY-3002 : Step(171): len = 9532.6, overlap = 2.25
PHY-3002 : Step(172): len = 9542.1, overlap = 2.25
PHY-3002 : Step(173): len = 9493.6, overlap = 2.5
PHY-3002 : Step(174): len = 9487.7, overlap = 2.5
PHY-3002 : Step(175): len = 9487.1, overlap = 2.5
PHY-3002 : Step(176): len = 9339.7, overlap = 2.25
PHY-3002 : Step(177): len = 9319.3, overlap = 1.75
PHY-3002 : Step(178): len = 9310.3, overlap = 1.75
PHY-3002 : Step(179): len = 9217.7, overlap = 2
PHY-3002 : Step(180): len = 9159.2, overlap = 1.75
PHY-3002 : Step(181): len = 9103.4, overlap = 1
PHY-3002 : Step(182): len = 9081.8, overlap = 1
PHY-3002 : Step(183): len = 8991.2, overlap = 0.5
PHY-3002 : Step(184): len = 8849.6, overlap = 0.25
PHY-3002 : Step(185): len = 8683.5, overlap = 0
PHY-3002 : Step(186): len = 8580.5, overlap = 0
PHY-3002 : Step(187): len = 8506.4, overlap = 0
PHY-3002 : Step(188): len = 8366.5, overlap = 0
PHY-3002 : Step(189): len = 8177.5, overlap = 0
PHY-3002 : Step(190): len = 8002.3, overlap = 0
PHY-3002 : Step(191): len = 7977.1, overlap = 0
PHY-3002 : Step(192): len = 7920.2, overlap = 0
PHY-3002 : Step(193): len = 7715.2, overlap = 0
PHY-3002 : Step(194): len = 7597.9, overlap = 0
PHY-3002 : Step(195): len = 7561.9, overlap = 0
PHY-3002 : Step(196): len = 7512.9, overlap = 0
PHY-3002 : Step(197): len = 7476.5, overlap = 0
PHY-3002 : Step(198): len = 7457.3, overlap = 0
PHY-3002 : Step(199): len = 7376, overlap = 0
PHY-3002 : Step(200): len = 7273.3, overlap = 0
PHY-3002 : Step(201): len = 7204.2, overlap = 0
PHY-3002 : Step(202): len = 7085.4, overlap = 0
PHY-3002 : Step(203): len = 7023.4, overlap = 0
PHY-3002 : Step(204): len = 7001.5, overlap = 0
PHY-3002 : Step(205): len = 6958.8, overlap = 0
PHY-3002 : Step(206): len = 6810, overlap = 0
PHY-3002 : Step(207): len = 6776.4, overlap = 0
PHY-3002 : Step(208): len = 6649.5, overlap = 0
PHY-3002 : Step(209): len = 6608.7, overlap = 0
PHY-3002 : Step(210): len = 6537.6, overlap = 0
PHY-3002 : Step(211): len = 6458.9, overlap = 0
PHY-3002 : Step(212): len = 6428.3, overlap = 0
PHY-3002 : Step(213): len = 6331.2, overlap = 0
PHY-3002 : Step(214): len = 6342.2, overlap = 0
PHY-3002 : Step(215): len = 6303.7, overlap = 0
PHY-3002 : Step(216): len = 6225.5, overlap = 0
PHY-3002 : Step(217): len = 6210.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000103326
PHY-3002 : Step(218): len = 6262.8, overlap = 7.75
PHY-3002 : Step(219): len = 6291.1, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000206652
PHY-3002 : Step(220): len = 6330.9, overlap = 7.5
PHY-3002 : Step(221): len = 6399.5, overlap = 7
PHY-3002 : Step(222): len = 6573.7, overlap = 7.25
PHY-3002 : Step(223): len = 6522.6, overlap = 6.75
PHY-3002 : Step(224): len = 6521.8, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000413303
PHY-3002 : Step(225): len = 6446, overlap = 6
PHY-3002 : Step(226): len = 6455.4, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.262750s wall, 0.265625s user + 0.140625s system = 0.406250s CPU (154.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(227): len = 9696.7, overlap = 1.25
PHY-3002 : Step(228): len = 8679.1, overlap = 3.75
PHY-3002 : Step(229): len = 7853.2, overlap = 6.5
PHY-3002 : Step(230): len = 7231.9, overlap = 9.75
PHY-3002 : Step(231): len = 6897.7, overlap = 10.5
PHY-3002 : Step(232): len = 6737.9, overlap = 11
PHY-3002 : Step(233): len = 6663, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000970482
PHY-3002 : Step(234): len = 6770.8, overlap = 10.25
PHY-3002 : Step(235): len = 6841.8, overlap = 10
PHY-3002 : Step(236): len = 6786, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00194096
PHY-3002 : Step(237): len = 6815.1, overlap = 9.75
PHY-3002 : Step(238): len = 6827.1, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015436s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.2%)

PHY-3001 : Legalized: Len = 9003.1, Over = 0
PHY-3001 : Final: Len = 9003.1, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 12880, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 13088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.054559s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (229.1%)

RUN-1003 : finish command "place" in  16.172286s wall, 19.078125s user + 10.656250s system = 29.734375s CPU (183.9%)

RUN-1004 : used memory is 337 MB, reserved memory is 332 MB, peak memory is 959 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 178 to 130
PHY-1001 : Pin misalignment score is improved from 130 to 128
PHY-1001 : Pin misalignment score is improved from 128 to 127
PHY-1001 : Pin misalignment score is improved from 127 to 127
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 176 instances
RUN-1001 : 68 mslices, 69 lslices, 32 pads, 0 brams, 0 dsps
RUN-1001 : There are total 408 nets
RUN-1001 : 222 nets have 2 pins
RUN-1001 : 154 nets have [3 - 5] pins
RUN-1001 : 21 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 12880, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 13088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.055973s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (167.5%)

PHY-1001 : End global routing;  0.240556s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (116.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_pad will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_gclk_net will be merged with clock U2/CLK1
PHY-1001 : clock net U4/n15_gclk_net will be merged with clock U4/n15
PHY-1001 : clock net U4/n17_gclk_net will be merged with clock U4/n17
PHY-1001 : clock net U4/n8_gclk_net will be merged with clock U4/n8
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 9704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.402677s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (100.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 9704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000031s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 81% nets.
PHY-1002 : len = 28936, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 28936
PHY-1001 : End Routed; 0.521331s wall, 0.859375s user + 0.187500s system = 1.046875s CPU (200.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_pad will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_gclk_net will be merged with clock U2/CLK1
PHY-1001 : clock net U4/n15_gclk_net will be merged with clock U4/n15
PHY-1001 : clock net U4/n17_gclk_net will be merged with clock U4/n17
PHY-1001 : clock net U4/n8_gclk_net will be merged with clock U4/n8
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.430024s wall, 4.390625s user + 0.593750s system = 4.984375s CPU (112.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.037337s wall, 4.968750s user + 0.640625s system = 5.609375s CPU (111.4%)

RUN-1004 : used memory is 352 MB, reserved memory is 351 MB, peak memory is 1017 MB
RUN-1002 : start command "report_area -io_info -file responder_phy.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    32
  #input                7
  #output              25
  #inout                0

Utilization Statistics
#lut                  260   out of  19600    1.33%
#reg                  149   out of  19600    0.76%
#le                   271
  #lut only           122   out of    271   45.02%
  #reg only            11   out of    271    4.06%
  #lut&reg            138   out of    271   50.92%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   32   out of    188   17.02%
  #ireg                 4
  #oreg                 8
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db responder_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit responder.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 176
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 408, pip num: 2562
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 365 valid insts, and 8191 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file responder.bit.
RUN-1003 : finish command "bitgen -bit responder.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.801290s wall, 8.328125s user + 0.062500s system = 8.390625s CPU (299.5%)

RUN-1004 : used memory is 361 MB, reserved memory is 360 MB, peak memory is 1017 MB
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file key_filter.v
HDL-1007 : analyze verilog file responder.v
HDL-1007 : analyze verilog file Sel_module.v
HDL-1007 : analyze verilog file Timer_module.v
HDL-1007 : analyze verilog file Buzzer_module.v
HDL-1007 : analyze verilog file Digitron_NumDisplay.v
HDL-1007 : analyze verilog file key_filter.v
RUN-1002 : start command "elaborate -top responder"
HDL-1007 : elaborate module responder in responder.v(1)
HDL-1007 : elaborate module key_filter in key_filter.v(1)
HDL-1007 : elaborate module Sel_module in Sel_module.v(1)
HDL-1007 : elaborate module Timer_module in Timer_module.v(1)
HDL-1007 : elaborate module Buzzer_module in Buzzer_module.v(1)
HDL-1007 : elaborate module Digitron_NumDisplay in Digitron_NumDisplay.v(1)
HDL-5007 WARNING: 'TimerL' should be on the sensitivity list in Digitron_NumDisplay.v(56)
HDL-5007 WARNING: 'TimerH' should be on the sensitivity list in Digitron_NumDisplay.v(57)
HDL-5007 WARNING: 'Player_Number' should be on the sensitivity list in Digitron_NumDisplay.v(58)
HDL-1200 : Current top model is responder
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc responder.adc"
RUN-1002 : start command "set_pin_assignment  Buzzer_Out   LOCATION = H11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  CLK   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[0]   LOCATION = C9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[1]   LOCATION = B6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[2]   LOCATION = A5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DigitronCS_Out[3]   LOCATION = A3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[0]   LOCATION = A4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[1]   LOCATION = A6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[2]   LOCATION = B8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[3]   LOCATION = E8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[4]   LOCATION = A7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[5]   LOCATION = B5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[6]   LOCATION = A8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Digitron_Out[7]   LOCATION = C8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_In[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_Out[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED_OverTime_Out   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Start   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_Row[0]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_Row[1]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_Row[2]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Key_Row[3]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "responder"
SYN-1012 : SanityCheck: Model "Sel_module"
SYN-1012 : SanityCheck: Model "Timer_module"
SYN-1012 : SanityCheck: Model "Buzzer_module"
SYN-1012 : SanityCheck: Model "Digitron_NumDisplay"
SYN-1012 : SanityCheck: Model "key_filter"
SYN-1016 : Merged 27 instances.
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b0", d: "n7[0]", q: "DigitronCS_Out[0]" // Digitron_NumDisplay.v(44)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b1", d: "n7[1]", q: "DigitronCS_Out[1]" // Digitron_NumDisplay.v(44)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b2", d: "n7[2]", q: "DigitronCS_Out[2]" // Digitron_NumDisplay.v(44)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg1_b3", d: "n7[3]", q: "DigitronCS_Out[3]" // Digitron_NumDisplay.v(44)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b0", d: "n14[0]", q: "SingleNum[0]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b1", d: "n14[1]", q: "SingleNum[1]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b2", d: "n14[2]", q: "SingleNum[2]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg2_b3", d: "n14[3]", q: "SingleNum[3]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b0", d: "n16[0]", q: "Digitron_Out[0]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b1", d: "n16[1]", q: "Digitron_Out[1]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b2", d: "n16[2]", q: "Digitron_Out[2]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b3", d: "n16[3]", q: "Digitron_Out[3]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b4", d: "n16[4]", q: "Digitron_Out[4]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b5", d: "n16[5]", q: "Digitron_Out[5]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b6", d: "n16[6]", q: "Digitron_Out[6]" // Digitron_NumDisplay.v(73)
SYN-5015 WARNING: Found latch in "Digitron_NumDisplay", name: "reg3_b7", d: "n16[7]", q: "Digitron_Out[7]" // Digitron_NumDisplay.v(73)
SYN-1011 : Flatten model responder
SYN-1011 : Flatten model Sel_module
SYN-1011 : Flatten model Timer_module
SYN-1011 : Flatten model Buzzer_module
SYN-1011 : Flatten model Digitron_NumDisplay
SYN-1011 : Flatten model key_filter
SYN-1016 : Merged 11 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 679/18 useful/useless nets, 561/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     U3/reg1_b17
SYN-1018 : Transformed 4 mux instances.
SYN-1019 : Optimized 10 mux instances.
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 79 distributor mux.
SYN-1016 : Merged 151 instances.
SYN-1015 : Optimize round 1, 376 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 492/177 useful/useless nets, 374/94 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     U1/reg1_b3
SYN-1002 :     U3/reg1_b6
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 108 better
SYN-1014 : Optimize round 3
SYN-1032 : 487/0 useful/useless nets, 369/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 487/0 useful/useless nets, 369/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file responder_rtl.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    32
  #input                7
  #output              25
  #inout                0

Gate Statistics
#Basic gates          257
  #and                 43
  #nand                 0
  #or                  17
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 28
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF                145
  #LATCH               16
#MACRO_ADD              9
#MACRO_EQ              18
#MACRO_MUX             82

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------------+
|Instance |Module    |gates  |seq    |macros |
+--------------------------------------------+
|top      |responder |96     |161    |27     |
+--------------------------------------------+

RUN-1002 : start command "export_db responder_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea responder_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 32 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 510/5 useful/useless nets, 393/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 725/0 useful/useless nets, 608/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-1032 : 714/0 useful/useless nets, 597/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 16 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Mapper mapped 4 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 7 ROM instances
SYN-1032 : 869/2 useful/useless nets, 752/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance U4/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 166 (2.92), #lev = 4 (2.97)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 428 instances into 167 LUTs, name keeping = 62%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "responder" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 593/0 useful/useless nets, 477/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 149 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 48 adder to BLE ...
SYN-4008 : Packed 48 adder and 36 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 168 LUT to BLE ...
SYN-4008 : Packed 168 LUT and 79 SEQ to BLE.
SYN-4003 : Packing 34 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (34 nodes)...
SYN-4004 : #1: Packed 23 SEQ (61 nodes)...
SYN-4005 : Packed 23 SEQ with LUT/SLICE
SYN-4006 : 68 single LUT's are left
SYN-4006 : 11 single SEQ's are left
SYN-4011 : Packing model "responder" (AL_USER_NORMAL) with 179/261 primitive instances ...
RUN-1002 : start command "report_area -file responder_gate.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    32
  #input                7
  #output              25
  #inout                0

Utilization Statistics
#lut                  260   out of  19600    1.33%
#reg                  149   out of  19600    0.76%
#le                   271
  #lut only           122   out of    271   45.02%
  #reg only            11   out of    271    4.06%
  #lut&reg            138   out of    271   50.92%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   32   out of    188   17.02%
  #ireg                 4
  #oreg                 8
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module    |le    |lut   |seq   |
+-----------------------------------------+
|top      |responder |271   |260   |149   |
+-----------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea responder_gate.area" in  2.044406s wall, 2.125000s user + 0.078125s system = 2.203125s CPU (107.8%)

RUN-1004 : used memory is 348 MB, reserved memory is 348 MB, peak memory is 1017 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model responder
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db responder_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
PHY-3001 : Placer runs in 16 thread(s).
SYN-4024 : Net "CLK_pad" drive clk pins.
SYN-4024 : Net "U4/n17" drive clk pins.
SYN-4024 : Net "U2/CLK1" drive clk pins.
SYN-4024 : Net "U4/n15" drive clk pins.
SYN-4024 : Net "U4/n8" drive clk pins.
SYN-4025 : Tag rtl::Net CLK_pad as clock net
SYN-4025 : Tag rtl::Net U2/CLK1 as clock net
SYN-4025 : Tag rtl::Net U4/n15 as clock net
SYN-4025 : Tag rtl::Net U4/n17 as clock net
SYN-4025 : Tag rtl::Net U4/n8 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U4/n17 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U2/CLK1 to drive 6 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/n15 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U4/n8 to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 176 instances
RUN-1001 : 68 mslices, 69 lslices, 32 pads, 0 brams, 0 dsps
RUN-1001 : There are total 408 nets
RUN-1001 : 222 nets have 2 pins
RUN-1001 : 154 nets have [3 - 5] pins
RUN-1001 : 21 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 174 instances, 137 slices, 7 macros(46 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model responder.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 1349, tnet num: 406, tinst num: 174, tnode num: 1716, tedge num: 2254.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 406 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 204 clock pins, and constraint 367 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.092048s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (135.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 96582.8
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(239): len = 73474.1, overlap = 0
PHY-3002 : Step(240): len = 59722.5, overlap = 0
PHY-3002 : Step(241): len = 52111.7, overlap = 0
PHY-3002 : Step(242): len = 45901.1, overlap = 0
PHY-3002 : Step(243): len = 40694.3, overlap = 0
PHY-3002 : Step(244): len = 38220.4, overlap = 0
PHY-3002 : Step(245): len = 34766.1, overlap = 0
PHY-3002 : Step(246): len = 31724.5, overlap = 0
PHY-3002 : Step(247): len = 29597.3, overlap = 0
PHY-3002 : Step(248): len = 27388.7, overlap = 0
PHY-3002 : Step(249): len = 25740.4, overlap = 0
PHY-3002 : Step(250): len = 23799.1, overlap = 0
PHY-3002 : Step(251): len = 22148.6, overlap = 0
PHY-3002 : Step(252): len = 21375.3, overlap = 0
PHY-3002 : Step(253): len = 20314.1, overlap = 0
PHY-3002 : Step(254): len = 19165.1, overlap = 0
PHY-3002 : Step(255): len = 18758.4, overlap = 0
PHY-3002 : Step(256): len = 18039.9, overlap = 0
PHY-3002 : Step(257): len = 17461.6, overlap = 0
PHY-3002 : Step(258): len = 16671.7, overlap = 0
PHY-3002 : Step(259): len = 15840.4, overlap = 0
PHY-3002 : Step(260): len = 15174.5, overlap = 0
PHY-3002 : Step(261): len = 14735.1, overlap = 0
PHY-3002 : Step(262): len = 14407.7, overlap = 0
PHY-3002 : Step(263): len = 13952.6, overlap = 0
PHY-3002 : Step(264): len = 13269.8, overlap = 0
PHY-3002 : Step(265): len = 12923.3, overlap = 0
PHY-3002 : Step(266): len = 12381.5, overlap = 0
PHY-3002 : Step(267): len = 11981.2, overlap = 0
PHY-3002 : Step(268): len = 11766.1, overlap = 0
PHY-3002 : Step(269): len = 11573.6, overlap = 0
PHY-3002 : Step(270): len = 11465.5, overlap = 0
PHY-3002 : Step(271): len = 11233.4, overlap = 0
PHY-3002 : Step(272): len = 10896.3, overlap = 0
PHY-3002 : Step(273): len = 10680.4, overlap = 0
PHY-3002 : Step(274): len = 10491, overlap = 0
PHY-3002 : Step(275): len = 10461.8, overlap = 0
PHY-3002 : Step(276): len = 10402.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009617s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(277): len = 10183.9, overlap = 3.25
PHY-3002 : Step(278): len = 10159.3, overlap = 3.5
PHY-3002 : Step(279): len = 10129.8, overlap = 3.75
PHY-3002 : Step(280): len = 10101.2, overlap = 3.5
PHY-3002 : Step(281): len = 10112.5, overlap = 3.5
PHY-3002 : Step(282): len = 9984.3, overlap = 3.75
PHY-3002 : Step(283): len = 9957.8, overlap = 3.75
PHY-3002 : Step(284): len = 9832.6, overlap = 3.75
PHY-3002 : Step(285): len = 9758.8, overlap = 3.5
PHY-3002 : Step(286): len = 9773.1, overlap = 3
PHY-3002 : Step(287): len = 9640.1, overlap = 2.75
PHY-3002 : Step(288): len = 9634.6, overlap = 2.75
PHY-3002 : Step(289): len = 9624.2, overlap = 2.75
PHY-3002 : Step(290): len = 9532.6, overlap = 2.25
PHY-3002 : Step(291): len = 9542.1, overlap = 2.25
PHY-3002 : Step(292): len = 9493.6, overlap = 2.5
PHY-3002 : Step(293): len = 9487.7, overlap = 2.5
PHY-3002 : Step(294): len = 9487.1, overlap = 2.5
PHY-3002 : Step(295): len = 9339.7, overlap = 2.25
PHY-3002 : Step(296): len = 9319.3, overlap = 1.75
PHY-3002 : Step(297): len = 9310.3, overlap = 1.75
PHY-3002 : Step(298): len = 9217.7, overlap = 2
PHY-3002 : Step(299): len = 9159.2, overlap = 1.75
PHY-3002 : Step(300): len = 9103.4, overlap = 1
PHY-3002 : Step(301): len = 9081.8, overlap = 1
PHY-3002 : Step(302): len = 8991.2, overlap = 0.5
PHY-3002 : Step(303): len = 8849.6, overlap = 0.25
PHY-3002 : Step(304): len = 8683.5, overlap = 0
PHY-3002 : Step(305): len = 8580.5, overlap = 0
PHY-3002 : Step(306): len = 8506.4, overlap = 0
PHY-3002 : Step(307): len = 8366.5, overlap = 0
PHY-3002 : Step(308): len = 8177.5, overlap = 0
PHY-3002 : Step(309): len = 8002.3, overlap = 0
PHY-3002 : Step(310): len = 7977.1, overlap = 0
PHY-3002 : Step(311): len = 7920.2, overlap = 0
PHY-3002 : Step(312): len = 7715.2, overlap = 0
PHY-3002 : Step(313): len = 7597.9, overlap = 0
PHY-3002 : Step(314): len = 7561.9, overlap = 0
PHY-3002 : Step(315): len = 7512.9, overlap = 0
PHY-3002 : Step(316): len = 7476.5, overlap = 0
PHY-3002 : Step(317): len = 7457.3, overlap = 0
PHY-3002 : Step(318): len = 7376, overlap = 0
PHY-3002 : Step(319): len = 7273.3, overlap = 0
PHY-3002 : Step(320): len = 7204.2, overlap = 0
PHY-3002 : Step(321): len = 7085.4, overlap = 0
PHY-3002 : Step(322): len = 7023.4, overlap = 0
PHY-3002 : Step(323): len = 7001.5, overlap = 0
PHY-3002 : Step(324): len = 6958.8, overlap = 0
PHY-3002 : Step(325): len = 6810, overlap = 0
PHY-3002 : Step(326): len = 6776.4, overlap = 0
PHY-3002 : Step(327): len = 6649.5, overlap = 0
PHY-3002 : Step(328): len = 6608.7, overlap = 0
PHY-3002 : Step(329): len = 6537.6, overlap = 0
PHY-3002 : Step(330): len = 6458.9, overlap = 0
PHY-3002 : Step(331): len = 6428.3, overlap = 0
PHY-3002 : Step(332): len = 6331.2, overlap = 0
PHY-3002 : Step(333): len = 6342.2, overlap = 0
PHY-3002 : Step(334): len = 6303.7, overlap = 0
PHY-3002 : Step(335): len = 6225.5, overlap = 0
PHY-3002 : Step(336): len = 6210.4, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000103326
PHY-3002 : Step(337): len = 6262.8, overlap = 7.75
PHY-3002 : Step(338): len = 6291.1, overlap = 7.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000206652
PHY-3002 : Step(339): len = 6330.9, overlap = 7.5
PHY-3002 : Step(340): len = 6399.5, overlap = 7
PHY-3002 : Step(341): len = 6573.7, overlap = 7.25
PHY-3002 : Step(342): len = 6522.6, overlap = 6.75
PHY-3002 : Step(343): len = 6521.8, overlap = 5.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000413303
PHY-3002 : Step(344): len = 6446, overlap = 6
PHY-3002 : Step(345): len = 6455.4, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.272051s wall, 0.265625s user + 0.156250s system = 0.421875s CPU (155.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%, beta_incr = 0.991612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(346): len = 9696.7, overlap = 1.25
PHY-3002 : Step(347): len = 8679.1, overlap = 3.75
PHY-3002 : Step(348): len = 7853.2, overlap = 6.5
PHY-3002 : Step(349): len = 7231.9, overlap = 9.75
PHY-3002 : Step(350): len = 6897.7, overlap = 10.5
PHY-3002 : Step(351): len = 6737.9, overlap = 11
PHY-3002 : Step(352): len = 6663, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000970482
PHY-3002 : Step(353): len = 6770.8, overlap = 10.25
PHY-3002 : Step(354): len = 6841.8, overlap = 10
PHY-3002 : Step(355): len = 6786, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00194096
PHY-3002 : Step(356): len = 6815.1, overlap = 9.75
PHY-3002 : Step(357): len = 6827.1, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015026s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.0%)

PHY-3001 : Legalized: Len = 9003.1, Over = 0
PHY-3001 : Final: Len = 9003.1, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 12880, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 13088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051858s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (180.8%)

RUN-1003 : finish command "place" in  15.957482s wall, 18.515625s user + 10.390625s system = 28.906250s CPU (181.1%)

RUN-1004 : used memory is 349 MB, reserved memory is 345 MB, peak memory is 1017 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.6/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 178 to 130
PHY-1001 : Pin misalignment score is improved from 130 to 128
PHY-1001 : Pin misalignment score is improved from 128 to 127
PHY-1001 : Pin misalignment score is improved from 127 to 127
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 176 instances
RUN-1001 : 68 mslices, 69 lslices, 32 pads, 0 brams, 0 dsps
RUN-1001 : There are total 408 nets
RUN-1001 : 222 nets have 2 pins
RUN-1001 : 154 nets have [3 - 5] pins
RUN-1001 : 21 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 12880, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 13088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.053174s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (146.9%)

PHY-1001 : End global routing;  0.229328s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (115.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_pad will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_gclk_net will be merged with clock U2/CLK1
PHY-1001 : clock net U4/n15_gclk_net will be merged with clock U4/n15
PHY-1001 : clock net U4/n17_gclk_net will be merged with clock U4/n17
PHY-1001 : clock net U4/n8_gclk_net will be merged with clock U4/n8
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 9704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.339820s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (105.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 9704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000056s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 81% nets.
PHY-1002 : len = 28936, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 28936
PHY-1001 : End Routed; 0.490802s wall, 0.765625s user + 0.140625s system = 0.906250s CPU (184.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_pad will be routed on clock mesh
PHY-1001 : clock net U2/CLK1_gclk_net will be merged with clock U2/CLK1
PHY-1001 : clock net U4/n15_gclk_net will be merged with clock U4/n15
PHY-1001 : clock net U4/n17_gclk_net will be merged with clock U4/n17
PHY-1001 : clock net U4/n8_gclk_net will be merged with clock U4/n8
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.100867s wall, 4.125000s user + 0.500000s system = 4.625000s CPU (112.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  4.648643s wall, 4.687500s user + 0.546875s system = 5.234375s CPU (112.6%)

RUN-1004 : used memory is 374 MB, reserved memory is 377 MB, peak memory is 1032 MB
RUN-1002 : start command "report_area -io_info -file responder_phy.area"
RUN-1001 : standard
***Report Model: responder***

IO Statistics
#IO                    32
  #input                7
  #output              25
  #inout                0

Utilization Statistics
#lut                  260   out of  19600    1.33%
#reg                  149   out of  19600    0.76%
#le                   271
  #lut only           122   out of    271   45.02%
  #reg only            11   out of    271    4.06%
  #lut&reg            138   out of    271   50.92%
#dsp                    0   out of     29    0.00%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   32   out of    188   17.02%
  #ireg                 4
  #oreg                 8
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db responder_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit responder.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 176
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 408, pip num: 2564
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 365 valid insts, and 8193 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file responder.bit.
RUN-1003 : finish command "bitgen -bit responder.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  2.343642s wall, 7.828125s user + 0.093750s system = 7.921875s CPU (338.0%)

RUN-1004 : used memory is 372 MB, reserved memory is 370 MB, peak memory is 1032 MB
RUN-1002 : start command "download -bit responder.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -bit responder.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 6 -p" in  14.803000s wall, 0.265625s user + 0.328125s system = 0.593750s CPU (4.0%)

RUN-1004 : used memory is 394 MB, reserved memory is 392 MB, peak memory is 1032 MB
RUN-1003 : finish command "download -bit responder.bit -mode jtag -spd 6 -sec 64 -cable 0" in  15.340741s wall, 0.625000s user + 0.328125s system = 0.953125s CPU (6.2%)

RUN-1004 : used memory is 394 MB, reserved memory is 392 MB, peak memory is 1032 MB
GUI-1001 : Download success!
