# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do multiplicacion_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Work/2025\ I/Taller\ de\ Diseno\ Digital/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/multiplicacion {D:/Work/2025 I/Taller de Diseno Digital/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/multiplicacion/multiplicacion.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:12:03 on Mar 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Work/2025 I/Taller de Diseno Digital/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/multiplicacion" D:/Work/2025 I/Taller de Diseno Digital/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/multiplicacion/multiplicacion.sv 
# -- Compiling module multiplicacion
# 
# Top level modules:
# 	multiplicacion
# End time: 22:12:03 on Mar 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Work/2025\ I/Taller\ de\ Diseno\ Digital/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/multiplicacion {D:/Work/2025 I/Taller de Diseno Digital/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/multiplicacion/multiplicacion_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:12:03 on Mar 17,2025
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Work/2025 I/Taller de Diseno Digital/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/multiplicacion" D:/Work/2025 I/Taller de Diseno Digital/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/multiplicacion/multiplicacion_tb.sv 
# -- Compiling module multiplicacion_tb
# 
# Top level modules:
# 	multiplicacion_tb
# End time: 22:12:03 on Mar 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  multiplicacion_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" multiplicacion_tb 
# Start time: 22:12:03 on Mar 17,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.multiplicacion_tb(fast)
# Loading work.multiplicacion(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (8) for port 'result'. The port definition is at: D:/Work/2025 I/Taller de Diseno Digital/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/multiplicacion/multiplicacion.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /multiplicacion_tb/dut File: D:/Work/2025 I/Taller de Diseno Digital/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/multiplicacion/multiplicacion_tb.sv Line: 17
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Caso 1: 3 * 4
#   Resultado:  12
# Caso 2: 5 * 2
#   Resultado:  10
# Caso 3: 15 * 15
#   Resultado:   1
# End time: 22:12:29 on Mar 17,2025, Elapsed time: 0:00:26
# Errors: 0, Warnings: 2
