{"index": 745, "svad": "This property verifies that the ZeroLeft signal becomes zero one clock cycle after the reset signal rst_n is deasserted. \n\nThe assertion triggers on every positive edge of the clk signal and is disabled when rst_n is high. When rst_n transitions to low (deasserted), the property requires that on the very next clock cycle, the ZeroLeft signal must be zero. If this condition is not met, the assertion fails, indicating that ZeroLeft did not reset properly.", "reference_sva": "property p_ZeroLeft_reset_logic;\n    @(posedge clk) disable iff (rst_n == 1)\n        rst_n == 0 |-> ##1 ZeroLeft == 0;\nendproperty\nassert_p_ZeroLeft_reset_logic: assert property (p_ZeroLeft_reset_logic) else $error(\"Assertion failed: ZeroLeft signal is not zero one cycle after rst_n is deasserted\");", "generated_sva": "property p_zeroleft_reset;\n  @(posedge clk) disable iff (rst_n)\n  $fell(rst_n) |=> (ZeroLeft == 0);\nendproperty\n\nassert property (p_zeroleft_reset)\nelse $error(\"ZeroLeft did not reset to zero one cycle after rst_n deassertion\");", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_ZeroLeft_reset_logic\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `ZeroLeft`\n\n* **Clocks & Resets:**\n    * Primary Clock: `clk` (posedge)\n    * Reset Signal: `rst_n` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `rst_n == 0`\n    * Response condition: `##1 ZeroLeft == 0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `rst_n == 0`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 ZeroLeft == 0`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (rst_n == 1)`\n    * Property is disabled when reset `rst_n` is active high\n\n* **Assertion Structure:**\n    * `@(posedge clk) rst_n == 0 |-> ##1 ZeroLeft == 0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_ZeroLeft_reset_logic;\n    @(posedge clk) disable iff (rst_n == 1)\n        rst_n == 0 |-> ##1 ZeroLeft == 0;\nendproperty\nassert_p_ZeroLeft_reset_logic: assert property (p_ZeroLeft_reset_logic) else $error(\"Assertion failed: ZeroLeft signal is not zero one cycle after rst_n is deasserted\");\n```\n\n**Summary:**\nProperty `p_ZeroLeft_reset_logic` uses overlapping implication synchronized to `clk`.", "error_message": null, "generation_time": 32.02290868759155, "verification_time": 0.016681671142578125, "from_cache": false}