
---------- Begin Simulation Statistics ----------
final_tick                               17928130429161                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 182137                       # Simulator instruction rate (inst/s)
host_mem_usage                               16976712                       # Number of bytes of host memory used
host_op_rate                                   328210                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1372.59                       # Real time elapsed on the host
host_tick_rate                               24133016                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250000015                       # Number of instructions simulated
sim_ops                                     450499460                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033125                       # Number of seconds simulated
sim_ticks                                 33124848993                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          13                       # Number of instructions committed
system.cpu.committedOps                            29                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.l2bus.snoop_filter.hit_multi_requests        37913                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_requests      1721509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.tot_requests      3443961                       # Total number of requests made to the snoop filter.
system.cpu.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               32                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         32                       # Number of busy cycles
system.cpu.num_cc_register_reads                   18                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    29                       # Number of integer alu accesses
system.cpu.num_int_insts                           29                       # number of integer instructions
system.cpu.num_int_register_reads                  56                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 25                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        23     79.31%     79.31% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.31% # Class of executed instruction
system.cpu.op_class::MemRead                        6     20.69%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         29                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests           1375                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1375                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         204542871                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        100510626                       # number of cc regfile writes
system.switch_cpus.committedInsts           250000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps             450499431                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.397896                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.397896                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads         146665140                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         84014591                       # number of floating regfile writes
system.switch_cpus.idleCycles                   61906                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1092753                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         46302792                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             4.822633                       # Inst execution rate
system.switch_cpus.iew.exec_refs            140839566                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           42655703                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         6038822                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     102957379                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          257                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     45398867                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    502265208                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      98183863                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3026321                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     479726542                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10013                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        182151                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         993413                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        195858                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents        17504                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       731756                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       360997                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         628039006                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             477950462                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.567157                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         356196969                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               4.804778                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              479221705                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        664490041                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       299472074                       # number of integer regfile writes
system.switch_cpus.ipc                       2.513220                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.513220                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      2621951      0.54%      0.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     289481135     59.96%     60.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       962264      0.20%     60.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1082737      0.22%     60.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     60.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     60.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     60.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2983138      0.62%     61.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        80077      0.02%     61.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     61.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     17493531      3.62%     65.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        61424      0.01%     65.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      7580335      1.57%     66.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv       605498      0.13%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     17349786      3.59%     70.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt        38395      0.01%     70.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     70.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     70.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     61663436     12.77%     83.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     36576166      7.58%     90.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     37783712      7.83%     98.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6389286      1.32%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      482752871                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       102888407                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    200767059                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     96434353                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes    108423086                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            13669400                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.028316                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4040892     29.56%     29.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          9890      0.07%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         217309      1.59%     31.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             2      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       506567      3.71%     34.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        54507      0.40%     35.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     35.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     35.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       340524      2.49%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3270707     23.93%     61.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1154474      8.45%     70.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      3543058     25.92%     96.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       531470      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      390911913                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    878527657                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    381516109                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    445625137                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          502265196                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         482752871                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     51765701                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       707499                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     75008719                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     99412083                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     4.856078                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.689171                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     13740161     13.82%     13.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2725625      2.74%     16.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5131889      5.16%     21.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      6699677      6.74%     28.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      9452254      9.51%     37.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     12217827     12.29%     50.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     15186144     15.28%     65.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     14418626     14.50%     80.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     19839880     19.96%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     99412083                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   4.853056                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      5204004                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2561855                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    102957379                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     45398867                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       236410962                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 99473989                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     346                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    116794454                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        116794457                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    116795570                       # number of overall hits
system.cpu.dcache.overall_hits::total       116795573                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3406275                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3406278                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3429310                       # number of overall misses
system.cpu.dcache.overall_misses::total       3429313                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  16270228152                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16270228152                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  16270228152                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16270228152                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    120200729                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    120200735                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    120224880                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    120224886                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.028338                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028338                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.028524                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028524                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  4776.545685                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4776.541478                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  4744.461175                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4744.457024                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1721243                       # number of writebacks
system.cpu.dcache.writebacks::total           1721243                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1692194                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1692194                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1692194                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1692194                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1714081                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1714081                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1721760                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1721760                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7813104741                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7813104741                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7846515963                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7846515963                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.014260                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014260                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.014321                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014321                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  4558.188756                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  4558.188756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  4557.264638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  4557.264638                       # average overall mshr miss latency
system.cpu.dcache.replacements                1721243                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     76714576                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        76714579                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3069024                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3069027                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  14617347021                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14617347021                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     79783600                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     79783606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.038467                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038467                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  4762.865009                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4762.860353                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1685401                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1685401                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1383623                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1383623                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6290036334                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6290036334                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  4546.062283                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  4546.062283                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     40079878                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       40079878                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       337251                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       337251                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1652881131                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1652881131                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     40417129                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     40417129                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.008344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data  4901.041453                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  4901.041453                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         6793                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6793                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       330458                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       330458                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1523068407                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1523068407                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data  4608.962128                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  4608.962128                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         1116                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1116                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        23035                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        23035                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        24151                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        24151                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.953791                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.953791                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         7679                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7679                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     33411222                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     33411222                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.317958                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.317958                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data  4350.986066                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  4350.986066                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17928130429161                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.251894                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           118517340                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1721755                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             68.835194                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      17895005580834                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.002314                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   505.249580                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.001958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.986816                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988773                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         963520843                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        963520843                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928130429161                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           6                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928130429161                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     45451175                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         45451188                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     45451175                       # number of overall hits
system.cpu.icache.overall_hits::total        45451188                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          769                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            772                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          769                       # number of overall misses
system.cpu.icache.overall_misses::total           772                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     40743549                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40743549                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     40743549                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40743549                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     45451944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     45451960                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     45451944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     45451960                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.187500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.187500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 52982.508453                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52776.617876                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 52982.508453                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52776.617876                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          251                       # number of writebacks
system.cpu.icache.writebacks::total               251                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           68                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           68                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          701                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          701                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          701                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          701                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     36014283                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36014283                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     36014283                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36014283                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 51375.582026                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51375.582026                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 51375.582026                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51375.582026                       # average overall mshr miss latency
system.cpu.icache.replacements                    251                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     45451175                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        45451188                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          769                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           772                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     40743549                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40743549                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     45451944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     45451960                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.187500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 52982.508453                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52776.617876                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           68                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          701                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          701                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     36014283                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36014283                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 51375.582026                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51375.582026                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17928130429161                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           440.340145                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            45451892                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               704                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          64562.346591                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.999999                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   437.340146                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.854180                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.860039                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         363616384                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        363616384                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928130429161                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                          16                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928130429161                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.trans_dist::ReadResp         1392008                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackDirty       467605                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackClean      1253889                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeReq             8                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExReq         330451                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExResp        330451                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadSharedReq      1392008                       # Transaction distribution
system.cpu.l2bus.pkt_count_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         1651                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      5164769                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count::total             5166420                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        60608                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    220351872                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size::total            220412480                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.snoops                             8                       # Total snoops (count)
system.cpu.l2bus.snoopTraffic                     512                       # Total snoop traffic (bytes)
system.cpu.l2bus.snoop_fanout::samples        1722467                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::mean          0.022020                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::stdev         0.146747                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::0              1684539     97.80%     97.80% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::1                37928      2.20%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::2                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::3                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::total          1722467                       # Request fanout histogram
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928130429161                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.reqLayer0.occupancy       2293352019                       # Layer occupancy (ticks)
system.cpu.l2bus.reqLayer0.utilization            6.9                       # Layer utilization (%)
system.cpu.l2bus.respLayer0.occupancy          703287                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu.l2bus.respLayer1.occupancy      1720032912                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer1.utilization           5.2                       # Layer utilization (%)
system.cpu.l2cache.demand_hits::.switch_cpus.inst          246                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data      1720823                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         1721069                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.switch_cpus.inst          246                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data      1720823                       # number of overall hits
system.cpu.l2cache.overall_hits::total        1721069                       # number of overall hits
system.cpu.l2cache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst          447                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data          929                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total          1382                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst          447                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data          929                       # number of overall misses
system.cpu.l2cache.overall_misses::total         1382                       # number of overall misses
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst     34596702                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data     83166750                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total    117763452                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst     34596702                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data     83166750                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total    117763452                       # number of overall miss cycles
system.cpu.l2cache.demand_accesses::.cpu.inst            3                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst          693                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data      1721752                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      1722451                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst            3                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst          693                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data      1721752                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      1722451                       # number of overall (read+write) accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst     0.645022                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.000540                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.000802                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst     0.645022                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.000540                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.000802                       # miss rate for overall accesses
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 77397.543624                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 89522.874058                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 85212.338640                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 77397.543624                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 89522.874058                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 85212.338640                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.inst            7                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst          440                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data          929                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total         1369                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst          440                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data          929                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total         1369                       # number of overall MSHR misses
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst     34089543                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data     82857393                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total    116946936                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst     34089543                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data     82857393                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total    116946936                       # number of overall MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst     0.634921                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.000540                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.000795                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst     0.634921                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.000540                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.000795                       # mshr miss rate for overall accesses
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 77476.234091                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 89189.874058                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 85425.081081                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 77476.234091                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 89189.874058                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 85425.081081                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.cpu.l2cache.WritebackDirty_hits::.writebacks       467605                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total       467605                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks       467605                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total       467605                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks      1223355                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total      1223355                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_accesses::.writebacks      1223355                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total      1223355                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data            8                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data       330054                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total       330054                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data          397                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total          397                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data     37933362                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total     37933362                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data       330451                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       330451                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.001201                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.001201                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 95550.030227                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 95550.030227                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data          397                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data     37801161                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     37801161                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 95217.030227                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 95217.030227                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.inst          246                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data      1390769                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total      1391015                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst            3                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.inst          447                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data          532                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          985                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.inst     34596702                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data     45233388                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     79830090                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.inst          693                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data      1391301                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      1392000                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.inst     0.645022                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.000382                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.000708                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 77397.543624                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85025.165414                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 81045.776650                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_mshr_hits::.switch_cpus.inst            7                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.inst          440                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data          532                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          972                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     34089543                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     45056232                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     79145775                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.634921                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.000382                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000698                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 77476.234091                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 84692.165414                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 81425.694444                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928130429161                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         1185.194986                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            3413412                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs             1375                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs          2482.481455                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst     2.999999                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data     3.000000                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst   436.318329                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data   742.876658                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.000732                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.000732                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.106523                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.181366                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.289354                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         1375                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4         1252                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.335693                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses         54616079                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses        54616079                       # Number of data accesses
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928130429161                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.replacements                    0                       # number of replacements
system.cpu.mmucache.mmubus.snoops                   0                       # Total snoops (count)
system.cpu.mmucache.mmubus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17928130429161                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17928130429161                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cpu.mmucache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu.mmucache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu.mmucache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu.mmucache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu.mmucache.tags.tag_accesses               0                       # Number of tag accesses
system.cpu.mmucache.tags.data_accesses              0                       # Number of data accesses
system.cpu.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928130429161                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 17895005590824                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  33124838337                       # Cumulative time (in ticks) in various power states
system.cpu.thread29283.numInsts                     0                       # Number of Instructions committed
system.cpu.thread29283.numOps                       0                       # Number of Ops committed
system.cpu.thread29283.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp                 978                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                397                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               397                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            978                       # Transaction distribution
system.l3bus.pkt_count_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port         2750                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port        88000                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1375                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1375    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1375                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928130429161                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy               455877                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy              911754                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_misses::.cpu.inst             3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data             3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.inst          440                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.data          929                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1375                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.inst          440                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.data          929                       # number of overall misses
system.l3cache.overall_misses::total             1375                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus.inst     32331303                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus.data     79145109                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    111476412                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.inst     32331303                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.data     79145109                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    111476412                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.inst          440                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.data          929                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1375                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.inst          440                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.data          929                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1375                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus.inst 73480.234091                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus.data 85193.874058                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 81073.754182                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.inst 73480.234091                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.data 85193.874058                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 81073.754182                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.demand_mshr_misses::.switch_cpus.inst          440                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus.data          929                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1369                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.inst          440                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.data          929                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1369                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus.inst     29400903                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus.data     72957969                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    102358872                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.inst     29400903                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.data     72957969                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    102358872                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.995636                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.995636                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 66820.234091                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.data 78533.874058                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 74769.081081                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 66820.234091                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.data 78533.874058                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 74769.081081                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.l3cache.ReadExReq_misses::.switch_cpus.data          397                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            397                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus.data     36214749                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     36214749                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus.data          397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus.data 91221.030227                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 91221.030227                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus.data          397                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus.data     33570729                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     33570729                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 84561.030227                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 84561.030227                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_misses::.cpu.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.inst          440                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.data          532                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          978                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.inst     32331303                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.data     42930360                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     75261663                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.inst          440                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.data          532                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          978                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 73480.234091                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80696.165414                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 76954.665644                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.inst          440                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.data          532                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          972                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     29400903                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     39387240                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     68788143                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.993865                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 66820.234091                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74036.165414                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 70769.694444                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928130429161                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.l3cache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.tag_accesses                22000                       # Number of tag accesses
system.l3cache.tags.data_accesses               22000                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928130429161                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000863962                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11229                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1369                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1369                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1369                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   87616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33049958958                       # Total gap between requests
system.mem_ctrls.avgGap                   24141679.30                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        28160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data        59456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 850117.082977519953                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1794906.295650263783                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          440                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data          929                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     12908150                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data     38087680                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     29336.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     40998.58                       # Per-requestor read average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        28160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data        59456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         88000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        28160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        28352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          440                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data          929                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1375                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst         5796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data         5796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       850117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data      1794906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2656616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst         5796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       850117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       855913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst         5796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data         5796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       850117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data      1794906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         2656616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1369                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           60                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           42                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           17                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           62                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           75                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18           77                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27           57                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28           34                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29           42                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30          190                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31          145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                27049282                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               4561508                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           50995830                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19758.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37250.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 758                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            55.37                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          611                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   143.397709                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    94.691672                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   201.215073                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          444     72.67%     72.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           91     14.89%     87.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           22      3.60%     91.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           16      2.62%     93.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            8      1.31%     95.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            5      0.82%     95.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            3      0.49%     96.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            4      0.65%     97.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           18      2.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          611                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 87616                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                2.645023                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 17928130429161                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1905557.472000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2533414.228800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   5758447.699200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11808958894.251387                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 3045135538.368239                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 19284079121.665401                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  34148370973.688992                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1030.898918                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  29420635001                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2983400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    720803336                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 17928130429161                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                978                       # Transaction distribution
system.membus.trans_dist::ReadExReq               397                       # Transaction distribution
system.membus.trans_dist::ReadExResp              397                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            978                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port         2750                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total         2750                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   2750                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port        88000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total        88000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   88000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1375                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1375    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1375                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 17928130429161                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy              455877                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2556823                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        52469240                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     32688278                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      1048440                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     22351356                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        21910956                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     98.029650                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed         8265075                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           38                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      2877901                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      2714949                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       162952                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted       116995                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     51765721                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       978063                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     92472463                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     4.871714                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     3.282395                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     15977754     17.28%     17.28% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      7240916      7.83%     25.11% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      5082547      5.50%     30.61% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     10116108     10.94%     41.54% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      3178954      3.44%     44.98% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5      2227097      2.41%     47.39% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6      3399572      3.68%     51.07% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7      3499756      3.78%     54.85% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8     41749759     45.15%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     92472463                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted      450499431                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           132213705                       # Number of memory references committed
system.switch_cpus.commit.loads              91796576                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           44284657                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating           93661116                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer           395884411                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls       6935287                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass      2418326      0.54%      0.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu    268729942     59.65%     60.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult       953156      0.21%     60.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd      1017886      0.23%     60.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu      2922546      0.65%     61.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        80071      0.02%     61.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd     17150648      3.81%     65.10% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp        61424      0.01%     65.11% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt      7400243      1.64%     66.76% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv       592164      0.13%     66.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult     16927587      3.76%     70.64% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt        31733      0.01%     70.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead     56694738     12.58%     83.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite     34125841      7.58%     90.81% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead     35101838      7.79%     98.60% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite      6291288      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total    450499431                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples     41749759                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          5907987                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      15061227                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles          71364718                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles       6084737                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         993413                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved     21313274                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         70948                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts      520799114                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        430867                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses            98387210                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses            42655703                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                667703                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                108436                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928130429161                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       969421                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts              294849858                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches            52469240                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     32890980                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              97378360                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles         2127692                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles           57                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          352                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.cacheLines          45451944                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           349                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     99412083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      5.366011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.940565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         11500183     11.57%     11.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          4185228      4.21%     15.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          6650638      6.69%     22.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          4383139      4.41%     26.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4         11995031     12.07%     38.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5          3252971      3.27%     42.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6          8519590      8.57%     50.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7          3954492      3.98%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8         44970811     45.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     99412083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.527467                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.964090                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses            45452002                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                   118                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928130429161                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads            18298937                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads        11160786                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         8665                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation        17504                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        4981731                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads        60189                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  33124848993                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         993413                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          8888654                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         6436875                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         1315                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles          74366744                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       8725067                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts      514588405                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         41209                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        2379721                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        1809165                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3021275                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands    520568397                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          1355589767                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups        720013894                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups         157124440                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps     455227885                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         65340411                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               3                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          23166032                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                552987856                       # The number of ROB reads
system.switch_cpus.rob.writes              1011479695                       # The number of ROB writes
system.switch_cpus.thread0.numInsts         250000002                       # Number of Instructions committed
system.switch_cpus.thread0.numOps           450499431                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
