
ADC_POT_PollingMethod.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002778  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08002834  08002834  00012834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080028b4  080028b4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080028b4  080028b4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080028b4  080028b4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080028b4  080028b4  000128b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080028b8  080028b8  000128b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080028bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000008c  2000000c  080028c8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000098  080028c8  00020098  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005ee8  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000013f5  00000000  00000000  00025f1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006d8  00000000  00000000  00027318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000630  00000000  00000000  000279f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000170ee  00000000  00000000  00028020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007080  00000000  00000000  0003f10e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095fd7  00000000  00000000  0004618e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dc165  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000017d4  00000000  00000000  000dc1b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800281c 	.word	0x0800281c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	0800281c 	.word	0x0800281c

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__aeabi_dmul>:
 800021c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800021e:	4657      	mov	r7, sl
 8000220:	464e      	mov	r6, r9
 8000222:	4645      	mov	r5, r8
 8000224:	46de      	mov	lr, fp
 8000226:	b5e0      	push	{r5, r6, r7, lr}
 8000228:	4698      	mov	r8, r3
 800022a:	030c      	lsls	r4, r1, #12
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	0006      	movs	r6, r0
 8000230:	4692      	mov	sl, r2
 8000232:	b087      	sub	sp, #28
 8000234:	0b24      	lsrs	r4, r4, #12
 8000236:	0d5b      	lsrs	r3, r3, #21
 8000238:	0fcf      	lsrs	r7, r1, #31
 800023a:	2b00      	cmp	r3, #0
 800023c:	d100      	bne.n	8000240 <__aeabi_dmul+0x24>
 800023e:	e15c      	b.n	80004fa <__aeabi_dmul+0x2de>
 8000240:	4ad9      	ldr	r2, [pc, #868]	; (80005a8 <__aeabi_dmul+0x38c>)
 8000242:	4293      	cmp	r3, r2
 8000244:	d100      	bne.n	8000248 <__aeabi_dmul+0x2c>
 8000246:	e175      	b.n	8000534 <__aeabi_dmul+0x318>
 8000248:	0f42      	lsrs	r2, r0, #29
 800024a:	00e4      	lsls	r4, r4, #3
 800024c:	4314      	orrs	r4, r2
 800024e:	2280      	movs	r2, #128	; 0x80
 8000250:	0412      	lsls	r2, r2, #16
 8000252:	4314      	orrs	r4, r2
 8000254:	4ad5      	ldr	r2, [pc, #852]	; (80005ac <__aeabi_dmul+0x390>)
 8000256:	00c5      	lsls	r5, r0, #3
 8000258:	4694      	mov	ip, r2
 800025a:	4463      	add	r3, ip
 800025c:	9300      	str	r3, [sp, #0]
 800025e:	2300      	movs	r3, #0
 8000260:	4699      	mov	r9, r3
 8000262:	469b      	mov	fp, r3
 8000264:	4643      	mov	r3, r8
 8000266:	4642      	mov	r2, r8
 8000268:	031e      	lsls	r6, r3, #12
 800026a:	0fd2      	lsrs	r2, r2, #31
 800026c:	005b      	lsls	r3, r3, #1
 800026e:	4650      	mov	r0, sl
 8000270:	4690      	mov	r8, r2
 8000272:	0b36      	lsrs	r6, r6, #12
 8000274:	0d5b      	lsrs	r3, r3, #21
 8000276:	d100      	bne.n	800027a <__aeabi_dmul+0x5e>
 8000278:	e120      	b.n	80004bc <__aeabi_dmul+0x2a0>
 800027a:	4acb      	ldr	r2, [pc, #812]	; (80005a8 <__aeabi_dmul+0x38c>)
 800027c:	4293      	cmp	r3, r2
 800027e:	d100      	bne.n	8000282 <__aeabi_dmul+0x66>
 8000280:	e162      	b.n	8000548 <__aeabi_dmul+0x32c>
 8000282:	49ca      	ldr	r1, [pc, #808]	; (80005ac <__aeabi_dmul+0x390>)
 8000284:	0f42      	lsrs	r2, r0, #29
 8000286:	468c      	mov	ip, r1
 8000288:	9900      	ldr	r1, [sp, #0]
 800028a:	4463      	add	r3, ip
 800028c:	00f6      	lsls	r6, r6, #3
 800028e:	468c      	mov	ip, r1
 8000290:	4316      	orrs	r6, r2
 8000292:	2280      	movs	r2, #128	; 0x80
 8000294:	449c      	add	ip, r3
 8000296:	0412      	lsls	r2, r2, #16
 8000298:	4663      	mov	r3, ip
 800029a:	4316      	orrs	r6, r2
 800029c:	00c2      	lsls	r2, r0, #3
 800029e:	2000      	movs	r0, #0
 80002a0:	9300      	str	r3, [sp, #0]
 80002a2:	9900      	ldr	r1, [sp, #0]
 80002a4:	4643      	mov	r3, r8
 80002a6:	3101      	adds	r1, #1
 80002a8:	468c      	mov	ip, r1
 80002aa:	4649      	mov	r1, r9
 80002ac:	407b      	eors	r3, r7
 80002ae:	9301      	str	r3, [sp, #4]
 80002b0:	290f      	cmp	r1, #15
 80002b2:	d826      	bhi.n	8000302 <__aeabi_dmul+0xe6>
 80002b4:	4bbe      	ldr	r3, [pc, #760]	; (80005b0 <__aeabi_dmul+0x394>)
 80002b6:	0089      	lsls	r1, r1, #2
 80002b8:	5859      	ldr	r1, [r3, r1]
 80002ba:	468f      	mov	pc, r1
 80002bc:	4643      	mov	r3, r8
 80002be:	9301      	str	r3, [sp, #4]
 80002c0:	0034      	movs	r4, r6
 80002c2:	0015      	movs	r5, r2
 80002c4:	4683      	mov	fp, r0
 80002c6:	465b      	mov	r3, fp
 80002c8:	2b02      	cmp	r3, #2
 80002ca:	d016      	beq.n	80002fa <__aeabi_dmul+0xde>
 80002cc:	2b03      	cmp	r3, #3
 80002ce:	d100      	bne.n	80002d2 <__aeabi_dmul+0xb6>
 80002d0:	e203      	b.n	80006da <__aeabi_dmul+0x4be>
 80002d2:	2b01      	cmp	r3, #1
 80002d4:	d000      	beq.n	80002d8 <__aeabi_dmul+0xbc>
 80002d6:	e0cd      	b.n	8000474 <__aeabi_dmul+0x258>
 80002d8:	2200      	movs	r2, #0
 80002da:	2400      	movs	r4, #0
 80002dc:	2500      	movs	r5, #0
 80002de:	9b01      	ldr	r3, [sp, #4]
 80002e0:	0512      	lsls	r2, r2, #20
 80002e2:	4322      	orrs	r2, r4
 80002e4:	07db      	lsls	r3, r3, #31
 80002e6:	431a      	orrs	r2, r3
 80002e8:	0028      	movs	r0, r5
 80002ea:	0011      	movs	r1, r2
 80002ec:	b007      	add	sp, #28
 80002ee:	bcf0      	pop	{r4, r5, r6, r7}
 80002f0:	46bb      	mov	fp, r7
 80002f2:	46b2      	mov	sl, r6
 80002f4:	46a9      	mov	r9, r5
 80002f6:	46a0      	mov	r8, r4
 80002f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fa:	2400      	movs	r4, #0
 80002fc:	2500      	movs	r5, #0
 80002fe:	4aaa      	ldr	r2, [pc, #680]	; (80005a8 <__aeabi_dmul+0x38c>)
 8000300:	e7ed      	b.n	80002de <__aeabi_dmul+0xc2>
 8000302:	0c28      	lsrs	r0, r5, #16
 8000304:	042d      	lsls	r5, r5, #16
 8000306:	0c2d      	lsrs	r5, r5, #16
 8000308:	002b      	movs	r3, r5
 800030a:	0c11      	lsrs	r1, r2, #16
 800030c:	0412      	lsls	r2, r2, #16
 800030e:	0c12      	lsrs	r2, r2, #16
 8000310:	4353      	muls	r3, r2
 8000312:	4698      	mov	r8, r3
 8000314:	0013      	movs	r3, r2
 8000316:	002f      	movs	r7, r5
 8000318:	4343      	muls	r3, r0
 800031a:	4699      	mov	r9, r3
 800031c:	434f      	muls	r7, r1
 800031e:	444f      	add	r7, r9
 8000320:	46bb      	mov	fp, r7
 8000322:	4647      	mov	r7, r8
 8000324:	000b      	movs	r3, r1
 8000326:	0c3f      	lsrs	r7, r7, #16
 8000328:	46ba      	mov	sl, r7
 800032a:	4343      	muls	r3, r0
 800032c:	44da      	add	sl, fp
 800032e:	9302      	str	r3, [sp, #8]
 8000330:	45d1      	cmp	r9, sl
 8000332:	d904      	bls.n	800033e <__aeabi_dmul+0x122>
 8000334:	2780      	movs	r7, #128	; 0x80
 8000336:	027f      	lsls	r7, r7, #9
 8000338:	46b9      	mov	r9, r7
 800033a:	444b      	add	r3, r9
 800033c:	9302      	str	r3, [sp, #8]
 800033e:	4653      	mov	r3, sl
 8000340:	0c1b      	lsrs	r3, r3, #16
 8000342:	469b      	mov	fp, r3
 8000344:	4653      	mov	r3, sl
 8000346:	041f      	lsls	r7, r3, #16
 8000348:	4643      	mov	r3, r8
 800034a:	041b      	lsls	r3, r3, #16
 800034c:	0c1b      	lsrs	r3, r3, #16
 800034e:	4698      	mov	r8, r3
 8000350:	003b      	movs	r3, r7
 8000352:	4443      	add	r3, r8
 8000354:	9304      	str	r3, [sp, #16]
 8000356:	0c33      	lsrs	r3, r6, #16
 8000358:	0436      	lsls	r6, r6, #16
 800035a:	0c36      	lsrs	r6, r6, #16
 800035c:	4698      	mov	r8, r3
 800035e:	0033      	movs	r3, r6
 8000360:	4343      	muls	r3, r0
 8000362:	4699      	mov	r9, r3
 8000364:	4643      	mov	r3, r8
 8000366:	4343      	muls	r3, r0
 8000368:	002f      	movs	r7, r5
 800036a:	469a      	mov	sl, r3
 800036c:	4643      	mov	r3, r8
 800036e:	4377      	muls	r7, r6
 8000370:	435d      	muls	r5, r3
 8000372:	0c38      	lsrs	r0, r7, #16
 8000374:	444d      	add	r5, r9
 8000376:	1945      	adds	r5, r0, r5
 8000378:	45a9      	cmp	r9, r5
 800037a:	d903      	bls.n	8000384 <__aeabi_dmul+0x168>
 800037c:	2380      	movs	r3, #128	; 0x80
 800037e:	025b      	lsls	r3, r3, #9
 8000380:	4699      	mov	r9, r3
 8000382:	44ca      	add	sl, r9
 8000384:	043f      	lsls	r7, r7, #16
 8000386:	0c28      	lsrs	r0, r5, #16
 8000388:	0c3f      	lsrs	r7, r7, #16
 800038a:	042d      	lsls	r5, r5, #16
 800038c:	19ed      	adds	r5, r5, r7
 800038e:	0c27      	lsrs	r7, r4, #16
 8000390:	0424      	lsls	r4, r4, #16
 8000392:	0c24      	lsrs	r4, r4, #16
 8000394:	0003      	movs	r3, r0
 8000396:	0020      	movs	r0, r4
 8000398:	4350      	muls	r0, r2
 800039a:	437a      	muls	r2, r7
 800039c:	4691      	mov	r9, r2
 800039e:	003a      	movs	r2, r7
 80003a0:	4453      	add	r3, sl
 80003a2:	9305      	str	r3, [sp, #20]
 80003a4:	0c03      	lsrs	r3, r0, #16
 80003a6:	469a      	mov	sl, r3
 80003a8:	434a      	muls	r2, r1
 80003aa:	4361      	muls	r1, r4
 80003ac:	4449      	add	r1, r9
 80003ae:	4451      	add	r1, sl
 80003b0:	44ab      	add	fp, r5
 80003b2:	4589      	cmp	r9, r1
 80003b4:	d903      	bls.n	80003be <__aeabi_dmul+0x1a2>
 80003b6:	2380      	movs	r3, #128	; 0x80
 80003b8:	025b      	lsls	r3, r3, #9
 80003ba:	4699      	mov	r9, r3
 80003bc:	444a      	add	r2, r9
 80003be:	0400      	lsls	r0, r0, #16
 80003c0:	0c0b      	lsrs	r3, r1, #16
 80003c2:	0c00      	lsrs	r0, r0, #16
 80003c4:	0409      	lsls	r1, r1, #16
 80003c6:	1809      	adds	r1, r1, r0
 80003c8:	0020      	movs	r0, r4
 80003ca:	4699      	mov	r9, r3
 80003cc:	4643      	mov	r3, r8
 80003ce:	4370      	muls	r0, r6
 80003d0:	435c      	muls	r4, r3
 80003d2:	437e      	muls	r6, r7
 80003d4:	435f      	muls	r7, r3
 80003d6:	0c03      	lsrs	r3, r0, #16
 80003d8:	4698      	mov	r8, r3
 80003da:	19a4      	adds	r4, r4, r6
 80003dc:	4444      	add	r4, r8
 80003de:	444a      	add	r2, r9
 80003e0:	9703      	str	r7, [sp, #12]
 80003e2:	42a6      	cmp	r6, r4
 80003e4:	d904      	bls.n	80003f0 <__aeabi_dmul+0x1d4>
 80003e6:	2380      	movs	r3, #128	; 0x80
 80003e8:	025b      	lsls	r3, r3, #9
 80003ea:	4698      	mov	r8, r3
 80003ec:	4447      	add	r7, r8
 80003ee:	9703      	str	r7, [sp, #12]
 80003f0:	0423      	lsls	r3, r4, #16
 80003f2:	9e02      	ldr	r6, [sp, #8]
 80003f4:	469a      	mov	sl, r3
 80003f6:	9b05      	ldr	r3, [sp, #20]
 80003f8:	445e      	add	r6, fp
 80003fa:	4698      	mov	r8, r3
 80003fc:	42ae      	cmp	r6, r5
 80003fe:	41ad      	sbcs	r5, r5
 8000400:	1876      	adds	r6, r6, r1
 8000402:	428e      	cmp	r6, r1
 8000404:	4189      	sbcs	r1, r1
 8000406:	0400      	lsls	r0, r0, #16
 8000408:	0c00      	lsrs	r0, r0, #16
 800040a:	4450      	add	r0, sl
 800040c:	4440      	add	r0, r8
 800040e:	426d      	negs	r5, r5
 8000410:	1947      	adds	r7, r0, r5
 8000412:	46b8      	mov	r8, r7
 8000414:	4693      	mov	fp, r2
 8000416:	4249      	negs	r1, r1
 8000418:	4689      	mov	r9, r1
 800041a:	44c3      	add	fp, r8
 800041c:	44d9      	add	r9, fp
 800041e:	4298      	cmp	r0, r3
 8000420:	4180      	sbcs	r0, r0
 8000422:	45a8      	cmp	r8, r5
 8000424:	41ad      	sbcs	r5, r5
 8000426:	4593      	cmp	fp, r2
 8000428:	4192      	sbcs	r2, r2
 800042a:	4589      	cmp	r9, r1
 800042c:	4189      	sbcs	r1, r1
 800042e:	426d      	negs	r5, r5
 8000430:	4240      	negs	r0, r0
 8000432:	4328      	orrs	r0, r5
 8000434:	0c24      	lsrs	r4, r4, #16
 8000436:	4252      	negs	r2, r2
 8000438:	4249      	negs	r1, r1
 800043a:	430a      	orrs	r2, r1
 800043c:	9b03      	ldr	r3, [sp, #12]
 800043e:	1900      	adds	r0, r0, r4
 8000440:	1880      	adds	r0, r0, r2
 8000442:	18c7      	adds	r7, r0, r3
 8000444:	464b      	mov	r3, r9
 8000446:	0ddc      	lsrs	r4, r3, #23
 8000448:	9b04      	ldr	r3, [sp, #16]
 800044a:	0275      	lsls	r5, r6, #9
 800044c:	431d      	orrs	r5, r3
 800044e:	1e6a      	subs	r2, r5, #1
 8000450:	4195      	sbcs	r5, r2
 8000452:	464b      	mov	r3, r9
 8000454:	0df6      	lsrs	r6, r6, #23
 8000456:	027f      	lsls	r7, r7, #9
 8000458:	4335      	orrs	r5, r6
 800045a:	025a      	lsls	r2, r3, #9
 800045c:	433c      	orrs	r4, r7
 800045e:	4315      	orrs	r5, r2
 8000460:	01fb      	lsls	r3, r7, #7
 8000462:	d400      	bmi.n	8000466 <__aeabi_dmul+0x24a>
 8000464:	e11c      	b.n	80006a0 <__aeabi_dmul+0x484>
 8000466:	2101      	movs	r1, #1
 8000468:	086a      	lsrs	r2, r5, #1
 800046a:	400d      	ands	r5, r1
 800046c:	4315      	orrs	r5, r2
 800046e:	07e2      	lsls	r2, r4, #31
 8000470:	4315      	orrs	r5, r2
 8000472:	0864      	lsrs	r4, r4, #1
 8000474:	494f      	ldr	r1, [pc, #316]	; (80005b4 <__aeabi_dmul+0x398>)
 8000476:	4461      	add	r1, ip
 8000478:	2900      	cmp	r1, #0
 800047a:	dc00      	bgt.n	800047e <__aeabi_dmul+0x262>
 800047c:	e0b0      	b.n	80005e0 <__aeabi_dmul+0x3c4>
 800047e:	076b      	lsls	r3, r5, #29
 8000480:	d009      	beq.n	8000496 <__aeabi_dmul+0x27a>
 8000482:	220f      	movs	r2, #15
 8000484:	402a      	ands	r2, r5
 8000486:	2a04      	cmp	r2, #4
 8000488:	d005      	beq.n	8000496 <__aeabi_dmul+0x27a>
 800048a:	1d2a      	adds	r2, r5, #4
 800048c:	42aa      	cmp	r2, r5
 800048e:	41ad      	sbcs	r5, r5
 8000490:	426d      	negs	r5, r5
 8000492:	1964      	adds	r4, r4, r5
 8000494:	0015      	movs	r5, r2
 8000496:	01e3      	lsls	r3, r4, #7
 8000498:	d504      	bpl.n	80004a4 <__aeabi_dmul+0x288>
 800049a:	2180      	movs	r1, #128	; 0x80
 800049c:	4a46      	ldr	r2, [pc, #280]	; (80005b8 <__aeabi_dmul+0x39c>)
 800049e:	00c9      	lsls	r1, r1, #3
 80004a0:	4014      	ands	r4, r2
 80004a2:	4461      	add	r1, ip
 80004a4:	4a45      	ldr	r2, [pc, #276]	; (80005bc <__aeabi_dmul+0x3a0>)
 80004a6:	4291      	cmp	r1, r2
 80004a8:	dd00      	ble.n	80004ac <__aeabi_dmul+0x290>
 80004aa:	e726      	b.n	80002fa <__aeabi_dmul+0xde>
 80004ac:	0762      	lsls	r2, r4, #29
 80004ae:	08ed      	lsrs	r5, r5, #3
 80004b0:	0264      	lsls	r4, r4, #9
 80004b2:	0549      	lsls	r1, r1, #21
 80004b4:	4315      	orrs	r5, r2
 80004b6:	0b24      	lsrs	r4, r4, #12
 80004b8:	0d4a      	lsrs	r2, r1, #21
 80004ba:	e710      	b.n	80002de <__aeabi_dmul+0xc2>
 80004bc:	4652      	mov	r2, sl
 80004be:	4332      	orrs	r2, r6
 80004c0:	d100      	bne.n	80004c4 <__aeabi_dmul+0x2a8>
 80004c2:	e07f      	b.n	80005c4 <__aeabi_dmul+0x3a8>
 80004c4:	2e00      	cmp	r6, #0
 80004c6:	d100      	bne.n	80004ca <__aeabi_dmul+0x2ae>
 80004c8:	e0dc      	b.n	8000684 <__aeabi_dmul+0x468>
 80004ca:	0030      	movs	r0, r6
 80004cc:	f000 f9c0 	bl	8000850 <__clzsi2>
 80004d0:	0002      	movs	r2, r0
 80004d2:	3a0b      	subs	r2, #11
 80004d4:	231d      	movs	r3, #29
 80004d6:	0001      	movs	r1, r0
 80004d8:	1a9b      	subs	r3, r3, r2
 80004da:	4652      	mov	r2, sl
 80004dc:	3908      	subs	r1, #8
 80004de:	40da      	lsrs	r2, r3
 80004e0:	408e      	lsls	r6, r1
 80004e2:	4316      	orrs	r6, r2
 80004e4:	4652      	mov	r2, sl
 80004e6:	408a      	lsls	r2, r1
 80004e8:	9b00      	ldr	r3, [sp, #0]
 80004ea:	4935      	ldr	r1, [pc, #212]	; (80005c0 <__aeabi_dmul+0x3a4>)
 80004ec:	1a18      	subs	r0, r3, r0
 80004ee:	0003      	movs	r3, r0
 80004f0:	468c      	mov	ip, r1
 80004f2:	4463      	add	r3, ip
 80004f4:	2000      	movs	r0, #0
 80004f6:	9300      	str	r3, [sp, #0]
 80004f8:	e6d3      	b.n	80002a2 <__aeabi_dmul+0x86>
 80004fa:	0025      	movs	r5, r4
 80004fc:	4305      	orrs	r5, r0
 80004fe:	d04a      	beq.n	8000596 <__aeabi_dmul+0x37a>
 8000500:	2c00      	cmp	r4, #0
 8000502:	d100      	bne.n	8000506 <__aeabi_dmul+0x2ea>
 8000504:	e0b0      	b.n	8000668 <__aeabi_dmul+0x44c>
 8000506:	0020      	movs	r0, r4
 8000508:	f000 f9a2 	bl	8000850 <__clzsi2>
 800050c:	0001      	movs	r1, r0
 800050e:	0002      	movs	r2, r0
 8000510:	390b      	subs	r1, #11
 8000512:	231d      	movs	r3, #29
 8000514:	0010      	movs	r0, r2
 8000516:	1a5b      	subs	r3, r3, r1
 8000518:	0031      	movs	r1, r6
 800051a:	0035      	movs	r5, r6
 800051c:	3808      	subs	r0, #8
 800051e:	4084      	lsls	r4, r0
 8000520:	40d9      	lsrs	r1, r3
 8000522:	4085      	lsls	r5, r0
 8000524:	430c      	orrs	r4, r1
 8000526:	4826      	ldr	r0, [pc, #152]	; (80005c0 <__aeabi_dmul+0x3a4>)
 8000528:	1a83      	subs	r3, r0, r2
 800052a:	9300      	str	r3, [sp, #0]
 800052c:	2300      	movs	r3, #0
 800052e:	4699      	mov	r9, r3
 8000530:	469b      	mov	fp, r3
 8000532:	e697      	b.n	8000264 <__aeabi_dmul+0x48>
 8000534:	0005      	movs	r5, r0
 8000536:	4325      	orrs	r5, r4
 8000538:	d126      	bne.n	8000588 <__aeabi_dmul+0x36c>
 800053a:	2208      	movs	r2, #8
 800053c:	9300      	str	r3, [sp, #0]
 800053e:	2302      	movs	r3, #2
 8000540:	2400      	movs	r4, #0
 8000542:	4691      	mov	r9, r2
 8000544:	469b      	mov	fp, r3
 8000546:	e68d      	b.n	8000264 <__aeabi_dmul+0x48>
 8000548:	4652      	mov	r2, sl
 800054a:	9b00      	ldr	r3, [sp, #0]
 800054c:	4332      	orrs	r2, r6
 800054e:	d110      	bne.n	8000572 <__aeabi_dmul+0x356>
 8000550:	4915      	ldr	r1, [pc, #84]	; (80005a8 <__aeabi_dmul+0x38c>)
 8000552:	2600      	movs	r6, #0
 8000554:	468c      	mov	ip, r1
 8000556:	4463      	add	r3, ip
 8000558:	4649      	mov	r1, r9
 800055a:	9300      	str	r3, [sp, #0]
 800055c:	2302      	movs	r3, #2
 800055e:	4319      	orrs	r1, r3
 8000560:	4689      	mov	r9, r1
 8000562:	2002      	movs	r0, #2
 8000564:	e69d      	b.n	80002a2 <__aeabi_dmul+0x86>
 8000566:	465b      	mov	r3, fp
 8000568:	9701      	str	r7, [sp, #4]
 800056a:	2b02      	cmp	r3, #2
 800056c:	d000      	beq.n	8000570 <__aeabi_dmul+0x354>
 800056e:	e6ad      	b.n	80002cc <__aeabi_dmul+0xb0>
 8000570:	e6c3      	b.n	80002fa <__aeabi_dmul+0xde>
 8000572:	4a0d      	ldr	r2, [pc, #52]	; (80005a8 <__aeabi_dmul+0x38c>)
 8000574:	2003      	movs	r0, #3
 8000576:	4694      	mov	ip, r2
 8000578:	4463      	add	r3, ip
 800057a:	464a      	mov	r2, r9
 800057c:	9300      	str	r3, [sp, #0]
 800057e:	2303      	movs	r3, #3
 8000580:	431a      	orrs	r2, r3
 8000582:	4691      	mov	r9, r2
 8000584:	4652      	mov	r2, sl
 8000586:	e68c      	b.n	80002a2 <__aeabi_dmul+0x86>
 8000588:	220c      	movs	r2, #12
 800058a:	9300      	str	r3, [sp, #0]
 800058c:	2303      	movs	r3, #3
 800058e:	0005      	movs	r5, r0
 8000590:	4691      	mov	r9, r2
 8000592:	469b      	mov	fp, r3
 8000594:	e666      	b.n	8000264 <__aeabi_dmul+0x48>
 8000596:	2304      	movs	r3, #4
 8000598:	4699      	mov	r9, r3
 800059a:	2300      	movs	r3, #0
 800059c:	9300      	str	r3, [sp, #0]
 800059e:	3301      	adds	r3, #1
 80005a0:	2400      	movs	r4, #0
 80005a2:	469b      	mov	fp, r3
 80005a4:	e65e      	b.n	8000264 <__aeabi_dmul+0x48>
 80005a6:	46c0      	nop			; (mov r8, r8)
 80005a8:	000007ff 	.word	0x000007ff
 80005ac:	fffffc01 	.word	0xfffffc01
 80005b0:	08002834 	.word	0x08002834
 80005b4:	000003ff 	.word	0x000003ff
 80005b8:	feffffff 	.word	0xfeffffff
 80005bc:	000007fe 	.word	0x000007fe
 80005c0:	fffffc0d 	.word	0xfffffc0d
 80005c4:	4649      	mov	r1, r9
 80005c6:	2301      	movs	r3, #1
 80005c8:	4319      	orrs	r1, r3
 80005ca:	4689      	mov	r9, r1
 80005cc:	2600      	movs	r6, #0
 80005ce:	2001      	movs	r0, #1
 80005d0:	e667      	b.n	80002a2 <__aeabi_dmul+0x86>
 80005d2:	2300      	movs	r3, #0
 80005d4:	2480      	movs	r4, #128	; 0x80
 80005d6:	2500      	movs	r5, #0
 80005d8:	4a43      	ldr	r2, [pc, #268]	; (80006e8 <__aeabi_dmul+0x4cc>)
 80005da:	9301      	str	r3, [sp, #4]
 80005dc:	0324      	lsls	r4, r4, #12
 80005de:	e67e      	b.n	80002de <__aeabi_dmul+0xc2>
 80005e0:	2001      	movs	r0, #1
 80005e2:	1a40      	subs	r0, r0, r1
 80005e4:	2838      	cmp	r0, #56	; 0x38
 80005e6:	dd00      	ble.n	80005ea <__aeabi_dmul+0x3ce>
 80005e8:	e676      	b.n	80002d8 <__aeabi_dmul+0xbc>
 80005ea:	281f      	cmp	r0, #31
 80005ec:	dd5b      	ble.n	80006a6 <__aeabi_dmul+0x48a>
 80005ee:	221f      	movs	r2, #31
 80005f0:	0023      	movs	r3, r4
 80005f2:	4252      	negs	r2, r2
 80005f4:	1a51      	subs	r1, r2, r1
 80005f6:	40cb      	lsrs	r3, r1
 80005f8:	0019      	movs	r1, r3
 80005fa:	2820      	cmp	r0, #32
 80005fc:	d003      	beq.n	8000606 <__aeabi_dmul+0x3ea>
 80005fe:	4a3b      	ldr	r2, [pc, #236]	; (80006ec <__aeabi_dmul+0x4d0>)
 8000600:	4462      	add	r2, ip
 8000602:	4094      	lsls	r4, r2
 8000604:	4325      	orrs	r5, r4
 8000606:	1e6a      	subs	r2, r5, #1
 8000608:	4195      	sbcs	r5, r2
 800060a:	002a      	movs	r2, r5
 800060c:	430a      	orrs	r2, r1
 800060e:	2107      	movs	r1, #7
 8000610:	000d      	movs	r5, r1
 8000612:	2400      	movs	r4, #0
 8000614:	4015      	ands	r5, r2
 8000616:	4211      	tst	r1, r2
 8000618:	d05b      	beq.n	80006d2 <__aeabi_dmul+0x4b6>
 800061a:	210f      	movs	r1, #15
 800061c:	2400      	movs	r4, #0
 800061e:	4011      	ands	r1, r2
 8000620:	2904      	cmp	r1, #4
 8000622:	d053      	beq.n	80006cc <__aeabi_dmul+0x4b0>
 8000624:	1d11      	adds	r1, r2, #4
 8000626:	4291      	cmp	r1, r2
 8000628:	4192      	sbcs	r2, r2
 800062a:	4252      	negs	r2, r2
 800062c:	18a4      	adds	r4, r4, r2
 800062e:	000a      	movs	r2, r1
 8000630:	0223      	lsls	r3, r4, #8
 8000632:	d54b      	bpl.n	80006cc <__aeabi_dmul+0x4b0>
 8000634:	2201      	movs	r2, #1
 8000636:	2400      	movs	r4, #0
 8000638:	2500      	movs	r5, #0
 800063a:	e650      	b.n	80002de <__aeabi_dmul+0xc2>
 800063c:	2380      	movs	r3, #128	; 0x80
 800063e:	031b      	lsls	r3, r3, #12
 8000640:	421c      	tst	r4, r3
 8000642:	d009      	beq.n	8000658 <__aeabi_dmul+0x43c>
 8000644:	421e      	tst	r6, r3
 8000646:	d107      	bne.n	8000658 <__aeabi_dmul+0x43c>
 8000648:	4333      	orrs	r3, r6
 800064a:	031c      	lsls	r4, r3, #12
 800064c:	4643      	mov	r3, r8
 800064e:	0015      	movs	r5, r2
 8000650:	0b24      	lsrs	r4, r4, #12
 8000652:	4a25      	ldr	r2, [pc, #148]	; (80006e8 <__aeabi_dmul+0x4cc>)
 8000654:	9301      	str	r3, [sp, #4]
 8000656:	e642      	b.n	80002de <__aeabi_dmul+0xc2>
 8000658:	2280      	movs	r2, #128	; 0x80
 800065a:	0312      	lsls	r2, r2, #12
 800065c:	4314      	orrs	r4, r2
 800065e:	0324      	lsls	r4, r4, #12
 8000660:	4a21      	ldr	r2, [pc, #132]	; (80006e8 <__aeabi_dmul+0x4cc>)
 8000662:	0b24      	lsrs	r4, r4, #12
 8000664:	9701      	str	r7, [sp, #4]
 8000666:	e63a      	b.n	80002de <__aeabi_dmul+0xc2>
 8000668:	f000 f8f2 	bl	8000850 <__clzsi2>
 800066c:	0001      	movs	r1, r0
 800066e:	0002      	movs	r2, r0
 8000670:	3115      	adds	r1, #21
 8000672:	3220      	adds	r2, #32
 8000674:	291c      	cmp	r1, #28
 8000676:	dc00      	bgt.n	800067a <__aeabi_dmul+0x45e>
 8000678:	e74b      	b.n	8000512 <__aeabi_dmul+0x2f6>
 800067a:	0034      	movs	r4, r6
 800067c:	3808      	subs	r0, #8
 800067e:	2500      	movs	r5, #0
 8000680:	4084      	lsls	r4, r0
 8000682:	e750      	b.n	8000526 <__aeabi_dmul+0x30a>
 8000684:	f000 f8e4 	bl	8000850 <__clzsi2>
 8000688:	0003      	movs	r3, r0
 800068a:	001a      	movs	r2, r3
 800068c:	3215      	adds	r2, #21
 800068e:	3020      	adds	r0, #32
 8000690:	2a1c      	cmp	r2, #28
 8000692:	dc00      	bgt.n	8000696 <__aeabi_dmul+0x47a>
 8000694:	e71e      	b.n	80004d4 <__aeabi_dmul+0x2b8>
 8000696:	4656      	mov	r6, sl
 8000698:	3b08      	subs	r3, #8
 800069a:	2200      	movs	r2, #0
 800069c:	409e      	lsls	r6, r3
 800069e:	e723      	b.n	80004e8 <__aeabi_dmul+0x2cc>
 80006a0:	9b00      	ldr	r3, [sp, #0]
 80006a2:	469c      	mov	ip, r3
 80006a4:	e6e6      	b.n	8000474 <__aeabi_dmul+0x258>
 80006a6:	4912      	ldr	r1, [pc, #72]	; (80006f0 <__aeabi_dmul+0x4d4>)
 80006a8:	0022      	movs	r2, r4
 80006aa:	4461      	add	r1, ip
 80006ac:	002e      	movs	r6, r5
 80006ae:	408d      	lsls	r5, r1
 80006b0:	408a      	lsls	r2, r1
 80006b2:	40c6      	lsrs	r6, r0
 80006b4:	1e69      	subs	r1, r5, #1
 80006b6:	418d      	sbcs	r5, r1
 80006b8:	4332      	orrs	r2, r6
 80006ba:	432a      	orrs	r2, r5
 80006bc:	40c4      	lsrs	r4, r0
 80006be:	0753      	lsls	r3, r2, #29
 80006c0:	d0b6      	beq.n	8000630 <__aeabi_dmul+0x414>
 80006c2:	210f      	movs	r1, #15
 80006c4:	4011      	ands	r1, r2
 80006c6:	2904      	cmp	r1, #4
 80006c8:	d1ac      	bne.n	8000624 <__aeabi_dmul+0x408>
 80006ca:	e7b1      	b.n	8000630 <__aeabi_dmul+0x414>
 80006cc:	0765      	lsls	r5, r4, #29
 80006ce:	0264      	lsls	r4, r4, #9
 80006d0:	0b24      	lsrs	r4, r4, #12
 80006d2:	08d2      	lsrs	r2, r2, #3
 80006d4:	4315      	orrs	r5, r2
 80006d6:	2200      	movs	r2, #0
 80006d8:	e601      	b.n	80002de <__aeabi_dmul+0xc2>
 80006da:	2280      	movs	r2, #128	; 0x80
 80006dc:	0312      	lsls	r2, r2, #12
 80006de:	4314      	orrs	r4, r2
 80006e0:	0324      	lsls	r4, r4, #12
 80006e2:	4a01      	ldr	r2, [pc, #4]	; (80006e8 <__aeabi_dmul+0x4cc>)
 80006e4:	0b24      	lsrs	r4, r4, #12
 80006e6:	e5fa      	b.n	80002de <__aeabi_dmul+0xc2>
 80006e8:	000007ff 	.word	0x000007ff
 80006ec:	0000043e 	.word	0x0000043e
 80006f0:	0000041e 	.word	0x0000041e

080006f4 <__aeabi_ui2d>:
 80006f4:	b510      	push	{r4, lr}
 80006f6:	1e04      	subs	r4, r0, #0
 80006f8:	d010      	beq.n	800071c <__aeabi_ui2d+0x28>
 80006fa:	f000 f8a9 	bl	8000850 <__clzsi2>
 80006fe:	4b0f      	ldr	r3, [pc, #60]	; (800073c <__aeabi_ui2d+0x48>)
 8000700:	1a1b      	subs	r3, r3, r0
 8000702:	280a      	cmp	r0, #10
 8000704:	dc11      	bgt.n	800072a <__aeabi_ui2d+0x36>
 8000706:	220b      	movs	r2, #11
 8000708:	0021      	movs	r1, r4
 800070a:	1a12      	subs	r2, r2, r0
 800070c:	40d1      	lsrs	r1, r2
 800070e:	3015      	adds	r0, #21
 8000710:	030a      	lsls	r2, r1, #12
 8000712:	055b      	lsls	r3, r3, #21
 8000714:	4084      	lsls	r4, r0
 8000716:	0b12      	lsrs	r2, r2, #12
 8000718:	0d5b      	lsrs	r3, r3, #21
 800071a:	e001      	b.n	8000720 <__aeabi_ui2d+0x2c>
 800071c:	2300      	movs	r3, #0
 800071e:	2200      	movs	r2, #0
 8000720:	051b      	lsls	r3, r3, #20
 8000722:	4313      	orrs	r3, r2
 8000724:	0020      	movs	r0, r4
 8000726:	0019      	movs	r1, r3
 8000728:	bd10      	pop	{r4, pc}
 800072a:	0022      	movs	r2, r4
 800072c:	380b      	subs	r0, #11
 800072e:	4082      	lsls	r2, r0
 8000730:	055b      	lsls	r3, r3, #21
 8000732:	0312      	lsls	r2, r2, #12
 8000734:	2400      	movs	r4, #0
 8000736:	0b12      	lsrs	r2, r2, #12
 8000738:	0d5b      	lsrs	r3, r3, #21
 800073a:	e7f1      	b.n	8000720 <__aeabi_ui2d+0x2c>
 800073c:	0000041e 	.word	0x0000041e

08000740 <__aeabi_d2f>:
 8000740:	0002      	movs	r2, r0
 8000742:	004b      	lsls	r3, r1, #1
 8000744:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000746:	0d5b      	lsrs	r3, r3, #21
 8000748:	030c      	lsls	r4, r1, #12
 800074a:	4e3d      	ldr	r6, [pc, #244]	; (8000840 <__aeabi_d2f+0x100>)
 800074c:	0a64      	lsrs	r4, r4, #9
 800074e:	0f40      	lsrs	r0, r0, #29
 8000750:	1c5f      	adds	r7, r3, #1
 8000752:	0fc9      	lsrs	r1, r1, #31
 8000754:	4304      	orrs	r4, r0
 8000756:	00d5      	lsls	r5, r2, #3
 8000758:	4237      	tst	r7, r6
 800075a:	d00a      	beq.n	8000772 <__aeabi_d2f+0x32>
 800075c:	4839      	ldr	r0, [pc, #228]	; (8000844 <__aeabi_d2f+0x104>)
 800075e:	181e      	adds	r6, r3, r0
 8000760:	2efe      	cmp	r6, #254	; 0xfe
 8000762:	dd16      	ble.n	8000792 <__aeabi_d2f+0x52>
 8000764:	20ff      	movs	r0, #255	; 0xff
 8000766:	2400      	movs	r4, #0
 8000768:	05c0      	lsls	r0, r0, #23
 800076a:	4320      	orrs	r0, r4
 800076c:	07c9      	lsls	r1, r1, #31
 800076e:	4308      	orrs	r0, r1
 8000770:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000772:	2b00      	cmp	r3, #0
 8000774:	d106      	bne.n	8000784 <__aeabi_d2f+0x44>
 8000776:	432c      	orrs	r4, r5
 8000778:	d026      	beq.n	80007c8 <__aeabi_d2f+0x88>
 800077a:	2205      	movs	r2, #5
 800077c:	0192      	lsls	r2, r2, #6
 800077e:	0a54      	lsrs	r4, r2, #9
 8000780:	b2d8      	uxtb	r0, r3
 8000782:	e7f1      	b.n	8000768 <__aeabi_d2f+0x28>
 8000784:	4325      	orrs	r5, r4
 8000786:	d0ed      	beq.n	8000764 <__aeabi_d2f+0x24>
 8000788:	2080      	movs	r0, #128	; 0x80
 800078a:	03c0      	lsls	r0, r0, #15
 800078c:	4304      	orrs	r4, r0
 800078e:	20ff      	movs	r0, #255	; 0xff
 8000790:	e7ea      	b.n	8000768 <__aeabi_d2f+0x28>
 8000792:	2e00      	cmp	r6, #0
 8000794:	dd1b      	ble.n	80007ce <__aeabi_d2f+0x8e>
 8000796:	0192      	lsls	r2, r2, #6
 8000798:	1e53      	subs	r3, r2, #1
 800079a:	419a      	sbcs	r2, r3
 800079c:	00e4      	lsls	r4, r4, #3
 800079e:	0f6d      	lsrs	r5, r5, #29
 80007a0:	4322      	orrs	r2, r4
 80007a2:	432a      	orrs	r2, r5
 80007a4:	0753      	lsls	r3, r2, #29
 80007a6:	d048      	beq.n	800083a <__aeabi_d2f+0xfa>
 80007a8:	230f      	movs	r3, #15
 80007aa:	4013      	ands	r3, r2
 80007ac:	2b04      	cmp	r3, #4
 80007ae:	d000      	beq.n	80007b2 <__aeabi_d2f+0x72>
 80007b0:	3204      	adds	r2, #4
 80007b2:	2380      	movs	r3, #128	; 0x80
 80007b4:	04db      	lsls	r3, r3, #19
 80007b6:	4013      	ands	r3, r2
 80007b8:	d03f      	beq.n	800083a <__aeabi_d2f+0xfa>
 80007ba:	1c70      	adds	r0, r6, #1
 80007bc:	2efe      	cmp	r6, #254	; 0xfe
 80007be:	d0d1      	beq.n	8000764 <__aeabi_d2f+0x24>
 80007c0:	0192      	lsls	r2, r2, #6
 80007c2:	0a54      	lsrs	r4, r2, #9
 80007c4:	b2c0      	uxtb	r0, r0
 80007c6:	e7cf      	b.n	8000768 <__aeabi_d2f+0x28>
 80007c8:	2000      	movs	r0, #0
 80007ca:	2400      	movs	r4, #0
 80007cc:	e7cc      	b.n	8000768 <__aeabi_d2f+0x28>
 80007ce:	0032      	movs	r2, r6
 80007d0:	3217      	adds	r2, #23
 80007d2:	db22      	blt.n	800081a <__aeabi_d2f+0xda>
 80007d4:	2080      	movs	r0, #128	; 0x80
 80007d6:	0400      	lsls	r0, r0, #16
 80007d8:	4320      	orrs	r0, r4
 80007da:	241e      	movs	r4, #30
 80007dc:	1ba4      	subs	r4, r4, r6
 80007de:	2c1f      	cmp	r4, #31
 80007e0:	dd1d      	ble.n	800081e <__aeabi_d2f+0xde>
 80007e2:	2202      	movs	r2, #2
 80007e4:	4252      	negs	r2, r2
 80007e6:	1b96      	subs	r6, r2, r6
 80007e8:	0002      	movs	r2, r0
 80007ea:	40f2      	lsrs	r2, r6
 80007ec:	0016      	movs	r6, r2
 80007ee:	2c20      	cmp	r4, #32
 80007f0:	d004      	beq.n	80007fc <__aeabi_d2f+0xbc>
 80007f2:	4a15      	ldr	r2, [pc, #84]	; (8000848 <__aeabi_d2f+0x108>)
 80007f4:	4694      	mov	ip, r2
 80007f6:	4463      	add	r3, ip
 80007f8:	4098      	lsls	r0, r3
 80007fa:	4305      	orrs	r5, r0
 80007fc:	002a      	movs	r2, r5
 80007fe:	1e53      	subs	r3, r2, #1
 8000800:	419a      	sbcs	r2, r3
 8000802:	4332      	orrs	r2, r6
 8000804:	2600      	movs	r6, #0
 8000806:	0753      	lsls	r3, r2, #29
 8000808:	d1ce      	bne.n	80007a8 <__aeabi_d2f+0x68>
 800080a:	2480      	movs	r4, #128	; 0x80
 800080c:	0013      	movs	r3, r2
 800080e:	04e4      	lsls	r4, r4, #19
 8000810:	2001      	movs	r0, #1
 8000812:	4023      	ands	r3, r4
 8000814:	4222      	tst	r2, r4
 8000816:	d1d3      	bne.n	80007c0 <__aeabi_d2f+0x80>
 8000818:	e7b0      	b.n	800077c <__aeabi_d2f+0x3c>
 800081a:	2300      	movs	r3, #0
 800081c:	e7ad      	b.n	800077a <__aeabi_d2f+0x3a>
 800081e:	4a0b      	ldr	r2, [pc, #44]	; (800084c <__aeabi_d2f+0x10c>)
 8000820:	4694      	mov	ip, r2
 8000822:	002a      	movs	r2, r5
 8000824:	40e2      	lsrs	r2, r4
 8000826:	0014      	movs	r4, r2
 8000828:	002a      	movs	r2, r5
 800082a:	4463      	add	r3, ip
 800082c:	409a      	lsls	r2, r3
 800082e:	4098      	lsls	r0, r3
 8000830:	1e55      	subs	r5, r2, #1
 8000832:	41aa      	sbcs	r2, r5
 8000834:	4302      	orrs	r2, r0
 8000836:	4322      	orrs	r2, r4
 8000838:	e7e4      	b.n	8000804 <__aeabi_d2f+0xc4>
 800083a:	0033      	movs	r3, r6
 800083c:	e79e      	b.n	800077c <__aeabi_d2f+0x3c>
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	000007fe 	.word	0x000007fe
 8000844:	fffffc80 	.word	0xfffffc80
 8000848:	fffffca2 	.word	0xfffffca2
 800084c:	fffffc82 	.word	0xfffffc82

08000850 <__clzsi2>:
 8000850:	211c      	movs	r1, #28
 8000852:	2301      	movs	r3, #1
 8000854:	041b      	lsls	r3, r3, #16
 8000856:	4298      	cmp	r0, r3
 8000858:	d301      	bcc.n	800085e <__clzsi2+0xe>
 800085a:	0c00      	lsrs	r0, r0, #16
 800085c:	3910      	subs	r1, #16
 800085e:	0a1b      	lsrs	r3, r3, #8
 8000860:	4298      	cmp	r0, r3
 8000862:	d301      	bcc.n	8000868 <__clzsi2+0x18>
 8000864:	0a00      	lsrs	r0, r0, #8
 8000866:	3908      	subs	r1, #8
 8000868:	091b      	lsrs	r3, r3, #4
 800086a:	4298      	cmp	r0, r3
 800086c:	d301      	bcc.n	8000872 <__clzsi2+0x22>
 800086e:	0900      	lsrs	r0, r0, #4
 8000870:	3904      	subs	r1, #4
 8000872:	a202      	add	r2, pc, #8	; (adr r2, 800087c <__clzsi2+0x2c>)
 8000874:	5c10      	ldrb	r0, [r2, r0]
 8000876:	1840      	adds	r0, r0, r1
 8000878:	4770      	bx	lr
 800087a:	46c0      	nop			; (mov r8, r8)
 800087c:	02020304 	.word	0x02020304
 8000880:	01010101 	.word	0x01010101
	...

0800088c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000890:	f000 f9c8 	bl	8000c24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000894:	f000 f838 	bl	8000908 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000898:	f000 f8fa 	bl	8000a90 <MX_GPIO_Init>
  MX_ADC1_Init();
 800089c:	f000 f892 	bl	80009c4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc1);
 80008a0:	4b14      	ldr	r3, [pc, #80]	; (80008f4 <main+0x68>)
 80008a2:	0018      	movs	r0, r3
 80008a4:	f000 fd46 	bl	8001334 <HAL_ADC_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_ADC_PollForConversion(&hadc1, 1000);
 80008a8:	23fa      	movs	r3, #250	; 0xfa
 80008aa:	009a      	lsls	r2, r3, #2
 80008ac:	4b11      	ldr	r3, [pc, #68]	; (80008f4 <main+0x68>)
 80008ae:	0011      	movs	r1, r2
 80008b0:	0018      	movs	r0, r3
 80008b2:	f000 fd8d 	bl	80013d0 <HAL_ADC_PollForConversion>
	  uADCRawValue = HAL_ADC_GetValue(&hadc1);
 80008b6:	4b0f      	ldr	r3, [pc, #60]	; (80008f4 <main+0x68>)
 80008b8:	0018      	movs	r0, r3
 80008ba:	f000 fe1d 	bl	80014f8 <HAL_ADC_GetValue>
 80008be:	0002      	movs	r2, r0
 80008c0:	4b0d      	ldr	r3, [pc, #52]	; (80008f8 <main+0x6c>)
 80008c2:	601a      	str	r2, [r3, #0]
	  fVoltage = uADCRawValue * (3.3/4095.0);
 80008c4:	4b0c      	ldr	r3, [pc, #48]	; (80008f8 <main+0x6c>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	0018      	movs	r0, r3
 80008ca:	f7ff ff13 	bl	80006f4 <__aeabi_ui2d>
 80008ce:	4a0b      	ldr	r2, [pc, #44]	; (80008fc <main+0x70>)
 80008d0:	4b0b      	ldr	r3, [pc, #44]	; (8000900 <main+0x74>)
 80008d2:	f7ff fca3 	bl	800021c <__aeabi_dmul>
 80008d6:	0002      	movs	r2, r0
 80008d8:	000b      	movs	r3, r1
 80008da:	0010      	movs	r0, r2
 80008dc:	0019      	movs	r1, r3
 80008de:	f7ff ff2f 	bl	8000740 <__aeabi_d2f>
 80008e2:	1c02      	adds	r2, r0, #0
 80008e4:	4b07      	ldr	r3, [pc, #28]	; (8000904 <main+0x78>)
 80008e6:	601a      	str	r2, [r3, #0]
	  HAL_Delay(1000);
 80008e8:	23fa      	movs	r3, #250	; 0xfa
 80008ea:	009b      	lsls	r3, r3, #2
 80008ec:	0018      	movs	r0, r3
 80008ee:	f000 fa1f 	bl	8000d30 <HAL_Delay>
	  HAL_ADC_PollForConversion(&hadc1, 1000);
 80008f2:	e7d9      	b.n	80008a8 <main+0x1c>
 80008f4:	20000028 	.word	0x20000028
 80008f8:	2000008c 	.word	0x2000008c
 80008fc:	e734d9b4 	.word	0xe734d9b4
 8000900:	3f4a680c 	.word	0x3f4a680c
 8000904:	20000090 	.word	0x20000090

08000908 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000908:	b590      	push	{r4, r7, lr}
 800090a:	b093      	sub	sp, #76	; 0x4c
 800090c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800090e:	2410      	movs	r4, #16
 8000910:	193b      	adds	r3, r7, r4
 8000912:	0018      	movs	r0, r3
 8000914:	2338      	movs	r3, #56	; 0x38
 8000916:	001a      	movs	r2, r3
 8000918:	2100      	movs	r1, #0
 800091a:	f001 ff77 	bl	800280c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800091e:	003b      	movs	r3, r7
 8000920:	0018      	movs	r0, r3
 8000922:	2310      	movs	r3, #16
 8000924:	001a      	movs	r2, r3
 8000926:	2100      	movs	r1, #0
 8000928:	f001 ff70 	bl	800280c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800092c:	2380      	movs	r3, #128	; 0x80
 800092e:	009b      	lsls	r3, r3, #2
 8000930:	0018      	movs	r0, r3
 8000932:	f001 fa63 	bl	8001dfc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000936:	193b      	adds	r3, r7, r4
 8000938:	2202      	movs	r2, #2
 800093a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800093c:	193b      	adds	r3, r7, r4
 800093e:	2280      	movs	r2, #128	; 0x80
 8000940:	0052      	lsls	r2, r2, #1
 8000942:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000944:	0021      	movs	r1, r4
 8000946:	187b      	adds	r3, r7, r1
 8000948:	2200      	movs	r2, #0
 800094a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800094c:	187b      	adds	r3, r7, r1
 800094e:	2240      	movs	r2, #64	; 0x40
 8000950:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000952:	187b      	adds	r3, r7, r1
 8000954:	2202      	movs	r2, #2
 8000956:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000958:	187b      	adds	r3, r7, r1
 800095a:	2202      	movs	r2, #2
 800095c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800095e:	187b      	adds	r3, r7, r1
 8000960:	2200      	movs	r2, #0
 8000962:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000964:	187b      	adds	r3, r7, r1
 8000966:	2208      	movs	r2, #8
 8000968:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800096a:	187b      	adds	r3, r7, r1
 800096c:	2280      	movs	r2, #128	; 0x80
 800096e:	0292      	lsls	r2, r2, #10
 8000970:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000972:	187b      	adds	r3, r7, r1
 8000974:	2280      	movs	r2, #128	; 0x80
 8000976:	0492      	lsls	r2, r2, #18
 8000978:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800097a:	187b      	adds	r3, r7, r1
 800097c:	2280      	movs	r2, #128	; 0x80
 800097e:	0592      	lsls	r2, r2, #22
 8000980:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000982:	187b      	adds	r3, r7, r1
 8000984:	0018      	movs	r0, r3
 8000986:	f001 fa79 	bl	8001e7c <HAL_RCC_OscConfig>
 800098a:	1e03      	subs	r3, r0, #0
 800098c:	d001      	beq.n	8000992 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800098e:	f000 f895 	bl	8000abc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000992:	003b      	movs	r3, r7
 8000994:	2207      	movs	r2, #7
 8000996:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000998:	003b      	movs	r3, r7
 800099a:	2202      	movs	r2, #2
 800099c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800099e:	003b      	movs	r3, r7
 80009a0:	2200      	movs	r2, #0
 80009a2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009a4:	003b      	movs	r3, r7
 80009a6:	2200      	movs	r2, #0
 80009a8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009aa:	003b      	movs	r3, r7
 80009ac:	2102      	movs	r1, #2
 80009ae:	0018      	movs	r0, r3
 80009b0:	f001 fd7e 	bl	80024b0 <HAL_RCC_ClockConfig>
 80009b4:	1e03      	subs	r3, r0, #0
 80009b6:	d001      	beq.n	80009bc <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80009b8:	f000 f880 	bl	8000abc <Error_Handler>
  }
}
 80009bc:	46c0      	nop			; (mov r8, r8)
 80009be:	46bd      	mov	sp, r7
 80009c0:	b013      	add	sp, #76	; 0x4c
 80009c2:	bd90      	pop	{r4, r7, pc}

080009c4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b084      	sub	sp, #16
 80009c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009ca:	1d3b      	adds	r3, r7, #4
 80009cc:	0018      	movs	r0, r3
 80009ce:	230c      	movs	r3, #12
 80009d0:	001a      	movs	r2, r3
 80009d2:	2100      	movs	r1, #0
 80009d4:	f001 ff1a 	bl	800280c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80009d8:	4b2b      	ldr	r3, [pc, #172]	; (8000a88 <MX_ADC1_Init+0xc4>)
 80009da:	4a2c      	ldr	r2, [pc, #176]	; (8000a8c <MX_ADC1_Init+0xc8>)
 80009dc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80009de:	4b2a      	ldr	r3, [pc, #168]	; (8000a88 <MX_ADC1_Init+0xc4>)
 80009e0:	2280      	movs	r2, #128	; 0x80
 80009e2:	0612      	lsls	r2, r2, #24
 80009e4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009e6:	4b28      	ldr	r3, [pc, #160]	; (8000a88 <MX_ADC1_Init+0xc4>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009ec:	4b26      	ldr	r3, [pc, #152]	; (8000a88 <MX_ADC1_Init+0xc4>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80009f2:	4b25      	ldr	r3, [pc, #148]	; (8000a88 <MX_ADC1_Init+0xc4>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009f8:	4b23      	ldr	r3, [pc, #140]	; (8000a88 <MX_ADC1_Init+0xc4>)
 80009fa:	2204      	movs	r2, #4
 80009fc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80009fe:	4b22      	ldr	r3, [pc, #136]	; (8000a88 <MX_ADC1_Init+0xc4>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000a04:	4b20      	ldr	r3, [pc, #128]	; (8000a88 <MX_ADC1_Init+0xc4>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000a0a:	4b1f      	ldr	r3, [pc, #124]	; (8000a88 <MX_ADC1_Init+0xc4>)
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000a10:	4b1d      	ldr	r3, [pc, #116]	; (8000a88 <MX_ADC1_Init+0xc4>)
 8000a12:	2201      	movs	r2, #1
 8000a14:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a16:	4b1c      	ldr	r3, [pc, #112]	; (8000a88 <MX_ADC1_Init+0xc4>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a1c:	4b1a      	ldr	r3, [pc, #104]	; (8000a88 <MX_ADC1_Init+0xc4>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a22:	4b19      	ldr	r3, [pc, #100]	; (8000a88 <MX_ADC1_Init+0xc4>)
 8000a24:	222c      	movs	r2, #44	; 0x2c
 8000a26:	2100      	movs	r1, #0
 8000a28:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a2a:	4b17      	ldr	r3, [pc, #92]	; (8000a88 <MX_ADC1_Init+0xc4>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000a30:	4b15      	ldr	r3, [pc, #84]	; (8000a88 <MX_ADC1_Init+0xc4>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000a36:	4b14      	ldr	r3, [pc, #80]	; (8000a88 <MX_ADC1_Init+0xc4>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000a3c:	4b12      	ldr	r3, [pc, #72]	; (8000a88 <MX_ADC1_Init+0xc4>)
 8000a3e:	223c      	movs	r2, #60	; 0x3c
 8000a40:	2100      	movs	r1, #0
 8000a42:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000a44:	4b10      	ldr	r3, [pc, #64]	; (8000a88 <MX_ADC1_Init+0xc4>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a4a:	4b0f      	ldr	r3, [pc, #60]	; (8000a88 <MX_ADC1_Init+0xc4>)
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	f000 fac9 	bl	8000fe4 <HAL_ADC_Init>
 8000a52:	1e03      	subs	r3, r0, #0
 8000a54:	d001      	beq.n	8000a5a <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8000a56:	f000 f831 	bl	8000abc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000a5a:	1d3b      	adds	r3, r7, #4
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a60:	1d3b      	adds	r3, r7, #4
 8000a62:	2200      	movs	r2, #0
 8000a64:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000a66:	1d3b      	adds	r3, r7, #4
 8000a68:	2200      	movs	r2, #0
 8000a6a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a6c:	1d3a      	adds	r2, r7, #4
 8000a6e:	4b06      	ldr	r3, [pc, #24]	; (8000a88 <MX_ADC1_Init+0xc4>)
 8000a70:	0011      	movs	r1, r2
 8000a72:	0018      	movs	r0, r3
 8000a74:	f000 fd4c 	bl	8001510 <HAL_ADC_ConfigChannel>
 8000a78:	1e03      	subs	r3, r0, #0
 8000a7a:	d001      	beq.n	8000a80 <MX_ADC1_Init+0xbc>
  {
    Error_Handler();
 8000a7c:	f000 f81e 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a80:	46c0      	nop			; (mov r8, r8)
 8000a82:	46bd      	mov	sp, r7
 8000a84:	b004      	add	sp, #16
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	20000028 	.word	0x20000028
 8000a8c:	40012400 	.word	0x40012400

08000a90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a96:	4b08      	ldr	r3, [pc, #32]	; (8000ab8 <MX_GPIO_Init+0x28>)
 8000a98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a9a:	4b07      	ldr	r3, [pc, #28]	; (8000ab8 <MX_GPIO_Init+0x28>)
 8000a9c:	2101      	movs	r1, #1
 8000a9e:	430a      	orrs	r2, r1
 8000aa0:	635a      	str	r2, [r3, #52]	; 0x34
 8000aa2:	4b05      	ldr	r3, [pc, #20]	; (8000ab8 <MX_GPIO_Init+0x28>)
 8000aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	4013      	ands	r3, r2
 8000aaa:	607b      	str	r3, [r7, #4]
 8000aac:	687b      	ldr	r3, [r7, #4]

}
 8000aae:	46c0      	nop			; (mov r8, r8)
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	b002      	add	sp, #8
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	46c0      	nop			; (mov r8, r8)
 8000ab8:	40021000 	.word	0x40021000

08000abc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ac0:	b672      	cpsid	i
}
 8000ac2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ac4:	e7fe      	b.n	8000ac4 <Error_Handler+0x8>
	...

08000ac8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ace:	4b0f      	ldr	r3, [pc, #60]	; (8000b0c <HAL_MspInit+0x44>)
 8000ad0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ad2:	4b0e      	ldr	r3, [pc, #56]	; (8000b0c <HAL_MspInit+0x44>)
 8000ad4:	2101      	movs	r1, #1
 8000ad6:	430a      	orrs	r2, r1
 8000ad8:	641a      	str	r2, [r3, #64]	; 0x40
 8000ada:	4b0c      	ldr	r3, [pc, #48]	; (8000b0c <HAL_MspInit+0x44>)
 8000adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ade:	2201      	movs	r2, #1
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ae6:	4b09      	ldr	r3, [pc, #36]	; (8000b0c <HAL_MspInit+0x44>)
 8000ae8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000aea:	4b08      	ldr	r3, [pc, #32]	; (8000b0c <HAL_MspInit+0x44>)
 8000aec:	2180      	movs	r1, #128	; 0x80
 8000aee:	0549      	lsls	r1, r1, #21
 8000af0:	430a      	orrs	r2, r1
 8000af2:	63da      	str	r2, [r3, #60]	; 0x3c
 8000af4:	4b05      	ldr	r3, [pc, #20]	; (8000b0c <HAL_MspInit+0x44>)
 8000af6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000af8:	2380      	movs	r3, #128	; 0x80
 8000afa:	055b      	lsls	r3, r3, #21
 8000afc:	4013      	ands	r3, r2
 8000afe:	603b      	str	r3, [r7, #0]
 8000b00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b02:	46c0      	nop			; (mov r8, r8)
 8000b04:	46bd      	mov	sp, r7
 8000b06:	b002      	add	sp, #8
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	46c0      	nop			; (mov r8, r8)
 8000b0c:	40021000 	.word	0x40021000

08000b10 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b10:	b590      	push	{r4, r7, lr}
 8000b12:	b08b      	sub	sp, #44	; 0x2c
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b18:	2414      	movs	r4, #20
 8000b1a:	193b      	adds	r3, r7, r4
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	2314      	movs	r3, #20
 8000b20:	001a      	movs	r2, r3
 8000b22:	2100      	movs	r1, #0
 8000b24:	f001 fe72 	bl	800280c <memset>
  if(hadc->Instance==ADC1)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a18      	ldr	r2, [pc, #96]	; (8000b90 <HAL_ADC_MspInit+0x80>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d129      	bne.n	8000b86 <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000b32:	4b18      	ldr	r3, [pc, #96]	; (8000b94 <HAL_ADC_MspInit+0x84>)
 8000b34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b36:	4b17      	ldr	r3, [pc, #92]	; (8000b94 <HAL_ADC_MspInit+0x84>)
 8000b38:	2180      	movs	r1, #128	; 0x80
 8000b3a:	0349      	lsls	r1, r1, #13
 8000b3c:	430a      	orrs	r2, r1
 8000b3e:	641a      	str	r2, [r3, #64]	; 0x40
 8000b40:	4b14      	ldr	r3, [pc, #80]	; (8000b94 <HAL_ADC_MspInit+0x84>)
 8000b42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b44:	2380      	movs	r3, #128	; 0x80
 8000b46:	035b      	lsls	r3, r3, #13
 8000b48:	4013      	ands	r3, r2
 8000b4a:	613b      	str	r3, [r7, #16]
 8000b4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b4e:	4b11      	ldr	r3, [pc, #68]	; (8000b94 <HAL_ADC_MspInit+0x84>)
 8000b50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000b52:	4b10      	ldr	r3, [pc, #64]	; (8000b94 <HAL_ADC_MspInit+0x84>)
 8000b54:	2101      	movs	r1, #1
 8000b56:	430a      	orrs	r2, r1
 8000b58:	635a      	str	r2, [r3, #52]	; 0x34
 8000b5a:	4b0e      	ldr	r3, [pc, #56]	; (8000b94 <HAL_ADC_MspInit+0x84>)
 8000b5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b5e:	2201      	movs	r2, #1
 8000b60:	4013      	ands	r3, r2
 8000b62:	60fb      	str	r3, [r7, #12]
 8000b64:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b66:	193b      	adds	r3, r7, r4
 8000b68:	2201      	movs	r2, #1
 8000b6a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b6c:	193b      	adds	r3, r7, r4
 8000b6e:	2203      	movs	r2, #3
 8000b70:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b72:	193b      	adds	r3, r7, r4
 8000b74:	2200      	movs	r2, #0
 8000b76:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b78:	193a      	adds	r2, r7, r4
 8000b7a:	23a0      	movs	r3, #160	; 0xa0
 8000b7c:	05db      	lsls	r3, r3, #23
 8000b7e:	0011      	movs	r1, r2
 8000b80:	0018      	movs	r0, r3
 8000b82:	f000 ffd7 	bl	8001b34 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000b86:	46c0      	nop			; (mov r8, r8)
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	b00b      	add	sp, #44	; 0x2c
 8000b8c:	bd90      	pop	{r4, r7, pc}
 8000b8e:	46c0      	nop			; (mov r8, r8)
 8000b90:	40012400 	.word	0x40012400
 8000b94:	40021000 	.word	0x40021000

08000b98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b9c:	e7fe      	b.n	8000b9c <NMI_Handler+0x4>

08000b9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b9e:	b580      	push	{r7, lr}
 8000ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ba2:	e7fe      	b.n	8000ba2 <HardFault_Handler+0x4>

08000ba4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000ba8:	46c0      	nop			; (mov r8, r8)
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}

08000bae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bae:	b580      	push	{r7, lr}
 8000bb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bb2:	46c0      	nop			; (mov r8, r8)
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}

08000bb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bbc:	f000 f89c 	bl	8000cf8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bc0:	46c0      	nop			; (mov r8, r8)
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}

08000bc6 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bc6:	b580      	push	{r7, lr}
 8000bc8:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bca:	46c0      	nop			; (mov r8, r8)
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}

08000bd0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bd0:	480d      	ldr	r0, [pc, #52]	; (8000c08 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bd2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000bd4:	f7ff fff7 	bl	8000bc6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bd8:	480c      	ldr	r0, [pc, #48]	; (8000c0c <LoopForever+0x6>)
  ldr r1, =_edata
 8000bda:	490d      	ldr	r1, [pc, #52]	; (8000c10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bdc:	4a0d      	ldr	r2, [pc, #52]	; (8000c14 <LoopForever+0xe>)
  movs r3, #0
 8000bde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000be0:	e002      	b.n	8000be8 <LoopCopyDataInit>

08000be2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000be2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000be4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000be6:	3304      	adds	r3, #4

08000be8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000be8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bec:	d3f9      	bcc.n	8000be2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bee:	4a0a      	ldr	r2, [pc, #40]	; (8000c18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bf0:	4c0a      	ldr	r4, [pc, #40]	; (8000c1c <LoopForever+0x16>)
  movs r3, #0
 8000bf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bf4:	e001      	b.n	8000bfa <LoopFillZerobss>

08000bf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bf8:	3204      	adds	r2, #4

08000bfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bfc:	d3fb      	bcc.n	8000bf6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000bfe:	f001 fde1 	bl	80027c4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000c02:	f7ff fe43 	bl	800088c <main>

08000c06 <LoopForever>:

LoopForever:
  b LoopForever
 8000c06:	e7fe      	b.n	8000c06 <LoopForever>
  ldr   r0, =_estack
 8000c08:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000c0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c10:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000c14:	080028bc 	.word	0x080028bc
  ldr r2, =_sbss
 8000c18:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000c1c:	20000098 	.word	0x20000098

08000c20 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c20:	e7fe      	b.n	8000c20 <ADC1_COMP_IRQHandler>
	...

08000c24 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c2a:	1dfb      	adds	r3, r7, #7
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c30:	4b0b      	ldr	r3, [pc, #44]	; (8000c60 <HAL_Init+0x3c>)
 8000c32:	681a      	ldr	r2, [r3, #0]
 8000c34:	4b0a      	ldr	r3, [pc, #40]	; (8000c60 <HAL_Init+0x3c>)
 8000c36:	2180      	movs	r1, #128	; 0x80
 8000c38:	0049      	lsls	r1, r1, #1
 8000c3a:	430a      	orrs	r2, r1
 8000c3c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c3e:	2003      	movs	r0, #3
 8000c40:	f000 f810 	bl	8000c64 <HAL_InitTick>
 8000c44:	1e03      	subs	r3, r0, #0
 8000c46:	d003      	beq.n	8000c50 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000c48:	1dfb      	adds	r3, r7, #7
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	701a      	strb	r2, [r3, #0]
 8000c4e:	e001      	b.n	8000c54 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000c50:	f7ff ff3a 	bl	8000ac8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c54:	1dfb      	adds	r3, r7, #7
 8000c56:	781b      	ldrb	r3, [r3, #0]
}
 8000c58:	0018      	movs	r0, r3
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	b002      	add	sp, #8
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	40022000 	.word	0x40022000

08000c64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c64:	b590      	push	{r4, r7, lr}
 8000c66:	b085      	sub	sp, #20
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c6c:	230f      	movs	r3, #15
 8000c6e:	18fb      	adds	r3, r7, r3
 8000c70:	2200      	movs	r2, #0
 8000c72:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000c74:	4b1d      	ldr	r3, [pc, #116]	; (8000cec <HAL_InitTick+0x88>)
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d02b      	beq.n	8000cd4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000c7c:	4b1c      	ldr	r3, [pc, #112]	; (8000cf0 <HAL_InitTick+0x8c>)
 8000c7e:	681c      	ldr	r4, [r3, #0]
 8000c80:	4b1a      	ldr	r3, [pc, #104]	; (8000cec <HAL_InitTick+0x88>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	0019      	movs	r1, r3
 8000c86:	23fa      	movs	r3, #250	; 0xfa
 8000c88:	0098      	lsls	r0, r3, #2
 8000c8a:	f7ff fa3b 	bl	8000104 <__udivsi3>
 8000c8e:	0003      	movs	r3, r0
 8000c90:	0019      	movs	r1, r3
 8000c92:	0020      	movs	r0, r4
 8000c94:	f7ff fa36 	bl	8000104 <__udivsi3>
 8000c98:	0003      	movs	r3, r0
 8000c9a:	0018      	movs	r0, r3
 8000c9c:	f000 ff3d 	bl	8001b1a <HAL_SYSTICK_Config>
 8000ca0:	1e03      	subs	r3, r0, #0
 8000ca2:	d112      	bne.n	8000cca <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2b03      	cmp	r3, #3
 8000ca8:	d80a      	bhi.n	8000cc0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000caa:	6879      	ldr	r1, [r7, #4]
 8000cac:	2301      	movs	r3, #1
 8000cae:	425b      	negs	r3, r3
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	0018      	movs	r0, r3
 8000cb4:	f000 ff1c 	bl	8001af0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cb8:	4b0e      	ldr	r3, [pc, #56]	; (8000cf4 <HAL_InitTick+0x90>)
 8000cba:	687a      	ldr	r2, [r7, #4]
 8000cbc:	601a      	str	r2, [r3, #0]
 8000cbe:	e00d      	b.n	8000cdc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000cc0:	230f      	movs	r3, #15
 8000cc2:	18fb      	adds	r3, r7, r3
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	701a      	strb	r2, [r3, #0]
 8000cc8:	e008      	b.n	8000cdc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000cca:	230f      	movs	r3, #15
 8000ccc:	18fb      	adds	r3, r7, r3
 8000cce:	2201      	movs	r2, #1
 8000cd0:	701a      	strb	r2, [r3, #0]
 8000cd2:	e003      	b.n	8000cdc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000cd4:	230f      	movs	r3, #15
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	2201      	movs	r2, #1
 8000cda:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000cdc:	230f      	movs	r3, #15
 8000cde:	18fb      	adds	r3, r7, r3
 8000ce0:	781b      	ldrb	r3, [r3, #0]
}
 8000ce2:	0018      	movs	r0, r3
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	b005      	add	sp, #20
 8000ce8:	bd90      	pop	{r4, r7, pc}
 8000cea:	46c0      	nop			; (mov r8, r8)
 8000cec:	20000008 	.word	0x20000008
 8000cf0:	20000000 	.word	0x20000000
 8000cf4:	20000004 	.word	0x20000004

08000cf8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000cfc:	4b05      	ldr	r3, [pc, #20]	; (8000d14 <HAL_IncTick+0x1c>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	001a      	movs	r2, r3
 8000d02:	4b05      	ldr	r3, [pc, #20]	; (8000d18 <HAL_IncTick+0x20>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	18d2      	adds	r2, r2, r3
 8000d08:	4b03      	ldr	r3, [pc, #12]	; (8000d18 <HAL_IncTick+0x20>)
 8000d0a:	601a      	str	r2, [r3, #0]
}
 8000d0c:	46c0      	nop			; (mov r8, r8)
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	46c0      	nop			; (mov r8, r8)
 8000d14:	20000008 	.word	0x20000008
 8000d18:	20000094 	.word	0x20000094

08000d1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d20:	4b02      	ldr	r3, [pc, #8]	; (8000d2c <HAL_GetTick+0x10>)
 8000d22:	681b      	ldr	r3, [r3, #0]
}
 8000d24:	0018      	movs	r0, r3
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	46c0      	nop			; (mov r8, r8)
 8000d2c:	20000094 	.word	0x20000094

08000d30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d38:	f7ff fff0 	bl	8000d1c <HAL_GetTick>
 8000d3c:	0003      	movs	r3, r0
 8000d3e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	3301      	adds	r3, #1
 8000d48:	d005      	beq.n	8000d56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d4a:	4b0a      	ldr	r3, [pc, #40]	; (8000d74 <HAL_Delay+0x44>)
 8000d4c:	781b      	ldrb	r3, [r3, #0]
 8000d4e:	001a      	movs	r2, r3
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	189b      	adds	r3, r3, r2
 8000d54:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d56:	46c0      	nop			; (mov r8, r8)
 8000d58:	f7ff ffe0 	bl	8000d1c <HAL_GetTick>
 8000d5c:	0002      	movs	r2, r0
 8000d5e:	68bb      	ldr	r3, [r7, #8]
 8000d60:	1ad3      	subs	r3, r2, r3
 8000d62:	68fa      	ldr	r2, [r7, #12]
 8000d64:	429a      	cmp	r2, r3
 8000d66:	d8f7      	bhi.n	8000d58 <HAL_Delay+0x28>
  {
  }
}
 8000d68:	46c0      	nop			; (mov r8, r8)
 8000d6a:	46c0      	nop			; (mov r8, r8)
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	b004      	add	sp, #16
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	46c0      	nop			; (mov r8, r8)
 8000d74:	20000008 	.word	0x20000008

08000d78 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
 8000d80:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	4a05      	ldr	r2, [pc, #20]	; (8000d9c <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000d88:	401a      	ands	r2, r3
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	431a      	orrs	r2, r3
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	601a      	str	r2, [r3, #0]
}
 8000d92:	46c0      	nop			; (mov r8, r8)
 8000d94:	46bd      	mov	sp, r7
 8000d96:	b002      	add	sp, #8
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	46c0      	nop			; (mov r8, r8)
 8000d9c:	fe3fffff 	.word	0xfe3fffff

08000da0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	23e0      	movs	r3, #224	; 0xe0
 8000dae:	045b      	lsls	r3, r3, #17
 8000db0:	4013      	ands	r3, r2
}
 8000db2:	0018      	movs	r0, r3
 8000db4:	46bd      	mov	sp, r7
 8000db6:	b002      	add	sp, #8
 8000db8:	bd80      	pop	{r7, pc}

08000dba <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000dba:	b580      	push	{r7, lr}
 8000dbc:	b084      	sub	sp, #16
 8000dbe:	af00      	add	r7, sp, #0
 8000dc0:	60f8      	str	r0, [r7, #12]
 8000dc2:	60b9      	str	r1, [r7, #8]
 8000dc4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	695b      	ldr	r3, [r3, #20]
 8000dca:	68ba      	ldr	r2, [r7, #8]
 8000dcc:	2104      	movs	r1, #4
 8000dce:	400a      	ands	r2, r1
 8000dd0:	2107      	movs	r1, #7
 8000dd2:	4091      	lsls	r1, r2
 8000dd4:	000a      	movs	r2, r1
 8000dd6:	43d2      	mvns	r2, r2
 8000dd8:	401a      	ands	r2, r3
 8000dda:	68bb      	ldr	r3, [r7, #8]
 8000ddc:	2104      	movs	r1, #4
 8000dde:	400b      	ands	r3, r1
 8000de0:	6879      	ldr	r1, [r7, #4]
 8000de2:	4099      	lsls	r1, r3
 8000de4:	000b      	movs	r3, r1
 8000de6:	431a      	orrs	r2, r3
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000dec:	46c0      	nop			; (mov r8, r8)
 8000dee:	46bd      	mov	sp, r7
 8000df0:	b004      	add	sp, #16
 8000df2:	bd80      	pop	{r7, pc}

08000df4 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
 8000dfc:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	695b      	ldr	r3, [r3, #20]
 8000e02:	683a      	ldr	r2, [r7, #0]
 8000e04:	2104      	movs	r1, #4
 8000e06:	400a      	ands	r2, r1
 8000e08:	2107      	movs	r1, #7
 8000e0a:	4091      	lsls	r1, r2
 8000e0c:	000a      	movs	r2, r1
 8000e0e:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	2104      	movs	r1, #4
 8000e14:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000e16:	40da      	lsrs	r2, r3
 8000e18:	0013      	movs	r3, r2
}
 8000e1a:	0018      	movs	r0, r3
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	b002      	add	sp, #8
 8000e20:	bd80      	pop	{r7, pc}

08000e22 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8000e22:	b580      	push	{r7, lr}
 8000e24:	b082      	sub	sp, #8
 8000e26:	af00      	add	r7, sp, #0
 8000e28:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	68da      	ldr	r2, [r3, #12]
 8000e2e:	23c0      	movs	r3, #192	; 0xc0
 8000e30:	011b      	lsls	r3, r3, #4
 8000e32:	4013      	ands	r3, r2
 8000e34:	d101      	bne.n	8000e3a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000e36:	2301      	movs	r3, #1
 8000e38:	e000      	b.n	8000e3c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000e3a:	2300      	movs	r3, #0
}
 8000e3c:	0018      	movs	r0, r3
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	b002      	add	sp, #8
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	60f8      	str	r0, [r7, #12]
 8000e4c:	60b9      	str	r1, [r7, #8]
 8000e4e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e54:	68ba      	ldr	r2, [r7, #8]
 8000e56:	211f      	movs	r1, #31
 8000e58:	400a      	ands	r2, r1
 8000e5a:	210f      	movs	r1, #15
 8000e5c:	4091      	lsls	r1, r2
 8000e5e:	000a      	movs	r2, r1
 8000e60:	43d2      	mvns	r2, r2
 8000e62:	401a      	ands	r2, r3
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	0e9b      	lsrs	r3, r3, #26
 8000e68:	210f      	movs	r1, #15
 8000e6a:	4019      	ands	r1, r3
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	201f      	movs	r0, #31
 8000e70:	4003      	ands	r3, r0
 8000e72:	4099      	lsls	r1, r3
 8000e74:	000b      	movs	r3, r1
 8000e76:	431a      	orrs	r2, r3
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000e7c:	46c0      	nop			; (mov r8, r8)
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	b004      	add	sp, #16
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
 8000e8c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	035b      	lsls	r3, r3, #13
 8000e96:	0b5b      	lsrs	r3, r3, #13
 8000e98:	431a      	orrs	r2, r3
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e9e:	46c0      	nop			; (mov r8, r8)
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	b002      	add	sp, #8
 8000ea4:	bd80      	pop	{r7, pc}

08000ea6 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000ea6:	b580      	push	{r7, lr}
 8000ea8:	b082      	sub	sp, #8
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	6078      	str	r0, [r7, #4]
 8000eae:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000eb4:	683a      	ldr	r2, [r7, #0]
 8000eb6:	0352      	lsls	r2, r2, #13
 8000eb8:	0b52      	lsrs	r2, r2, #13
 8000eba:	43d2      	mvns	r2, r2
 8000ebc:	401a      	ands	r2, r3
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000ec2:	46c0      	nop			; (mov r8, r8)
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	b002      	add	sp, #8
 8000ec8:	bd80      	pop	{r7, pc}
	...

08000ecc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	60f8      	str	r0, [r7, #12]
 8000ed4:	60b9      	str	r1, [r7, #8]
 8000ed6:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	695b      	ldr	r3, [r3, #20]
 8000edc:	68ba      	ldr	r2, [r7, #8]
 8000ede:	0212      	lsls	r2, r2, #8
 8000ee0:	43d2      	mvns	r2, r2
 8000ee2:	401a      	ands	r2, r3
 8000ee4:	68bb      	ldr	r3, [r7, #8]
 8000ee6:	021b      	lsls	r3, r3, #8
 8000ee8:	6879      	ldr	r1, [r7, #4]
 8000eea:	400b      	ands	r3, r1
 8000eec:	4904      	ldr	r1, [pc, #16]	; (8000f00 <LL_ADC_SetChannelSamplingTime+0x34>)
 8000eee:	400b      	ands	r3, r1
 8000ef0:	431a      	orrs	r2, r3
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8000ef6:	46c0      	nop			; (mov r8, r8)
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	b004      	add	sp, #16
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	46c0      	nop			; (mov r8, r8)
 8000f00:	07ffff00 	.word	0x07ffff00

08000f04 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	689b      	ldr	r3, [r3, #8]
 8000f10:	4a05      	ldr	r2, [pc, #20]	; (8000f28 <LL_ADC_EnableInternalRegulator+0x24>)
 8000f12:	4013      	ands	r3, r2
 8000f14:	2280      	movs	r2, #128	; 0x80
 8000f16:	0552      	lsls	r2, r2, #21
 8000f18:	431a      	orrs	r2, r3
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000f1e:	46c0      	nop			; (mov r8, r8)
 8000f20:	46bd      	mov	sp, r7
 8000f22:	b002      	add	sp, #8
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	46c0      	nop			; (mov r8, r8)
 8000f28:	6fffffe8 	.word	0x6fffffe8

08000f2c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	689a      	ldr	r2, [r3, #8]
 8000f38:	2380      	movs	r3, #128	; 0x80
 8000f3a:	055b      	lsls	r3, r3, #21
 8000f3c:	401a      	ands	r2, r3
 8000f3e:	2380      	movs	r3, #128	; 0x80
 8000f40:	055b      	lsls	r3, r3, #21
 8000f42:	429a      	cmp	r2, r3
 8000f44:	d101      	bne.n	8000f4a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8000f46:	2301      	movs	r3, #1
 8000f48:	e000      	b.n	8000f4c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8000f4a:	2300      	movs	r3, #0
}
 8000f4c:	0018      	movs	r0, r3
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	b002      	add	sp, #8
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	689b      	ldr	r3, [r3, #8]
 8000f60:	4a04      	ldr	r2, [pc, #16]	; (8000f74 <LL_ADC_Enable+0x20>)
 8000f62:	4013      	ands	r3, r2
 8000f64:	2201      	movs	r2, #1
 8000f66:	431a      	orrs	r2, r3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000f6c:	46c0      	nop			; (mov r8, r8)
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	b002      	add	sp, #8
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	7fffffe8 	.word	0x7fffffe8

08000f78 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	689b      	ldr	r3, [r3, #8]
 8000f84:	2201      	movs	r2, #1
 8000f86:	4013      	ands	r3, r2
 8000f88:	2b01      	cmp	r3, #1
 8000f8a:	d101      	bne.n	8000f90 <LL_ADC_IsEnabled+0x18>
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	e000      	b.n	8000f92 <LL_ADC_IsEnabled+0x1a>
 8000f90:	2300      	movs	r3, #0
}
 8000f92:	0018      	movs	r0, r3
 8000f94:	46bd      	mov	sp, r7
 8000f96:	b002      	add	sp, #8
 8000f98:	bd80      	pop	{r7, pc}
	...

08000f9c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	689b      	ldr	r3, [r3, #8]
 8000fa8:	4a04      	ldr	r2, [pc, #16]	; (8000fbc <LL_ADC_REG_StartConversion+0x20>)
 8000faa:	4013      	ands	r3, r2
 8000fac:	2204      	movs	r2, #4
 8000fae:	431a      	orrs	r2, r3
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000fb4:	46c0      	nop			; (mov r8, r8)
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	b002      	add	sp, #8
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	7fffffe8 	.word	0x7fffffe8

08000fc0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	689b      	ldr	r3, [r3, #8]
 8000fcc:	2204      	movs	r2, #4
 8000fce:	4013      	ands	r3, r2
 8000fd0:	2b04      	cmp	r3, #4
 8000fd2:	d101      	bne.n	8000fd8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	e000      	b.n	8000fda <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000fd8:	2300      	movs	r3, #0
}
 8000fda:	0018      	movs	r0, r3
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	b002      	add	sp, #8
 8000fe0:	bd80      	pop	{r7, pc}
	...

08000fe4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b088      	sub	sp, #32
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fec:	231f      	movs	r3, #31
 8000fee:	18fb      	adds	r3, r7, r3
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d101      	bne.n	800100a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e17f      	b.n	800130a <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800100e:	2b00      	cmp	r3, #0
 8001010:	d10a      	bne.n	8001028 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	0018      	movs	r0, r3
 8001016:	f7ff fd7b 	bl	8000b10 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2200      	movs	r2, #0
 800101e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2254      	movs	r2, #84	; 0x54
 8001024:	2100      	movs	r1, #0
 8001026:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	0018      	movs	r0, r3
 800102e:	f7ff ff7d 	bl	8000f2c <LL_ADC_IsInternalRegulatorEnabled>
 8001032:	1e03      	subs	r3, r0, #0
 8001034:	d115      	bne.n	8001062 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	0018      	movs	r0, r3
 800103c:	f7ff ff62 	bl	8000f04 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001040:	4bb4      	ldr	r3, [pc, #720]	; (8001314 <HAL_ADC_Init+0x330>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	49b4      	ldr	r1, [pc, #720]	; (8001318 <HAL_ADC_Init+0x334>)
 8001046:	0018      	movs	r0, r3
 8001048:	f7ff f85c 	bl	8000104 <__udivsi3>
 800104c:	0003      	movs	r3, r0
 800104e:	3301      	adds	r3, #1
 8001050:	005b      	lsls	r3, r3, #1
 8001052:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001054:	e002      	b.n	800105c <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	3b01      	subs	r3, #1
 800105a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d1f9      	bne.n	8001056 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	0018      	movs	r0, r3
 8001068:	f7ff ff60 	bl	8000f2c <LL_ADC_IsInternalRegulatorEnabled>
 800106c:	1e03      	subs	r3, r0, #0
 800106e:	d10f      	bne.n	8001090 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001074:	2210      	movs	r2, #16
 8001076:	431a      	orrs	r2, r3
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001080:	2201      	movs	r2, #1
 8001082:	431a      	orrs	r2, r3
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001088:	231f      	movs	r3, #31
 800108a:	18fb      	adds	r3, r7, r3
 800108c:	2201      	movs	r2, #1
 800108e:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	0018      	movs	r0, r3
 8001096:	f7ff ff93 	bl	8000fc0 <LL_ADC_REG_IsConversionOngoing>
 800109a:	0003      	movs	r3, r0
 800109c:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010a2:	2210      	movs	r2, #16
 80010a4:	4013      	ands	r3, r2
 80010a6:	d000      	beq.n	80010aa <HAL_ADC_Init+0xc6>
 80010a8:	e122      	b.n	80012f0 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d000      	beq.n	80010b2 <HAL_ADC_Init+0xce>
 80010b0:	e11e      	b.n	80012f0 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010b6:	4a99      	ldr	r2, [pc, #612]	; (800131c <HAL_ADC_Init+0x338>)
 80010b8:	4013      	ands	r3, r2
 80010ba:	2202      	movs	r2, #2
 80010bc:	431a      	orrs	r2, r3
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	0018      	movs	r0, r3
 80010c8:	f7ff ff56 	bl	8000f78 <LL_ADC_IsEnabled>
 80010cc:	1e03      	subs	r3, r0, #0
 80010ce:	d000      	beq.n	80010d2 <HAL_ADC_Init+0xee>
 80010d0:	e0ad      	b.n	800122e <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	7e1b      	ldrb	r3, [r3, #24]
 80010da:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80010dc:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	7e5b      	ldrb	r3, [r3, #25]
 80010e2:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80010e4:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	7e9b      	ldrb	r3, [r3, #26]
 80010ea:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80010ec:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d002      	beq.n	80010fc <HAL_ADC_Init+0x118>
 80010f6:	2380      	movs	r3, #128	; 0x80
 80010f8:	015b      	lsls	r3, r3, #5
 80010fa:	e000      	b.n	80010fe <HAL_ADC_Init+0x11a>
 80010fc:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80010fe:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001104:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	691b      	ldr	r3, [r3, #16]
 800110a:	2b00      	cmp	r3, #0
 800110c:	da04      	bge.n	8001118 <HAL_ADC_Init+0x134>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	691b      	ldr	r3, [r3, #16]
 8001112:	005b      	lsls	r3, r3, #1
 8001114:	085b      	lsrs	r3, r3, #1
 8001116:	e001      	b.n	800111c <HAL_ADC_Init+0x138>
 8001118:	2380      	movs	r3, #128	; 0x80
 800111a:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 800111c:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	212c      	movs	r1, #44	; 0x2c
 8001122:	5c5b      	ldrb	r3, [r3, r1]
 8001124:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001126:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001128:	69ba      	ldr	r2, [r7, #24]
 800112a:	4313      	orrs	r3, r2
 800112c:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2220      	movs	r2, #32
 8001132:	5c9b      	ldrb	r3, [r3, r2]
 8001134:	2b01      	cmp	r3, #1
 8001136:	d115      	bne.n	8001164 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	7e9b      	ldrb	r3, [r3, #26]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d105      	bne.n	800114c <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001140:	69bb      	ldr	r3, [r7, #24]
 8001142:	2280      	movs	r2, #128	; 0x80
 8001144:	0252      	lsls	r2, r2, #9
 8001146:	4313      	orrs	r3, r2
 8001148:	61bb      	str	r3, [r7, #24]
 800114a:	e00b      	b.n	8001164 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001150:	2220      	movs	r2, #32
 8001152:	431a      	orrs	r2, r3
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800115c:	2201      	movs	r2, #1
 800115e:	431a      	orrs	r2, r3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001168:	2b00      	cmp	r3, #0
 800116a:	d00a      	beq.n	8001182 <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001170:	23e0      	movs	r3, #224	; 0xe0
 8001172:	005b      	lsls	r3, r3, #1
 8001174:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800117a:	4313      	orrs	r3, r2
 800117c:	69ba      	ldr	r2, [r7, #24]
 800117e:	4313      	orrs	r3, r2
 8001180:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	68db      	ldr	r3, [r3, #12]
 8001188:	4a65      	ldr	r2, [pc, #404]	; (8001320 <HAL_ADC_Init+0x33c>)
 800118a:	4013      	ands	r3, r2
 800118c:	0019      	movs	r1, r3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	430a      	orrs	r2, r1
 8001196:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	0f9b      	lsrs	r3, r3, #30
 800119e:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80011a4:	4313      	orrs	r3, r2
 80011a6:	697a      	ldr	r2, [r7, #20]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	223c      	movs	r2, #60	; 0x3c
 80011b0:	5c9b      	ldrb	r3, [r3, r2]
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d111      	bne.n	80011da <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	0f9b      	lsrs	r3, r3, #30
 80011bc:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80011c2:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 80011c8:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 80011ce:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	4313      	orrs	r3, r2
 80011d4:	2201      	movs	r2, #1
 80011d6:	4313      	orrs	r3, r2
 80011d8:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	691b      	ldr	r3, [r3, #16]
 80011e0:	4a50      	ldr	r2, [pc, #320]	; (8001324 <HAL_ADC_Init+0x340>)
 80011e2:	4013      	ands	r3, r2
 80011e4:	0019      	movs	r1, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	697a      	ldr	r2, [r7, #20]
 80011ec:	430a      	orrs	r2, r1
 80011ee:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	685a      	ldr	r2, [r3, #4]
 80011f4:	23c0      	movs	r3, #192	; 0xc0
 80011f6:	061b      	lsls	r3, r3, #24
 80011f8:	429a      	cmp	r2, r3
 80011fa:	d018      	beq.n	800122e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001200:	2380      	movs	r3, #128	; 0x80
 8001202:	05db      	lsls	r3, r3, #23
 8001204:	429a      	cmp	r2, r3
 8001206:	d012      	beq.n	800122e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800120c:	2380      	movs	r3, #128	; 0x80
 800120e:	061b      	lsls	r3, r3, #24
 8001210:	429a      	cmp	r2, r3
 8001212:	d00c      	beq.n	800122e <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001214:	4b44      	ldr	r3, [pc, #272]	; (8001328 <HAL_ADC_Init+0x344>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a44      	ldr	r2, [pc, #272]	; (800132c <HAL_ADC_Init+0x348>)
 800121a:	4013      	ands	r3, r2
 800121c:	0019      	movs	r1, r3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	685a      	ldr	r2, [r3, #4]
 8001222:	23f0      	movs	r3, #240	; 0xf0
 8001224:	039b      	lsls	r3, r3, #14
 8001226:	401a      	ands	r2, r3
 8001228:	4b3f      	ldr	r3, [pc, #252]	; (8001328 <HAL_ADC_Init+0x344>)
 800122a:	430a      	orrs	r2, r1
 800122c:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6818      	ldr	r0, [r3, #0]
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001236:	001a      	movs	r2, r3
 8001238:	2100      	movs	r1, #0
 800123a:	f7ff fdbe 	bl	8000dba <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6818      	ldr	r0, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001246:	493a      	ldr	r1, [pc, #232]	; (8001330 <HAL_ADC_Init+0x34c>)
 8001248:	001a      	movs	r2, r3
 800124a:	f7ff fdb6 	bl	8000dba <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	691b      	ldr	r3, [r3, #16]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d109      	bne.n	800126a <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	2110      	movs	r1, #16
 8001262:	4249      	negs	r1, r1
 8001264:	430a      	orrs	r2, r1
 8001266:	629a      	str	r2, [r3, #40]	; 0x28
 8001268:	e018      	b.n	800129c <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	691a      	ldr	r2, [r3, #16]
 800126e:	2380      	movs	r3, #128	; 0x80
 8001270:	039b      	lsls	r3, r3, #14
 8001272:	429a      	cmp	r2, r3
 8001274:	d112      	bne.n	800129c <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	69db      	ldr	r3, [r3, #28]
 8001280:	3b01      	subs	r3, #1
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	221c      	movs	r2, #28
 8001286:	4013      	ands	r3, r2
 8001288:	2210      	movs	r2, #16
 800128a:	4252      	negs	r2, r2
 800128c:	409a      	lsls	r2, r3
 800128e:	0011      	movs	r1, r2
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	430a      	orrs	r2, r1
 800129a:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	2100      	movs	r1, #0
 80012a2:	0018      	movs	r0, r3
 80012a4:	f7ff fda6 	bl	8000df4 <LL_ADC_GetSamplingTimeCommonChannels>
 80012a8:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80012ae:	429a      	cmp	r2, r3
 80012b0:	d10b      	bne.n	80012ca <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2200      	movs	r2, #0
 80012b6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012bc:	2203      	movs	r2, #3
 80012be:	4393      	bics	r3, r2
 80012c0:	2201      	movs	r2, #1
 80012c2:	431a      	orrs	r2, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80012c8:	e01c      	b.n	8001304 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012ce:	2212      	movs	r2, #18
 80012d0:	4393      	bics	r3, r2
 80012d2:	2210      	movs	r2, #16
 80012d4:	431a      	orrs	r2, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012de:	2201      	movs	r2, #1
 80012e0:	431a      	orrs	r2, r3
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 80012e6:	231f      	movs	r3, #31
 80012e8:	18fb      	adds	r3, r7, r3
 80012ea:	2201      	movs	r2, #1
 80012ec:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80012ee:	e009      	b.n	8001304 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012f4:	2210      	movs	r2, #16
 80012f6:	431a      	orrs	r2, r3
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80012fc:	231f      	movs	r3, #31
 80012fe:	18fb      	adds	r3, r7, r3
 8001300:	2201      	movs	r2, #1
 8001302:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001304:	231f      	movs	r3, #31
 8001306:	18fb      	adds	r3, r7, r3
 8001308:	781b      	ldrb	r3, [r3, #0]
}
 800130a:	0018      	movs	r0, r3
 800130c:	46bd      	mov	sp, r7
 800130e:	b008      	add	sp, #32
 8001310:	bd80      	pop	{r7, pc}
 8001312:	46c0      	nop			; (mov r8, r8)
 8001314:	20000000 	.word	0x20000000
 8001318:	00030d40 	.word	0x00030d40
 800131c:	fffffefd 	.word	0xfffffefd
 8001320:	fffe0201 	.word	0xfffe0201
 8001324:	1ffffc02 	.word	0x1ffffc02
 8001328:	40012708 	.word	0x40012708
 800132c:	ffc3ffff 	.word	0xffc3ffff
 8001330:	07ffff04 	.word	0x07ffff04

08001334 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001334:	b5b0      	push	{r4, r5, r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	0018      	movs	r0, r3
 8001342:	f7ff fe3d 	bl	8000fc0 <LL_ADC_REG_IsConversionOngoing>
 8001346:	1e03      	subs	r3, r0, #0
 8001348:	d135      	bne.n	80013b6 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2254      	movs	r2, #84	; 0x54
 800134e:	5c9b      	ldrb	r3, [r3, r2]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d101      	bne.n	8001358 <HAL_ADC_Start+0x24>
 8001354:	2302      	movs	r3, #2
 8001356:	e035      	b.n	80013c4 <HAL_ADC_Start+0x90>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2254      	movs	r2, #84	; 0x54
 800135c:	2101      	movs	r1, #1
 800135e:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001360:	250f      	movs	r5, #15
 8001362:	197c      	adds	r4, r7, r5
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	0018      	movs	r0, r3
 8001368:	f000 faaa 	bl	80018c0 <ADC_Enable>
 800136c:	0003      	movs	r3, r0
 800136e:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001370:	197b      	adds	r3, r7, r5
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d119      	bne.n	80013ac <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800137c:	4a13      	ldr	r2, [pc, #76]	; (80013cc <HAL_ADC_Start+0x98>)
 800137e:	4013      	ands	r3, r2
 8001380:	2280      	movs	r2, #128	; 0x80
 8001382:	0052      	lsls	r2, r2, #1
 8001384:	431a      	orrs	r2, r3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2200      	movs	r2, #0
 800138e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	221c      	movs	r2, #28
 8001396:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2254      	movs	r2, #84	; 0x54
 800139c:	2100      	movs	r1, #0
 800139e:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	0018      	movs	r0, r3
 80013a6:	f7ff fdf9 	bl	8000f9c <LL_ADC_REG_StartConversion>
 80013aa:	e008      	b.n	80013be <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2254      	movs	r2, #84	; 0x54
 80013b0:	2100      	movs	r1, #0
 80013b2:	5499      	strb	r1, [r3, r2]
 80013b4:	e003      	b.n	80013be <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80013b6:	230f      	movs	r3, #15
 80013b8:	18fb      	adds	r3, r7, r3
 80013ba:	2202      	movs	r2, #2
 80013bc:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80013be:	230f      	movs	r3, #15
 80013c0:	18fb      	adds	r3, r7, r3
 80013c2:	781b      	ldrb	r3, [r3, #0]
}
 80013c4:	0018      	movs	r0, r3
 80013c6:	46bd      	mov	sp, r7
 80013c8:	b004      	add	sp, #16
 80013ca:	bdb0      	pop	{r4, r5, r7, pc}
 80013cc:	fffff0fe 	.word	0xfffff0fe

080013d0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	695b      	ldr	r3, [r3, #20]
 80013de:	2b08      	cmp	r3, #8
 80013e0:	d102      	bne.n	80013e8 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 80013e2:	2308      	movs	r3, #8
 80013e4:	60fb      	str	r3, [r7, #12]
 80013e6:	e00f      	b.n	8001408 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	68db      	ldr	r3, [r3, #12]
 80013ee:	2201      	movs	r2, #1
 80013f0:	4013      	ands	r3, r2
 80013f2:	d007      	beq.n	8001404 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013f8:	2220      	movs	r2, #32
 80013fa:	431a      	orrs	r2, r3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8001400:	2301      	movs	r3, #1
 8001402:	e072      	b.n	80014ea <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8001404:	2304      	movs	r3, #4
 8001406:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001408:	f7ff fc88 	bl	8000d1c <HAL_GetTick>
 800140c:	0003      	movs	r3, r0
 800140e:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001410:	e01f      	b.n	8001452 <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	3301      	adds	r3, #1
 8001416:	d01c      	beq.n	8001452 <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001418:	f7ff fc80 	bl	8000d1c <HAL_GetTick>
 800141c:	0002      	movs	r2, r0
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	683a      	ldr	r2, [r7, #0]
 8001424:	429a      	cmp	r2, r3
 8001426:	d302      	bcc.n	800142e <HAL_ADC_PollForConversion+0x5e>
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d111      	bne.n	8001452 <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	68fa      	ldr	r2, [r7, #12]
 8001436:	4013      	ands	r3, r2
 8001438:	d10b      	bne.n	8001452 <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800143e:	2204      	movs	r2, #4
 8001440:	431a      	orrs	r2, r3
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2254      	movs	r2, #84	; 0x54
 800144a:	2100      	movs	r1, #0
 800144c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800144e:	2303      	movs	r3, #3
 8001450:	e04b      	b.n	80014ea <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	68fa      	ldr	r2, [r7, #12]
 800145a:	4013      	ands	r3, r2
 800145c:	d0d9      	beq.n	8001412 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001462:	2280      	movs	r2, #128	; 0x80
 8001464:	0092      	lsls	r2, r2, #2
 8001466:	431a      	orrs	r2, r3
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	0018      	movs	r0, r3
 8001472:	f7ff fcd6 	bl	8000e22 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001476:	1e03      	subs	r3, r0, #0
 8001478:	d02e      	beq.n	80014d8 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	7e9b      	ldrb	r3, [r3, #26]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d12a      	bne.n	80014d8 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	2208      	movs	r2, #8
 800148a:	4013      	ands	r3, r2
 800148c:	2b08      	cmp	r3, #8
 800148e:	d123      	bne.n	80014d8 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	0018      	movs	r0, r3
 8001496:	f7ff fd93 	bl	8000fc0 <LL_ADC_REG_IsConversionOngoing>
 800149a:	1e03      	subs	r3, r0, #0
 800149c:	d110      	bne.n	80014c0 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	685a      	ldr	r2, [r3, #4]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	210c      	movs	r1, #12
 80014aa:	438a      	bics	r2, r1
 80014ac:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014b2:	4a10      	ldr	r2, [pc, #64]	; (80014f4 <HAL_ADC_PollForConversion+0x124>)
 80014b4:	4013      	ands	r3, r2
 80014b6:	2201      	movs	r2, #1
 80014b8:	431a      	orrs	r2, r3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	659a      	str	r2, [r3, #88]	; 0x58
 80014be:	e00b      	b.n	80014d8 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014c4:	2220      	movs	r2, #32
 80014c6:	431a      	orrs	r2, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014d0:	2201      	movs	r2, #1
 80014d2:	431a      	orrs	r2, r3
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	7e1b      	ldrb	r3, [r3, #24]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d103      	bne.n	80014e8 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	220c      	movs	r2, #12
 80014e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80014e8:	2300      	movs	r3, #0
}
 80014ea:	0018      	movs	r0, r3
 80014ec:	46bd      	mov	sp, r7
 80014ee:	b004      	add	sp, #16
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	46c0      	nop			; (mov r8, r8)
 80014f4:	fffffefe 	.word	0xfffffefe

080014f8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001506:	0018      	movs	r0, r3
 8001508:	46bd      	mov	sp, r7
 800150a:	b002      	add	sp, #8
 800150c:	bd80      	pop	{r7, pc}
	...

08001510 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b086      	sub	sp, #24
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800151a:	2317      	movs	r3, #23
 800151c:	18fb      	adds	r3, r7, r3
 800151e:	2200      	movs	r2, #0
 8001520:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001522:	2300      	movs	r3, #0
 8001524:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2254      	movs	r2, #84	; 0x54
 800152a:	5c9b      	ldrb	r3, [r3, r2]
 800152c:	2b01      	cmp	r3, #1
 800152e:	d101      	bne.n	8001534 <HAL_ADC_ConfigChannel+0x24>
 8001530:	2302      	movs	r3, #2
 8001532:	e1c0      	b.n	80018b6 <HAL_ADC_ConfigChannel+0x3a6>
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2254      	movs	r2, #84	; 0x54
 8001538:	2101      	movs	r1, #1
 800153a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	0018      	movs	r0, r3
 8001542:	f7ff fd3d 	bl	8000fc0 <LL_ADC_REG_IsConversionOngoing>
 8001546:	1e03      	subs	r3, r0, #0
 8001548:	d000      	beq.n	800154c <HAL_ADC_ConfigChannel+0x3c>
 800154a:	e1a3      	b.n	8001894 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	2b02      	cmp	r3, #2
 8001552:	d100      	bne.n	8001556 <HAL_ADC_ConfigChannel+0x46>
 8001554:	e143      	b.n	80017de <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	691a      	ldr	r2, [r3, #16]
 800155a:	2380      	movs	r3, #128	; 0x80
 800155c:	061b      	lsls	r3, r3, #24
 800155e:	429a      	cmp	r2, r3
 8001560:	d004      	beq.n	800156c <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001566:	4ac1      	ldr	r2, [pc, #772]	; (800186c <HAL_ADC_ConfigChannel+0x35c>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d108      	bne.n	800157e <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	0019      	movs	r1, r3
 8001576:	0010      	movs	r0, r2
 8001578:	f7ff fc84 	bl	8000e84 <LL_ADC_REG_SetSequencerChAdd>
 800157c:	e0c9      	b.n	8001712 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	211f      	movs	r1, #31
 8001588:	400b      	ands	r3, r1
 800158a:	210f      	movs	r1, #15
 800158c:	4099      	lsls	r1, r3
 800158e:	000b      	movs	r3, r1
 8001590:	43db      	mvns	r3, r3
 8001592:	4013      	ands	r3, r2
 8001594:	0019      	movs	r1, r3
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	035b      	lsls	r3, r3, #13
 800159c:	0b5b      	lsrs	r3, r3, #13
 800159e:	d105      	bne.n	80015ac <HAL_ADC_ConfigChannel+0x9c>
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	0e9b      	lsrs	r3, r3, #26
 80015a6:	221f      	movs	r2, #31
 80015a8:	4013      	ands	r3, r2
 80015aa:	e098      	b.n	80016de <HAL_ADC_ConfigChannel+0x1ce>
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2201      	movs	r2, #1
 80015b2:	4013      	ands	r3, r2
 80015b4:	d000      	beq.n	80015b8 <HAL_ADC_ConfigChannel+0xa8>
 80015b6:	e091      	b.n	80016dc <HAL_ADC_ConfigChannel+0x1cc>
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2202      	movs	r2, #2
 80015be:	4013      	ands	r3, r2
 80015c0:	d000      	beq.n	80015c4 <HAL_ADC_ConfigChannel+0xb4>
 80015c2:	e089      	b.n	80016d8 <HAL_ADC_ConfigChannel+0x1c8>
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	2204      	movs	r2, #4
 80015ca:	4013      	ands	r3, r2
 80015cc:	d000      	beq.n	80015d0 <HAL_ADC_ConfigChannel+0xc0>
 80015ce:	e081      	b.n	80016d4 <HAL_ADC_ConfigChannel+0x1c4>
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2208      	movs	r2, #8
 80015d6:	4013      	ands	r3, r2
 80015d8:	d000      	beq.n	80015dc <HAL_ADC_ConfigChannel+0xcc>
 80015da:	e079      	b.n	80016d0 <HAL_ADC_ConfigChannel+0x1c0>
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	2210      	movs	r2, #16
 80015e2:	4013      	ands	r3, r2
 80015e4:	d000      	beq.n	80015e8 <HAL_ADC_ConfigChannel+0xd8>
 80015e6:	e071      	b.n	80016cc <HAL_ADC_ConfigChannel+0x1bc>
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2220      	movs	r2, #32
 80015ee:	4013      	ands	r3, r2
 80015f0:	d000      	beq.n	80015f4 <HAL_ADC_ConfigChannel+0xe4>
 80015f2:	e069      	b.n	80016c8 <HAL_ADC_ConfigChannel+0x1b8>
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2240      	movs	r2, #64	; 0x40
 80015fa:	4013      	ands	r3, r2
 80015fc:	d000      	beq.n	8001600 <HAL_ADC_ConfigChannel+0xf0>
 80015fe:	e061      	b.n	80016c4 <HAL_ADC_ConfigChannel+0x1b4>
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2280      	movs	r2, #128	; 0x80
 8001606:	4013      	ands	r3, r2
 8001608:	d000      	beq.n	800160c <HAL_ADC_ConfigChannel+0xfc>
 800160a:	e059      	b.n	80016c0 <HAL_ADC_ConfigChannel+0x1b0>
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	2380      	movs	r3, #128	; 0x80
 8001612:	005b      	lsls	r3, r3, #1
 8001614:	4013      	ands	r3, r2
 8001616:	d151      	bne.n	80016bc <HAL_ADC_ConfigChannel+0x1ac>
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	2380      	movs	r3, #128	; 0x80
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	4013      	ands	r3, r2
 8001622:	d149      	bne.n	80016b8 <HAL_ADC_ConfigChannel+0x1a8>
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	2380      	movs	r3, #128	; 0x80
 800162a:	00db      	lsls	r3, r3, #3
 800162c:	4013      	ands	r3, r2
 800162e:	d141      	bne.n	80016b4 <HAL_ADC_ConfigChannel+0x1a4>
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	2380      	movs	r3, #128	; 0x80
 8001636:	011b      	lsls	r3, r3, #4
 8001638:	4013      	ands	r3, r2
 800163a:	d139      	bne.n	80016b0 <HAL_ADC_ConfigChannel+0x1a0>
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	2380      	movs	r3, #128	; 0x80
 8001642:	015b      	lsls	r3, r3, #5
 8001644:	4013      	ands	r3, r2
 8001646:	d131      	bne.n	80016ac <HAL_ADC_ConfigChannel+0x19c>
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	2380      	movs	r3, #128	; 0x80
 800164e:	019b      	lsls	r3, r3, #6
 8001650:	4013      	ands	r3, r2
 8001652:	d129      	bne.n	80016a8 <HAL_ADC_ConfigChannel+0x198>
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	2380      	movs	r3, #128	; 0x80
 800165a:	01db      	lsls	r3, r3, #7
 800165c:	4013      	ands	r3, r2
 800165e:	d121      	bne.n	80016a4 <HAL_ADC_ConfigChannel+0x194>
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	2380      	movs	r3, #128	; 0x80
 8001666:	021b      	lsls	r3, r3, #8
 8001668:	4013      	ands	r3, r2
 800166a:	d119      	bne.n	80016a0 <HAL_ADC_ConfigChannel+0x190>
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	2380      	movs	r3, #128	; 0x80
 8001672:	025b      	lsls	r3, r3, #9
 8001674:	4013      	ands	r3, r2
 8001676:	d111      	bne.n	800169c <HAL_ADC_ConfigChannel+0x18c>
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	2380      	movs	r3, #128	; 0x80
 800167e:	029b      	lsls	r3, r3, #10
 8001680:	4013      	ands	r3, r2
 8001682:	d109      	bne.n	8001698 <HAL_ADC_ConfigChannel+0x188>
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	2380      	movs	r3, #128	; 0x80
 800168a:	02db      	lsls	r3, r3, #11
 800168c:	4013      	ands	r3, r2
 800168e:	d001      	beq.n	8001694 <HAL_ADC_ConfigChannel+0x184>
 8001690:	2312      	movs	r3, #18
 8001692:	e024      	b.n	80016de <HAL_ADC_ConfigChannel+0x1ce>
 8001694:	2300      	movs	r3, #0
 8001696:	e022      	b.n	80016de <HAL_ADC_ConfigChannel+0x1ce>
 8001698:	2311      	movs	r3, #17
 800169a:	e020      	b.n	80016de <HAL_ADC_ConfigChannel+0x1ce>
 800169c:	2310      	movs	r3, #16
 800169e:	e01e      	b.n	80016de <HAL_ADC_ConfigChannel+0x1ce>
 80016a0:	230f      	movs	r3, #15
 80016a2:	e01c      	b.n	80016de <HAL_ADC_ConfigChannel+0x1ce>
 80016a4:	230e      	movs	r3, #14
 80016a6:	e01a      	b.n	80016de <HAL_ADC_ConfigChannel+0x1ce>
 80016a8:	230d      	movs	r3, #13
 80016aa:	e018      	b.n	80016de <HAL_ADC_ConfigChannel+0x1ce>
 80016ac:	230c      	movs	r3, #12
 80016ae:	e016      	b.n	80016de <HAL_ADC_ConfigChannel+0x1ce>
 80016b0:	230b      	movs	r3, #11
 80016b2:	e014      	b.n	80016de <HAL_ADC_ConfigChannel+0x1ce>
 80016b4:	230a      	movs	r3, #10
 80016b6:	e012      	b.n	80016de <HAL_ADC_ConfigChannel+0x1ce>
 80016b8:	2309      	movs	r3, #9
 80016ba:	e010      	b.n	80016de <HAL_ADC_ConfigChannel+0x1ce>
 80016bc:	2308      	movs	r3, #8
 80016be:	e00e      	b.n	80016de <HAL_ADC_ConfigChannel+0x1ce>
 80016c0:	2307      	movs	r3, #7
 80016c2:	e00c      	b.n	80016de <HAL_ADC_ConfigChannel+0x1ce>
 80016c4:	2306      	movs	r3, #6
 80016c6:	e00a      	b.n	80016de <HAL_ADC_ConfigChannel+0x1ce>
 80016c8:	2305      	movs	r3, #5
 80016ca:	e008      	b.n	80016de <HAL_ADC_ConfigChannel+0x1ce>
 80016cc:	2304      	movs	r3, #4
 80016ce:	e006      	b.n	80016de <HAL_ADC_ConfigChannel+0x1ce>
 80016d0:	2303      	movs	r3, #3
 80016d2:	e004      	b.n	80016de <HAL_ADC_ConfigChannel+0x1ce>
 80016d4:	2302      	movs	r3, #2
 80016d6:	e002      	b.n	80016de <HAL_ADC_ConfigChannel+0x1ce>
 80016d8:	2301      	movs	r3, #1
 80016da:	e000      	b.n	80016de <HAL_ADC_ConfigChannel+0x1ce>
 80016dc:	2300      	movs	r3, #0
 80016de:	683a      	ldr	r2, [r7, #0]
 80016e0:	6852      	ldr	r2, [r2, #4]
 80016e2:	201f      	movs	r0, #31
 80016e4:	4002      	ands	r2, r0
 80016e6:	4093      	lsls	r3, r2
 80016e8:	000a      	movs	r2, r1
 80016ea:	431a      	orrs	r2, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	089b      	lsrs	r3, r3, #2
 80016f6:	1c5a      	adds	r2, r3, #1
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	69db      	ldr	r3, [r3, #28]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d808      	bhi.n	8001712 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6818      	ldr	r0, [r3, #0]
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	6859      	ldr	r1, [r3, #4]
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	001a      	movs	r2, r3
 800170e:	f7ff fb99 	bl	8000e44 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6818      	ldr	r0, [r3, #0]
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	6819      	ldr	r1, [r3, #0]
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	689b      	ldr	r3, [r3, #8]
 800171e:	001a      	movs	r2, r3
 8001720:	f7ff fbd4 	bl	8000ecc <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2b00      	cmp	r3, #0
 800172a:	db00      	blt.n	800172e <HAL_ADC_ConfigChannel+0x21e>
 800172c:	e0bc      	b.n	80018a8 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800172e:	4b50      	ldr	r3, [pc, #320]	; (8001870 <HAL_ADC_ConfigChannel+0x360>)
 8001730:	0018      	movs	r0, r3
 8001732:	f7ff fb35 	bl	8000da0 <LL_ADC_GetCommonPathInternalCh>
 8001736:	0003      	movs	r3, r0
 8001738:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a4d      	ldr	r2, [pc, #308]	; (8001874 <HAL_ADC_ConfigChannel+0x364>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d122      	bne.n	800178a <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001744:	693a      	ldr	r2, [r7, #16]
 8001746:	2380      	movs	r3, #128	; 0x80
 8001748:	041b      	lsls	r3, r3, #16
 800174a:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800174c:	d11d      	bne.n	800178a <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	2280      	movs	r2, #128	; 0x80
 8001752:	0412      	lsls	r2, r2, #16
 8001754:	4313      	orrs	r3, r2
 8001756:	4a46      	ldr	r2, [pc, #280]	; (8001870 <HAL_ADC_ConfigChannel+0x360>)
 8001758:	0019      	movs	r1, r3
 800175a:	0010      	movs	r0, r2
 800175c:	f7ff fb0c 	bl	8000d78 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001760:	4b45      	ldr	r3, [pc, #276]	; (8001878 <HAL_ADC_ConfigChannel+0x368>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4945      	ldr	r1, [pc, #276]	; (800187c <HAL_ADC_ConfigChannel+0x36c>)
 8001766:	0018      	movs	r0, r3
 8001768:	f7fe fccc 	bl	8000104 <__udivsi3>
 800176c:	0003      	movs	r3, r0
 800176e:	1c5a      	adds	r2, r3, #1
 8001770:	0013      	movs	r3, r2
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	189b      	adds	r3, r3, r2
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800177a:	e002      	b.n	8001782 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	3b01      	subs	r3, #1
 8001780:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d1f9      	bne.n	800177c <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001788:	e08e      	b.n	80018a8 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a3c      	ldr	r2, [pc, #240]	; (8001880 <HAL_ADC_ConfigChannel+0x370>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d10e      	bne.n	80017b2 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001794:	693a      	ldr	r2, [r7, #16]
 8001796:	2380      	movs	r3, #128	; 0x80
 8001798:	045b      	lsls	r3, r3, #17
 800179a:	4013      	ands	r3, r2
 800179c:	d109      	bne.n	80017b2 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	2280      	movs	r2, #128	; 0x80
 80017a2:	0452      	lsls	r2, r2, #17
 80017a4:	4313      	orrs	r3, r2
 80017a6:	4a32      	ldr	r2, [pc, #200]	; (8001870 <HAL_ADC_ConfigChannel+0x360>)
 80017a8:	0019      	movs	r1, r3
 80017aa:	0010      	movs	r0, r2
 80017ac:	f7ff fae4 	bl	8000d78 <LL_ADC_SetCommonPathInternalCh>
 80017b0:	e07a      	b.n	80018a8 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a33      	ldr	r2, [pc, #204]	; (8001884 <HAL_ADC_ConfigChannel+0x374>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d000      	beq.n	80017be <HAL_ADC_ConfigChannel+0x2ae>
 80017bc:	e074      	b.n	80018a8 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80017be:	693a      	ldr	r2, [r7, #16]
 80017c0:	2380      	movs	r3, #128	; 0x80
 80017c2:	03db      	lsls	r3, r3, #15
 80017c4:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80017c6:	d000      	beq.n	80017ca <HAL_ADC_ConfigChannel+0x2ba>
 80017c8:	e06e      	b.n	80018a8 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	2280      	movs	r2, #128	; 0x80
 80017ce:	03d2      	lsls	r2, r2, #15
 80017d0:	4313      	orrs	r3, r2
 80017d2:	4a27      	ldr	r2, [pc, #156]	; (8001870 <HAL_ADC_ConfigChannel+0x360>)
 80017d4:	0019      	movs	r1, r3
 80017d6:	0010      	movs	r0, r2
 80017d8:	f7ff face 	bl	8000d78 <LL_ADC_SetCommonPathInternalCh>
 80017dc:	e064      	b.n	80018a8 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	691a      	ldr	r2, [r3, #16]
 80017e2:	2380      	movs	r3, #128	; 0x80
 80017e4:	061b      	lsls	r3, r3, #24
 80017e6:	429a      	cmp	r2, r3
 80017e8:	d004      	beq.n	80017f4 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80017ee:	4a1f      	ldr	r2, [pc, #124]	; (800186c <HAL_ADC_ConfigChannel+0x35c>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d107      	bne.n	8001804 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	0019      	movs	r1, r3
 80017fe:	0010      	movs	r0, r2
 8001800:	f7ff fb51 	bl	8000ea6 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	da4d      	bge.n	80018a8 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800180c:	4b18      	ldr	r3, [pc, #96]	; (8001870 <HAL_ADC_ConfigChannel+0x360>)
 800180e:	0018      	movs	r0, r3
 8001810:	f7ff fac6 	bl	8000da0 <LL_ADC_GetCommonPathInternalCh>
 8001814:	0003      	movs	r3, r0
 8001816:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a15      	ldr	r2, [pc, #84]	; (8001874 <HAL_ADC_ConfigChannel+0x364>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d108      	bne.n	8001834 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	4a18      	ldr	r2, [pc, #96]	; (8001888 <HAL_ADC_ConfigChannel+0x378>)
 8001826:	4013      	ands	r3, r2
 8001828:	4a11      	ldr	r2, [pc, #68]	; (8001870 <HAL_ADC_ConfigChannel+0x360>)
 800182a:	0019      	movs	r1, r3
 800182c:	0010      	movs	r0, r2
 800182e:	f7ff faa3 	bl	8000d78 <LL_ADC_SetCommonPathInternalCh>
 8001832:	e039      	b.n	80018a8 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a11      	ldr	r2, [pc, #68]	; (8001880 <HAL_ADC_ConfigChannel+0x370>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d108      	bne.n	8001850 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	4a12      	ldr	r2, [pc, #72]	; (800188c <HAL_ADC_ConfigChannel+0x37c>)
 8001842:	4013      	ands	r3, r2
 8001844:	4a0a      	ldr	r2, [pc, #40]	; (8001870 <HAL_ADC_ConfigChannel+0x360>)
 8001846:	0019      	movs	r1, r3
 8001848:	0010      	movs	r0, r2
 800184a:	f7ff fa95 	bl	8000d78 <LL_ADC_SetCommonPathInternalCh>
 800184e:	e02b      	b.n	80018a8 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a0b      	ldr	r2, [pc, #44]	; (8001884 <HAL_ADC_ConfigChannel+0x374>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d126      	bne.n	80018a8 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	4a0c      	ldr	r2, [pc, #48]	; (8001890 <HAL_ADC_ConfigChannel+0x380>)
 800185e:	4013      	ands	r3, r2
 8001860:	4a03      	ldr	r2, [pc, #12]	; (8001870 <HAL_ADC_ConfigChannel+0x360>)
 8001862:	0019      	movs	r1, r3
 8001864:	0010      	movs	r0, r2
 8001866:	f7ff fa87 	bl	8000d78 <LL_ADC_SetCommonPathInternalCh>
 800186a:	e01d      	b.n	80018a8 <HAL_ADC_ConfigChannel+0x398>
 800186c:	80000004 	.word	0x80000004
 8001870:	40012708 	.word	0x40012708
 8001874:	b0001000 	.word	0xb0001000
 8001878:	20000000 	.word	0x20000000
 800187c:	00030d40 	.word	0x00030d40
 8001880:	b8004000 	.word	0xb8004000
 8001884:	b4002000 	.word	0xb4002000
 8001888:	ff7fffff 	.word	0xff7fffff
 800188c:	feffffff 	.word	0xfeffffff
 8001890:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001898:	2220      	movs	r2, #32
 800189a:	431a      	orrs	r2, r3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80018a0:	2317      	movs	r3, #23
 80018a2:	18fb      	adds	r3, r7, r3
 80018a4:	2201      	movs	r2, #1
 80018a6:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2254      	movs	r2, #84	; 0x54
 80018ac:	2100      	movs	r1, #0
 80018ae:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80018b0:	2317      	movs	r3, #23
 80018b2:	18fb      	adds	r3, r7, r3
 80018b4:	781b      	ldrb	r3, [r3, #0]
}
 80018b6:	0018      	movs	r0, r3
 80018b8:	46bd      	mov	sp, r7
 80018ba:	b006      	add	sp, #24
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	46c0      	nop			; (mov r8, r8)

080018c0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80018c8:	2300      	movs	r3, #0
 80018ca:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	0018      	movs	r0, r3
 80018d2:	f7ff fb51 	bl	8000f78 <LL_ADC_IsEnabled>
 80018d6:	1e03      	subs	r3, r0, #0
 80018d8:	d000      	beq.n	80018dc <ADC_Enable+0x1c>
 80018da:	e069      	b.n	80019b0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	4a36      	ldr	r2, [pc, #216]	; (80019bc <ADC_Enable+0xfc>)
 80018e4:	4013      	ands	r3, r2
 80018e6:	d00d      	beq.n	8001904 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ec:	2210      	movs	r2, #16
 80018ee:	431a      	orrs	r2, r3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018f8:	2201      	movs	r2, #1
 80018fa:	431a      	orrs	r2, r3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8001900:	2301      	movs	r3, #1
 8001902:	e056      	b.n	80019b2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	0018      	movs	r0, r3
 800190a:	f7ff fb23 	bl	8000f54 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 800190e:	4b2c      	ldr	r3, [pc, #176]	; (80019c0 <ADC_Enable+0x100>)
 8001910:	0018      	movs	r0, r3
 8001912:	f7ff fa45 	bl	8000da0 <LL_ADC_GetCommonPathInternalCh>
 8001916:	0002      	movs	r2, r0
 8001918:	2380      	movs	r3, #128	; 0x80
 800191a:	041b      	lsls	r3, r3, #16
 800191c:	4013      	ands	r3, r2
 800191e:	d00f      	beq.n	8001940 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001920:	4b28      	ldr	r3, [pc, #160]	; (80019c4 <ADC_Enable+0x104>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4928      	ldr	r1, [pc, #160]	; (80019c8 <ADC_Enable+0x108>)
 8001926:	0018      	movs	r0, r3
 8001928:	f7fe fbec 	bl	8000104 <__udivsi3>
 800192c:	0003      	movs	r3, r0
 800192e:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8001930:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001932:	e002      	b.n	800193a <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	3b01      	subs	r3, #1
 8001938:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d1f9      	bne.n	8001934 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	7e5b      	ldrb	r3, [r3, #25]
 8001944:	2b01      	cmp	r3, #1
 8001946:	d033      	beq.n	80019b0 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001948:	f7ff f9e8 	bl	8000d1c <HAL_GetTick>
 800194c:	0003      	movs	r3, r0
 800194e:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001950:	e027      	b.n	80019a2 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	0018      	movs	r0, r3
 8001958:	f7ff fb0e 	bl	8000f78 <LL_ADC_IsEnabled>
 800195c:	1e03      	subs	r3, r0, #0
 800195e:	d104      	bne.n	800196a <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	0018      	movs	r0, r3
 8001966:	f7ff faf5 	bl	8000f54 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800196a:	f7ff f9d7 	bl	8000d1c <HAL_GetTick>
 800196e:	0002      	movs	r2, r0
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	2b02      	cmp	r3, #2
 8001976:	d914      	bls.n	80019a2 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	2201      	movs	r2, #1
 8001980:	4013      	ands	r3, r2
 8001982:	2b01      	cmp	r3, #1
 8001984:	d00d      	beq.n	80019a2 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800198a:	2210      	movs	r2, #16
 800198c:	431a      	orrs	r2, r3
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001996:	2201      	movs	r2, #1
 8001998:	431a      	orrs	r2, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e007      	b.n	80019b2 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2201      	movs	r2, #1
 80019aa:	4013      	ands	r3, r2
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d1d0      	bne.n	8001952 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80019b0:	2300      	movs	r3, #0
}
 80019b2:	0018      	movs	r0, r3
 80019b4:	46bd      	mov	sp, r7
 80019b6:	b004      	add	sp, #16
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	46c0      	nop			; (mov r8, r8)
 80019bc:	80000017 	.word	0x80000017
 80019c0:	40012708 	.word	0x40012708
 80019c4:	20000000 	.word	0x20000000
 80019c8:	00030d40 	.word	0x00030d40

080019cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019cc:	b590      	push	{r4, r7, lr}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	0002      	movs	r2, r0
 80019d4:	6039      	str	r1, [r7, #0]
 80019d6:	1dfb      	adds	r3, r7, #7
 80019d8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80019da:	1dfb      	adds	r3, r7, #7
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	2b7f      	cmp	r3, #127	; 0x7f
 80019e0:	d828      	bhi.n	8001a34 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019e2:	4a2f      	ldr	r2, [pc, #188]	; (8001aa0 <__NVIC_SetPriority+0xd4>)
 80019e4:	1dfb      	adds	r3, r7, #7
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	b25b      	sxtb	r3, r3
 80019ea:	089b      	lsrs	r3, r3, #2
 80019ec:	33c0      	adds	r3, #192	; 0xc0
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	589b      	ldr	r3, [r3, r2]
 80019f2:	1dfa      	adds	r2, r7, #7
 80019f4:	7812      	ldrb	r2, [r2, #0]
 80019f6:	0011      	movs	r1, r2
 80019f8:	2203      	movs	r2, #3
 80019fa:	400a      	ands	r2, r1
 80019fc:	00d2      	lsls	r2, r2, #3
 80019fe:	21ff      	movs	r1, #255	; 0xff
 8001a00:	4091      	lsls	r1, r2
 8001a02:	000a      	movs	r2, r1
 8001a04:	43d2      	mvns	r2, r2
 8001a06:	401a      	ands	r2, r3
 8001a08:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	019b      	lsls	r3, r3, #6
 8001a0e:	22ff      	movs	r2, #255	; 0xff
 8001a10:	401a      	ands	r2, r3
 8001a12:	1dfb      	adds	r3, r7, #7
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	0018      	movs	r0, r3
 8001a18:	2303      	movs	r3, #3
 8001a1a:	4003      	ands	r3, r0
 8001a1c:	00db      	lsls	r3, r3, #3
 8001a1e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a20:	481f      	ldr	r0, [pc, #124]	; (8001aa0 <__NVIC_SetPriority+0xd4>)
 8001a22:	1dfb      	adds	r3, r7, #7
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	b25b      	sxtb	r3, r3
 8001a28:	089b      	lsrs	r3, r3, #2
 8001a2a:	430a      	orrs	r2, r1
 8001a2c:	33c0      	adds	r3, #192	; 0xc0
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001a32:	e031      	b.n	8001a98 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a34:	4a1b      	ldr	r2, [pc, #108]	; (8001aa4 <__NVIC_SetPriority+0xd8>)
 8001a36:	1dfb      	adds	r3, r7, #7
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	0019      	movs	r1, r3
 8001a3c:	230f      	movs	r3, #15
 8001a3e:	400b      	ands	r3, r1
 8001a40:	3b08      	subs	r3, #8
 8001a42:	089b      	lsrs	r3, r3, #2
 8001a44:	3306      	adds	r3, #6
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	18d3      	adds	r3, r2, r3
 8001a4a:	3304      	adds	r3, #4
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	1dfa      	adds	r2, r7, #7
 8001a50:	7812      	ldrb	r2, [r2, #0]
 8001a52:	0011      	movs	r1, r2
 8001a54:	2203      	movs	r2, #3
 8001a56:	400a      	ands	r2, r1
 8001a58:	00d2      	lsls	r2, r2, #3
 8001a5a:	21ff      	movs	r1, #255	; 0xff
 8001a5c:	4091      	lsls	r1, r2
 8001a5e:	000a      	movs	r2, r1
 8001a60:	43d2      	mvns	r2, r2
 8001a62:	401a      	ands	r2, r3
 8001a64:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	019b      	lsls	r3, r3, #6
 8001a6a:	22ff      	movs	r2, #255	; 0xff
 8001a6c:	401a      	ands	r2, r3
 8001a6e:	1dfb      	adds	r3, r7, #7
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	0018      	movs	r0, r3
 8001a74:	2303      	movs	r3, #3
 8001a76:	4003      	ands	r3, r0
 8001a78:	00db      	lsls	r3, r3, #3
 8001a7a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a7c:	4809      	ldr	r0, [pc, #36]	; (8001aa4 <__NVIC_SetPriority+0xd8>)
 8001a7e:	1dfb      	adds	r3, r7, #7
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	001c      	movs	r4, r3
 8001a84:	230f      	movs	r3, #15
 8001a86:	4023      	ands	r3, r4
 8001a88:	3b08      	subs	r3, #8
 8001a8a:	089b      	lsrs	r3, r3, #2
 8001a8c:	430a      	orrs	r2, r1
 8001a8e:	3306      	adds	r3, #6
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	18c3      	adds	r3, r0, r3
 8001a94:	3304      	adds	r3, #4
 8001a96:	601a      	str	r2, [r3, #0]
}
 8001a98:	46c0      	nop			; (mov r8, r8)
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	b003      	add	sp, #12
 8001a9e:	bd90      	pop	{r4, r7, pc}
 8001aa0:	e000e100 	.word	0xe000e100
 8001aa4:	e000ed00 	.word	0xe000ed00

08001aa8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	1e5a      	subs	r2, r3, #1
 8001ab4:	2380      	movs	r3, #128	; 0x80
 8001ab6:	045b      	lsls	r3, r3, #17
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d301      	bcc.n	8001ac0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001abc:	2301      	movs	r3, #1
 8001abe:	e010      	b.n	8001ae2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ac0:	4b0a      	ldr	r3, [pc, #40]	; (8001aec <SysTick_Config+0x44>)
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	3a01      	subs	r2, #1
 8001ac6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ac8:	2301      	movs	r3, #1
 8001aca:	425b      	negs	r3, r3
 8001acc:	2103      	movs	r1, #3
 8001ace:	0018      	movs	r0, r3
 8001ad0:	f7ff ff7c 	bl	80019cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ad4:	4b05      	ldr	r3, [pc, #20]	; (8001aec <SysTick_Config+0x44>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ada:	4b04      	ldr	r3, [pc, #16]	; (8001aec <SysTick_Config+0x44>)
 8001adc:	2207      	movs	r2, #7
 8001ade:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	0018      	movs	r0, r3
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	b002      	add	sp, #8
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	46c0      	nop			; (mov r8, r8)
 8001aec:	e000e010 	.word	0xe000e010

08001af0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	60b9      	str	r1, [r7, #8]
 8001af8:	607a      	str	r2, [r7, #4]
 8001afa:	210f      	movs	r1, #15
 8001afc:	187b      	adds	r3, r7, r1
 8001afe:	1c02      	adds	r2, r0, #0
 8001b00:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001b02:	68ba      	ldr	r2, [r7, #8]
 8001b04:	187b      	adds	r3, r7, r1
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	b25b      	sxtb	r3, r3
 8001b0a:	0011      	movs	r1, r2
 8001b0c:	0018      	movs	r0, r3
 8001b0e:	f7ff ff5d 	bl	80019cc <__NVIC_SetPriority>
}
 8001b12:	46c0      	nop			; (mov r8, r8)
 8001b14:	46bd      	mov	sp, r7
 8001b16:	b004      	add	sp, #16
 8001b18:	bd80      	pop	{r7, pc}

08001b1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	b082      	sub	sp, #8
 8001b1e:	af00      	add	r7, sp, #0
 8001b20:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	0018      	movs	r0, r3
 8001b26:	f7ff ffbf 	bl	8001aa8 <SysTick_Config>
 8001b2a:	0003      	movs	r3, r0
}
 8001b2c:	0018      	movs	r0, r3
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	b002      	add	sp, #8
 8001b32:	bd80      	pop	{r7, pc}

08001b34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b086      	sub	sp, #24
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
 8001b3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b42:	e147      	b.n	8001dd4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2101      	movs	r1, #1
 8001b4a:	697a      	ldr	r2, [r7, #20]
 8001b4c:	4091      	lsls	r1, r2
 8001b4e:	000a      	movs	r2, r1
 8001b50:	4013      	ands	r3, r2
 8001b52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d100      	bne.n	8001b5c <HAL_GPIO_Init+0x28>
 8001b5a:	e138      	b.n	8001dce <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	2203      	movs	r2, #3
 8001b62:	4013      	ands	r3, r2
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d005      	beq.n	8001b74 <HAL_GPIO_Init+0x40>
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	2203      	movs	r2, #3
 8001b6e:	4013      	ands	r3, r2
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d130      	bne.n	8001bd6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	005b      	lsls	r3, r3, #1
 8001b7e:	2203      	movs	r2, #3
 8001b80:	409a      	lsls	r2, r3
 8001b82:	0013      	movs	r3, r2
 8001b84:	43da      	mvns	r2, r3
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	4013      	ands	r3, r2
 8001b8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	68da      	ldr	r2, [r3, #12]
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	409a      	lsls	r2, r3
 8001b96:	0013      	movs	r3, r2
 8001b98:	693a      	ldr	r2, [r7, #16]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	693a      	ldr	r2, [r7, #16]
 8001ba2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001baa:	2201      	movs	r2, #1
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	409a      	lsls	r2, r3
 8001bb0:	0013      	movs	r3, r2
 8001bb2:	43da      	mvns	r2, r3
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	091b      	lsrs	r3, r3, #4
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	401a      	ands	r2, r3
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	409a      	lsls	r2, r3
 8001bc8:	0013      	movs	r3, r2
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	693a      	ldr	r2, [r7, #16]
 8001bd4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	2203      	movs	r2, #3
 8001bdc:	4013      	ands	r3, r2
 8001bde:	2b03      	cmp	r3, #3
 8001be0:	d017      	beq.n	8001c12 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	2203      	movs	r2, #3
 8001bee:	409a      	lsls	r2, r3
 8001bf0:	0013      	movs	r3, r2
 8001bf2:	43da      	mvns	r2, r3
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	689a      	ldr	r2, [r3, #8]
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	005b      	lsls	r3, r3, #1
 8001c02:	409a      	lsls	r2, r3
 8001c04:	0013      	movs	r3, r2
 8001c06:	693a      	ldr	r2, [r7, #16]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	693a      	ldr	r2, [r7, #16]
 8001c10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	2203      	movs	r2, #3
 8001c18:	4013      	ands	r3, r2
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d123      	bne.n	8001c66 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	08da      	lsrs	r2, r3, #3
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	3208      	adds	r2, #8
 8001c26:	0092      	lsls	r2, r2, #2
 8001c28:	58d3      	ldr	r3, [r2, r3]
 8001c2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	2207      	movs	r2, #7
 8001c30:	4013      	ands	r3, r2
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	220f      	movs	r2, #15
 8001c36:	409a      	lsls	r2, r3
 8001c38:	0013      	movs	r3, r2
 8001c3a:	43da      	mvns	r2, r3
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	4013      	ands	r3, r2
 8001c40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	691a      	ldr	r2, [r3, #16]
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	2107      	movs	r1, #7
 8001c4a:	400b      	ands	r3, r1
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	409a      	lsls	r2, r3
 8001c50:	0013      	movs	r3, r2
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	08da      	lsrs	r2, r3, #3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	3208      	adds	r2, #8
 8001c60:	0092      	lsls	r2, r2, #2
 8001c62:	6939      	ldr	r1, [r7, #16]
 8001c64:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	005b      	lsls	r3, r3, #1
 8001c70:	2203      	movs	r2, #3
 8001c72:	409a      	lsls	r2, r3
 8001c74:	0013      	movs	r3, r2
 8001c76:	43da      	mvns	r2, r3
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	2203      	movs	r2, #3
 8001c84:	401a      	ands	r2, r3
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	409a      	lsls	r2, r3
 8001c8c:	0013      	movs	r3, r2
 8001c8e:	693a      	ldr	r2, [r7, #16]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	693a      	ldr	r2, [r7, #16]
 8001c98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	685a      	ldr	r2, [r3, #4]
 8001c9e:	23c0      	movs	r3, #192	; 0xc0
 8001ca0:	029b      	lsls	r3, r3, #10
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	d100      	bne.n	8001ca8 <HAL_GPIO_Init+0x174>
 8001ca6:	e092      	b.n	8001dce <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001ca8:	4a50      	ldr	r2, [pc, #320]	; (8001dec <HAL_GPIO_Init+0x2b8>)
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	089b      	lsrs	r3, r3, #2
 8001cae:	3318      	adds	r3, #24
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	589b      	ldr	r3, [r3, r2]
 8001cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	2203      	movs	r2, #3
 8001cba:	4013      	ands	r3, r2
 8001cbc:	00db      	lsls	r3, r3, #3
 8001cbe:	220f      	movs	r2, #15
 8001cc0:	409a      	lsls	r2, r3
 8001cc2:	0013      	movs	r3, r2
 8001cc4:	43da      	mvns	r2, r3
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	23a0      	movs	r3, #160	; 0xa0
 8001cd0:	05db      	lsls	r3, r3, #23
 8001cd2:	429a      	cmp	r2, r3
 8001cd4:	d013      	beq.n	8001cfe <HAL_GPIO_Init+0x1ca>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a45      	ldr	r2, [pc, #276]	; (8001df0 <HAL_GPIO_Init+0x2bc>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d00d      	beq.n	8001cfa <HAL_GPIO_Init+0x1c6>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4a44      	ldr	r2, [pc, #272]	; (8001df4 <HAL_GPIO_Init+0x2c0>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d007      	beq.n	8001cf6 <HAL_GPIO_Init+0x1c2>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4a43      	ldr	r2, [pc, #268]	; (8001df8 <HAL_GPIO_Init+0x2c4>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d101      	bne.n	8001cf2 <HAL_GPIO_Init+0x1be>
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e006      	b.n	8001d00 <HAL_GPIO_Init+0x1cc>
 8001cf2:	2305      	movs	r3, #5
 8001cf4:	e004      	b.n	8001d00 <HAL_GPIO_Init+0x1cc>
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	e002      	b.n	8001d00 <HAL_GPIO_Init+0x1cc>
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e000      	b.n	8001d00 <HAL_GPIO_Init+0x1cc>
 8001cfe:	2300      	movs	r3, #0
 8001d00:	697a      	ldr	r2, [r7, #20]
 8001d02:	2103      	movs	r1, #3
 8001d04:	400a      	ands	r2, r1
 8001d06:	00d2      	lsls	r2, r2, #3
 8001d08:	4093      	lsls	r3, r2
 8001d0a:	693a      	ldr	r2, [r7, #16]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001d10:	4936      	ldr	r1, [pc, #216]	; (8001dec <HAL_GPIO_Init+0x2b8>)
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	089b      	lsrs	r3, r3, #2
 8001d16:	3318      	adds	r3, #24
 8001d18:	009b      	lsls	r3, r3, #2
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d1e:	4b33      	ldr	r3, [pc, #204]	; (8001dec <HAL_GPIO_Init+0x2b8>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	43da      	mvns	r2, r3
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	685a      	ldr	r2, [r3, #4]
 8001d32:	2380      	movs	r3, #128	; 0x80
 8001d34:	035b      	lsls	r3, r3, #13
 8001d36:	4013      	ands	r3, r2
 8001d38:	d003      	beq.n	8001d42 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001d3a:	693a      	ldr	r2, [r7, #16]
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d42:	4b2a      	ldr	r3, [pc, #168]	; (8001dec <HAL_GPIO_Init+0x2b8>)
 8001d44:	693a      	ldr	r2, [r7, #16]
 8001d46:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001d48:	4b28      	ldr	r3, [pc, #160]	; (8001dec <HAL_GPIO_Init+0x2b8>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	43da      	mvns	r2, r3
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	4013      	ands	r3, r2
 8001d56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685a      	ldr	r2, [r3, #4]
 8001d5c:	2380      	movs	r3, #128	; 0x80
 8001d5e:	039b      	lsls	r3, r3, #14
 8001d60:	4013      	ands	r3, r2
 8001d62:	d003      	beq.n	8001d6c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001d64:	693a      	ldr	r2, [r7, #16]
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d6c:	4b1f      	ldr	r3, [pc, #124]	; (8001dec <HAL_GPIO_Init+0x2b8>)
 8001d6e:	693a      	ldr	r2, [r7, #16]
 8001d70:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001d72:	4a1e      	ldr	r2, [pc, #120]	; (8001dec <HAL_GPIO_Init+0x2b8>)
 8001d74:	2384      	movs	r3, #132	; 0x84
 8001d76:	58d3      	ldr	r3, [r2, r3]
 8001d78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	43da      	mvns	r2, r3
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	4013      	ands	r3, r2
 8001d82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	685a      	ldr	r2, [r3, #4]
 8001d88:	2380      	movs	r3, #128	; 0x80
 8001d8a:	029b      	lsls	r3, r3, #10
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	d003      	beq.n	8001d98 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001d90:	693a      	ldr	r2, [r7, #16]
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d98:	4914      	ldr	r1, [pc, #80]	; (8001dec <HAL_GPIO_Init+0x2b8>)
 8001d9a:	2284      	movs	r2, #132	; 0x84
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001da0:	4a12      	ldr	r2, [pc, #72]	; (8001dec <HAL_GPIO_Init+0x2b8>)
 8001da2:	2380      	movs	r3, #128	; 0x80
 8001da4:	58d3      	ldr	r3, [r2, r3]
 8001da6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	43da      	mvns	r2, r3
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	4013      	ands	r3, r2
 8001db0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685a      	ldr	r2, [r3, #4]
 8001db6:	2380      	movs	r3, #128	; 0x80
 8001db8:	025b      	lsls	r3, r3, #9
 8001dba:	4013      	ands	r3, r2
 8001dbc:	d003      	beq.n	8001dc6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001dbe:	693a      	ldr	r2, [r7, #16]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001dc6:	4909      	ldr	r1, [pc, #36]	; (8001dec <HAL_GPIO_Init+0x2b8>)
 8001dc8:	2280      	movs	r2, #128	; 0x80
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	40da      	lsrs	r2, r3
 8001ddc:	1e13      	subs	r3, r2, #0
 8001dde:	d000      	beq.n	8001de2 <HAL_GPIO_Init+0x2ae>
 8001de0:	e6b0      	b.n	8001b44 <HAL_GPIO_Init+0x10>
  }
}
 8001de2:	46c0      	nop			; (mov r8, r8)
 8001de4:	46c0      	nop			; (mov r8, r8)
 8001de6:	46bd      	mov	sp, r7
 8001de8:	b006      	add	sp, #24
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	40021800 	.word	0x40021800
 8001df0:	50000400 	.word	0x50000400
 8001df4:	50000800 	.word	0x50000800
 8001df8:	50000c00 	.word	0x50000c00

08001dfc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001e04:	4b19      	ldr	r3, [pc, #100]	; (8001e6c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a19      	ldr	r2, [pc, #100]	; (8001e70 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	0019      	movs	r1, r3
 8001e0e:	4b17      	ldr	r3, [pc, #92]	; (8001e6c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001e10:	687a      	ldr	r2, [r7, #4]
 8001e12:	430a      	orrs	r2, r1
 8001e14:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	2380      	movs	r3, #128	; 0x80
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d11f      	bne.n	8001e60 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001e20:	4b14      	ldr	r3, [pc, #80]	; (8001e74 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	0013      	movs	r3, r2
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	189b      	adds	r3, r3, r2
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	4912      	ldr	r1, [pc, #72]	; (8001e78 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001e2e:	0018      	movs	r0, r3
 8001e30:	f7fe f968 	bl	8000104 <__udivsi3>
 8001e34:	0003      	movs	r3, r0
 8001e36:	3301      	adds	r3, #1
 8001e38:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e3a:	e008      	b.n	8001e4e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d003      	beq.n	8001e4a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	3b01      	subs	r3, #1
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	e001      	b.n	8001e4e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e009      	b.n	8001e62 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e4e:	4b07      	ldr	r3, [pc, #28]	; (8001e6c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001e50:	695a      	ldr	r2, [r3, #20]
 8001e52:	2380      	movs	r3, #128	; 0x80
 8001e54:	00db      	lsls	r3, r3, #3
 8001e56:	401a      	ands	r2, r3
 8001e58:	2380      	movs	r3, #128	; 0x80
 8001e5a:	00db      	lsls	r3, r3, #3
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d0ed      	beq.n	8001e3c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	0018      	movs	r0, r3
 8001e64:	46bd      	mov	sp, r7
 8001e66:	b004      	add	sp, #16
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	46c0      	nop			; (mov r8, r8)
 8001e6c:	40007000 	.word	0x40007000
 8001e70:	fffff9ff 	.word	0xfffff9ff
 8001e74:	20000000 	.word	0x20000000
 8001e78:	000f4240 	.word	0x000f4240

08001e7c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b088      	sub	sp, #32
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d101      	bne.n	8001e8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e2fe      	b.n	800248c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	2201      	movs	r2, #1
 8001e94:	4013      	ands	r3, r2
 8001e96:	d100      	bne.n	8001e9a <HAL_RCC_OscConfig+0x1e>
 8001e98:	e07c      	b.n	8001f94 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e9a:	4bc3      	ldr	r3, [pc, #780]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001e9c:	689b      	ldr	r3, [r3, #8]
 8001e9e:	2238      	movs	r2, #56	; 0x38
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ea4:	4bc0      	ldr	r3, [pc, #768]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	2203      	movs	r2, #3
 8001eaa:	4013      	ands	r3, r2
 8001eac:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001eae:	69bb      	ldr	r3, [r7, #24]
 8001eb0:	2b10      	cmp	r3, #16
 8001eb2:	d102      	bne.n	8001eba <HAL_RCC_OscConfig+0x3e>
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	2b03      	cmp	r3, #3
 8001eb8:	d002      	beq.n	8001ec0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001eba:	69bb      	ldr	r3, [r7, #24]
 8001ebc:	2b08      	cmp	r3, #8
 8001ebe:	d10b      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ec0:	4bb9      	ldr	r3, [pc, #740]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	2380      	movs	r3, #128	; 0x80
 8001ec6:	029b      	lsls	r3, r3, #10
 8001ec8:	4013      	ands	r3, r2
 8001eca:	d062      	beq.n	8001f92 <HAL_RCC_OscConfig+0x116>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d15e      	bne.n	8001f92 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e2d9      	b.n	800248c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	685a      	ldr	r2, [r3, #4]
 8001edc:	2380      	movs	r3, #128	; 0x80
 8001ede:	025b      	lsls	r3, r3, #9
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d107      	bne.n	8001ef4 <HAL_RCC_OscConfig+0x78>
 8001ee4:	4bb0      	ldr	r3, [pc, #704]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	4baf      	ldr	r3, [pc, #700]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001eea:	2180      	movs	r1, #128	; 0x80
 8001eec:	0249      	lsls	r1, r1, #9
 8001eee:	430a      	orrs	r2, r1
 8001ef0:	601a      	str	r2, [r3, #0]
 8001ef2:	e020      	b.n	8001f36 <HAL_RCC_OscConfig+0xba>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	685a      	ldr	r2, [r3, #4]
 8001ef8:	23a0      	movs	r3, #160	; 0xa0
 8001efa:	02db      	lsls	r3, r3, #11
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d10e      	bne.n	8001f1e <HAL_RCC_OscConfig+0xa2>
 8001f00:	4ba9      	ldr	r3, [pc, #676]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	4ba8      	ldr	r3, [pc, #672]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f06:	2180      	movs	r1, #128	; 0x80
 8001f08:	02c9      	lsls	r1, r1, #11
 8001f0a:	430a      	orrs	r2, r1
 8001f0c:	601a      	str	r2, [r3, #0]
 8001f0e:	4ba6      	ldr	r3, [pc, #664]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	4ba5      	ldr	r3, [pc, #660]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f14:	2180      	movs	r1, #128	; 0x80
 8001f16:	0249      	lsls	r1, r1, #9
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	e00b      	b.n	8001f36 <HAL_RCC_OscConfig+0xba>
 8001f1e:	4ba2      	ldr	r3, [pc, #648]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	4ba1      	ldr	r3, [pc, #644]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f24:	49a1      	ldr	r1, [pc, #644]	; (80021ac <HAL_RCC_OscConfig+0x330>)
 8001f26:	400a      	ands	r2, r1
 8001f28:	601a      	str	r2, [r3, #0]
 8001f2a:	4b9f      	ldr	r3, [pc, #636]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	4b9e      	ldr	r3, [pc, #632]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f30:	499f      	ldr	r1, [pc, #636]	; (80021b0 <HAL_RCC_OscConfig+0x334>)
 8001f32:	400a      	ands	r2, r1
 8001f34:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d014      	beq.n	8001f68 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f3e:	f7fe feed 	bl	8000d1c <HAL_GetTick>
 8001f42:	0003      	movs	r3, r0
 8001f44:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f46:	e008      	b.n	8001f5a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f48:	f7fe fee8 	bl	8000d1c <HAL_GetTick>
 8001f4c:	0002      	movs	r2, r0
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	2b64      	cmp	r3, #100	; 0x64
 8001f54:	d901      	bls.n	8001f5a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001f56:	2303      	movs	r3, #3
 8001f58:	e298      	b.n	800248c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f5a:	4b93      	ldr	r3, [pc, #588]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	2380      	movs	r3, #128	; 0x80
 8001f60:	029b      	lsls	r3, r3, #10
 8001f62:	4013      	ands	r3, r2
 8001f64:	d0f0      	beq.n	8001f48 <HAL_RCC_OscConfig+0xcc>
 8001f66:	e015      	b.n	8001f94 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f68:	f7fe fed8 	bl	8000d1c <HAL_GetTick>
 8001f6c:	0003      	movs	r3, r0
 8001f6e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f70:	e008      	b.n	8001f84 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f72:	f7fe fed3 	bl	8000d1c <HAL_GetTick>
 8001f76:	0002      	movs	r2, r0
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	2b64      	cmp	r3, #100	; 0x64
 8001f7e:	d901      	bls.n	8001f84 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001f80:	2303      	movs	r3, #3
 8001f82:	e283      	b.n	800248c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f84:	4b88      	ldr	r3, [pc, #544]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	2380      	movs	r3, #128	; 0x80
 8001f8a:	029b      	lsls	r3, r3, #10
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	d1f0      	bne.n	8001f72 <HAL_RCC_OscConfig+0xf6>
 8001f90:	e000      	b.n	8001f94 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f92:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2202      	movs	r2, #2
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	d100      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x124>
 8001f9e:	e099      	b.n	80020d4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fa0:	4b81      	ldr	r3, [pc, #516]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	2238      	movs	r2, #56	; 0x38
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001faa:	4b7f      	ldr	r3, [pc, #508]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001fac:	68db      	ldr	r3, [r3, #12]
 8001fae:	2203      	movs	r2, #3
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001fb4:	69bb      	ldr	r3, [r7, #24]
 8001fb6:	2b10      	cmp	r3, #16
 8001fb8:	d102      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x144>
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d002      	beq.n	8001fc6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001fc0:	69bb      	ldr	r3, [r7, #24]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d135      	bne.n	8002032 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fc6:	4b78      	ldr	r3, [pc, #480]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	2380      	movs	r3, #128	; 0x80
 8001fcc:	00db      	lsls	r3, r3, #3
 8001fce:	4013      	ands	r3, r2
 8001fd0:	d005      	beq.n	8001fde <HAL_RCC_OscConfig+0x162>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	68db      	ldr	r3, [r3, #12]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d101      	bne.n	8001fde <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e256      	b.n	800248c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fde:	4b72      	ldr	r3, [pc, #456]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	4a74      	ldr	r2, [pc, #464]	; (80021b4 <HAL_RCC_OscConfig+0x338>)
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	0019      	movs	r1, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	695b      	ldr	r3, [r3, #20]
 8001fec:	021a      	lsls	r2, r3, #8
 8001fee:	4b6e      	ldr	r3, [pc, #440]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001ff0:	430a      	orrs	r2, r1
 8001ff2:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ff4:	69bb      	ldr	r3, [r7, #24]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d112      	bne.n	8002020 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001ffa:	4b6b      	ldr	r3, [pc, #428]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a6e      	ldr	r2, [pc, #440]	; (80021b8 <HAL_RCC_OscConfig+0x33c>)
 8002000:	4013      	ands	r3, r2
 8002002:	0019      	movs	r1, r3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	691a      	ldr	r2, [r3, #16]
 8002008:	4b67      	ldr	r3, [pc, #412]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 800200a:	430a      	orrs	r2, r1
 800200c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800200e:	4b66      	ldr	r3, [pc, #408]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	0adb      	lsrs	r3, r3, #11
 8002014:	2207      	movs	r2, #7
 8002016:	4013      	ands	r3, r2
 8002018:	4a68      	ldr	r2, [pc, #416]	; (80021bc <HAL_RCC_OscConfig+0x340>)
 800201a:	40da      	lsrs	r2, r3
 800201c:	4b68      	ldr	r3, [pc, #416]	; (80021c0 <HAL_RCC_OscConfig+0x344>)
 800201e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002020:	4b68      	ldr	r3, [pc, #416]	; (80021c4 <HAL_RCC_OscConfig+0x348>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	0018      	movs	r0, r3
 8002026:	f7fe fe1d 	bl	8000c64 <HAL_InitTick>
 800202a:	1e03      	subs	r3, r0, #0
 800202c:	d051      	beq.n	80020d2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e22c      	b.n	800248c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	68db      	ldr	r3, [r3, #12]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d030      	beq.n	800209c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800203a:	4b5b      	ldr	r3, [pc, #364]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a5e      	ldr	r2, [pc, #376]	; (80021b8 <HAL_RCC_OscConfig+0x33c>)
 8002040:	4013      	ands	r3, r2
 8002042:	0019      	movs	r1, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	691a      	ldr	r2, [r3, #16]
 8002048:	4b57      	ldr	r3, [pc, #348]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 800204a:	430a      	orrs	r2, r1
 800204c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800204e:	4b56      	ldr	r3, [pc, #344]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8002050:	681a      	ldr	r2, [r3, #0]
 8002052:	4b55      	ldr	r3, [pc, #340]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8002054:	2180      	movs	r1, #128	; 0x80
 8002056:	0049      	lsls	r1, r1, #1
 8002058:	430a      	orrs	r2, r1
 800205a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800205c:	f7fe fe5e 	bl	8000d1c <HAL_GetTick>
 8002060:	0003      	movs	r3, r0
 8002062:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002064:	e008      	b.n	8002078 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002066:	f7fe fe59 	bl	8000d1c <HAL_GetTick>
 800206a:	0002      	movs	r2, r0
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	2b02      	cmp	r3, #2
 8002072:	d901      	bls.n	8002078 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e209      	b.n	800248c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002078:	4b4b      	ldr	r3, [pc, #300]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	2380      	movs	r3, #128	; 0x80
 800207e:	00db      	lsls	r3, r3, #3
 8002080:	4013      	ands	r3, r2
 8002082:	d0f0      	beq.n	8002066 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002084:	4b48      	ldr	r3, [pc, #288]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	4a4a      	ldr	r2, [pc, #296]	; (80021b4 <HAL_RCC_OscConfig+0x338>)
 800208a:	4013      	ands	r3, r2
 800208c:	0019      	movs	r1, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	695b      	ldr	r3, [r3, #20]
 8002092:	021a      	lsls	r2, r3, #8
 8002094:	4b44      	ldr	r3, [pc, #272]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8002096:	430a      	orrs	r2, r1
 8002098:	605a      	str	r2, [r3, #4]
 800209a:	e01b      	b.n	80020d4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800209c:	4b42      	ldr	r3, [pc, #264]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	4b41      	ldr	r3, [pc, #260]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 80020a2:	4949      	ldr	r1, [pc, #292]	; (80021c8 <HAL_RCC_OscConfig+0x34c>)
 80020a4:	400a      	ands	r2, r1
 80020a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020a8:	f7fe fe38 	bl	8000d1c <HAL_GetTick>
 80020ac:	0003      	movs	r3, r0
 80020ae:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020b0:	e008      	b.n	80020c4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020b2:	f7fe fe33 	bl	8000d1c <HAL_GetTick>
 80020b6:	0002      	movs	r2, r0
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	1ad3      	subs	r3, r2, r3
 80020bc:	2b02      	cmp	r3, #2
 80020be:	d901      	bls.n	80020c4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80020c0:	2303      	movs	r3, #3
 80020c2:	e1e3      	b.n	800248c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020c4:	4b38      	ldr	r3, [pc, #224]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	2380      	movs	r3, #128	; 0x80
 80020ca:	00db      	lsls	r3, r3, #3
 80020cc:	4013      	ands	r3, r2
 80020ce:	d1f0      	bne.n	80020b2 <HAL_RCC_OscConfig+0x236>
 80020d0:	e000      	b.n	80020d4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020d2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2208      	movs	r2, #8
 80020da:	4013      	ands	r3, r2
 80020dc:	d047      	beq.n	800216e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80020de:	4b32      	ldr	r3, [pc, #200]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	2238      	movs	r2, #56	; 0x38
 80020e4:	4013      	ands	r3, r2
 80020e6:	2b18      	cmp	r3, #24
 80020e8:	d10a      	bne.n	8002100 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80020ea:	4b2f      	ldr	r3, [pc, #188]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 80020ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020ee:	2202      	movs	r2, #2
 80020f0:	4013      	ands	r3, r2
 80020f2:	d03c      	beq.n	800216e <HAL_RCC_OscConfig+0x2f2>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	699b      	ldr	r3, [r3, #24]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d138      	bne.n	800216e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e1c5      	b.n	800248c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	699b      	ldr	r3, [r3, #24]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d019      	beq.n	800213c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002108:	4b27      	ldr	r3, [pc, #156]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 800210a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800210c:	4b26      	ldr	r3, [pc, #152]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 800210e:	2101      	movs	r1, #1
 8002110:	430a      	orrs	r2, r1
 8002112:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002114:	f7fe fe02 	bl	8000d1c <HAL_GetTick>
 8002118:	0003      	movs	r3, r0
 800211a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800211c:	e008      	b.n	8002130 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800211e:	f7fe fdfd 	bl	8000d1c <HAL_GetTick>
 8002122:	0002      	movs	r2, r0
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	2b02      	cmp	r3, #2
 800212a:	d901      	bls.n	8002130 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800212c:	2303      	movs	r3, #3
 800212e:	e1ad      	b.n	800248c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002130:	4b1d      	ldr	r3, [pc, #116]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8002132:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002134:	2202      	movs	r2, #2
 8002136:	4013      	ands	r3, r2
 8002138:	d0f1      	beq.n	800211e <HAL_RCC_OscConfig+0x2a2>
 800213a:	e018      	b.n	800216e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800213c:	4b1a      	ldr	r3, [pc, #104]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 800213e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002140:	4b19      	ldr	r3, [pc, #100]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8002142:	2101      	movs	r1, #1
 8002144:	438a      	bics	r2, r1
 8002146:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002148:	f7fe fde8 	bl	8000d1c <HAL_GetTick>
 800214c:	0003      	movs	r3, r0
 800214e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002150:	e008      	b.n	8002164 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002152:	f7fe fde3 	bl	8000d1c <HAL_GetTick>
 8002156:	0002      	movs	r2, r0
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	2b02      	cmp	r3, #2
 800215e:	d901      	bls.n	8002164 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e193      	b.n	800248c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002164:	4b10      	ldr	r3, [pc, #64]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8002166:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002168:	2202      	movs	r2, #2
 800216a:	4013      	ands	r3, r2
 800216c:	d1f1      	bne.n	8002152 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	2204      	movs	r2, #4
 8002174:	4013      	ands	r3, r2
 8002176:	d100      	bne.n	800217a <HAL_RCC_OscConfig+0x2fe>
 8002178:	e0c6      	b.n	8002308 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800217a:	231f      	movs	r3, #31
 800217c:	18fb      	adds	r3, r7, r3
 800217e:	2200      	movs	r2, #0
 8002180:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002182:	4b09      	ldr	r3, [pc, #36]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	2238      	movs	r2, #56	; 0x38
 8002188:	4013      	ands	r3, r2
 800218a:	2b20      	cmp	r3, #32
 800218c:	d11e      	bne.n	80021cc <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800218e:	4b06      	ldr	r3, [pc, #24]	; (80021a8 <HAL_RCC_OscConfig+0x32c>)
 8002190:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002192:	2202      	movs	r2, #2
 8002194:	4013      	ands	r3, r2
 8002196:	d100      	bne.n	800219a <HAL_RCC_OscConfig+0x31e>
 8002198:	e0b6      	b.n	8002308 <HAL_RCC_OscConfig+0x48c>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d000      	beq.n	80021a4 <HAL_RCC_OscConfig+0x328>
 80021a2:	e0b1      	b.n	8002308 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80021a4:	2301      	movs	r3, #1
 80021a6:	e171      	b.n	800248c <HAL_RCC_OscConfig+0x610>
 80021a8:	40021000 	.word	0x40021000
 80021ac:	fffeffff 	.word	0xfffeffff
 80021b0:	fffbffff 	.word	0xfffbffff
 80021b4:	ffff80ff 	.word	0xffff80ff
 80021b8:	ffffc7ff 	.word	0xffffc7ff
 80021bc:	00f42400 	.word	0x00f42400
 80021c0:	20000000 	.word	0x20000000
 80021c4:	20000004 	.word	0x20000004
 80021c8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80021cc:	4bb1      	ldr	r3, [pc, #708]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 80021ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021d0:	2380      	movs	r3, #128	; 0x80
 80021d2:	055b      	lsls	r3, r3, #21
 80021d4:	4013      	ands	r3, r2
 80021d6:	d101      	bne.n	80021dc <HAL_RCC_OscConfig+0x360>
 80021d8:	2301      	movs	r3, #1
 80021da:	e000      	b.n	80021de <HAL_RCC_OscConfig+0x362>
 80021dc:	2300      	movs	r3, #0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d011      	beq.n	8002206 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80021e2:	4bac      	ldr	r3, [pc, #688]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 80021e4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021e6:	4bab      	ldr	r3, [pc, #684]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 80021e8:	2180      	movs	r1, #128	; 0x80
 80021ea:	0549      	lsls	r1, r1, #21
 80021ec:	430a      	orrs	r2, r1
 80021ee:	63da      	str	r2, [r3, #60]	; 0x3c
 80021f0:	4ba8      	ldr	r3, [pc, #672]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 80021f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80021f4:	2380      	movs	r3, #128	; 0x80
 80021f6:	055b      	lsls	r3, r3, #21
 80021f8:	4013      	ands	r3, r2
 80021fa:	60fb      	str	r3, [r7, #12]
 80021fc:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80021fe:	231f      	movs	r3, #31
 8002200:	18fb      	adds	r3, r7, r3
 8002202:	2201      	movs	r2, #1
 8002204:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002206:	4ba4      	ldr	r3, [pc, #656]	; (8002498 <HAL_RCC_OscConfig+0x61c>)
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	2380      	movs	r3, #128	; 0x80
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	4013      	ands	r3, r2
 8002210:	d11a      	bne.n	8002248 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002212:	4ba1      	ldr	r3, [pc, #644]	; (8002498 <HAL_RCC_OscConfig+0x61c>)
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	4ba0      	ldr	r3, [pc, #640]	; (8002498 <HAL_RCC_OscConfig+0x61c>)
 8002218:	2180      	movs	r1, #128	; 0x80
 800221a:	0049      	lsls	r1, r1, #1
 800221c:	430a      	orrs	r2, r1
 800221e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002220:	f7fe fd7c 	bl	8000d1c <HAL_GetTick>
 8002224:	0003      	movs	r3, r0
 8002226:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002228:	e008      	b.n	800223c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800222a:	f7fe fd77 	bl	8000d1c <HAL_GetTick>
 800222e:	0002      	movs	r2, r0
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	1ad3      	subs	r3, r2, r3
 8002234:	2b02      	cmp	r3, #2
 8002236:	d901      	bls.n	800223c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002238:	2303      	movs	r3, #3
 800223a:	e127      	b.n	800248c <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800223c:	4b96      	ldr	r3, [pc, #600]	; (8002498 <HAL_RCC_OscConfig+0x61c>)
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	2380      	movs	r3, #128	; 0x80
 8002242:	005b      	lsls	r3, r3, #1
 8002244:	4013      	ands	r3, r2
 8002246:	d0f0      	beq.n	800222a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	2b01      	cmp	r3, #1
 800224e:	d106      	bne.n	800225e <HAL_RCC_OscConfig+0x3e2>
 8002250:	4b90      	ldr	r3, [pc, #576]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 8002252:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002254:	4b8f      	ldr	r3, [pc, #572]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 8002256:	2101      	movs	r1, #1
 8002258:	430a      	orrs	r2, r1
 800225a:	65da      	str	r2, [r3, #92]	; 0x5c
 800225c:	e01c      	b.n	8002298 <HAL_RCC_OscConfig+0x41c>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	2b05      	cmp	r3, #5
 8002264:	d10c      	bne.n	8002280 <HAL_RCC_OscConfig+0x404>
 8002266:	4b8b      	ldr	r3, [pc, #556]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 8002268:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800226a:	4b8a      	ldr	r3, [pc, #552]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 800226c:	2104      	movs	r1, #4
 800226e:	430a      	orrs	r2, r1
 8002270:	65da      	str	r2, [r3, #92]	; 0x5c
 8002272:	4b88      	ldr	r3, [pc, #544]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 8002274:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002276:	4b87      	ldr	r3, [pc, #540]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 8002278:	2101      	movs	r1, #1
 800227a:	430a      	orrs	r2, r1
 800227c:	65da      	str	r2, [r3, #92]	; 0x5c
 800227e:	e00b      	b.n	8002298 <HAL_RCC_OscConfig+0x41c>
 8002280:	4b84      	ldr	r3, [pc, #528]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 8002282:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002284:	4b83      	ldr	r3, [pc, #524]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 8002286:	2101      	movs	r1, #1
 8002288:	438a      	bics	r2, r1
 800228a:	65da      	str	r2, [r3, #92]	; 0x5c
 800228c:	4b81      	ldr	r3, [pc, #516]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 800228e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002290:	4b80      	ldr	r3, [pc, #512]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 8002292:	2104      	movs	r1, #4
 8002294:	438a      	bics	r2, r1
 8002296:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d014      	beq.n	80022ca <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a0:	f7fe fd3c 	bl	8000d1c <HAL_GetTick>
 80022a4:	0003      	movs	r3, r0
 80022a6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022a8:	e009      	b.n	80022be <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022aa:	f7fe fd37 	bl	8000d1c <HAL_GetTick>
 80022ae:	0002      	movs	r2, r0
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	4a79      	ldr	r2, [pc, #484]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d901      	bls.n	80022be <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80022ba:	2303      	movs	r3, #3
 80022bc:	e0e6      	b.n	800248c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022be:	4b75      	ldr	r3, [pc, #468]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 80022c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022c2:	2202      	movs	r2, #2
 80022c4:	4013      	ands	r3, r2
 80022c6:	d0f0      	beq.n	80022aa <HAL_RCC_OscConfig+0x42e>
 80022c8:	e013      	b.n	80022f2 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ca:	f7fe fd27 	bl	8000d1c <HAL_GetTick>
 80022ce:	0003      	movs	r3, r0
 80022d0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80022d2:	e009      	b.n	80022e8 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022d4:	f7fe fd22 	bl	8000d1c <HAL_GetTick>
 80022d8:	0002      	movs	r2, r0
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	4a6f      	ldr	r2, [pc, #444]	; (800249c <HAL_RCC_OscConfig+0x620>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d901      	bls.n	80022e8 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80022e4:	2303      	movs	r3, #3
 80022e6:	e0d1      	b.n	800248c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80022e8:	4b6a      	ldr	r3, [pc, #424]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 80022ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022ec:	2202      	movs	r2, #2
 80022ee:	4013      	ands	r3, r2
 80022f0:	d1f0      	bne.n	80022d4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80022f2:	231f      	movs	r3, #31
 80022f4:	18fb      	adds	r3, r7, r3
 80022f6:	781b      	ldrb	r3, [r3, #0]
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d105      	bne.n	8002308 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80022fc:	4b65      	ldr	r3, [pc, #404]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 80022fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002300:	4b64      	ldr	r3, [pc, #400]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 8002302:	4967      	ldr	r1, [pc, #412]	; (80024a0 <HAL_RCC_OscConfig+0x624>)
 8002304:	400a      	ands	r2, r1
 8002306:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	69db      	ldr	r3, [r3, #28]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d100      	bne.n	8002312 <HAL_RCC_OscConfig+0x496>
 8002310:	e0bb      	b.n	800248a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002312:	4b60      	ldr	r3, [pc, #384]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	2238      	movs	r2, #56	; 0x38
 8002318:	4013      	ands	r3, r2
 800231a:	2b10      	cmp	r3, #16
 800231c:	d100      	bne.n	8002320 <HAL_RCC_OscConfig+0x4a4>
 800231e:	e07b      	b.n	8002418 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	69db      	ldr	r3, [r3, #28]
 8002324:	2b02      	cmp	r3, #2
 8002326:	d156      	bne.n	80023d6 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002328:	4b5a      	ldr	r3, [pc, #360]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	4b59      	ldr	r3, [pc, #356]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 800232e:	495d      	ldr	r1, [pc, #372]	; (80024a4 <HAL_RCC_OscConfig+0x628>)
 8002330:	400a      	ands	r2, r1
 8002332:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002334:	f7fe fcf2 	bl	8000d1c <HAL_GetTick>
 8002338:	0003      	movs	r3, r0
 800233a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800233c:	e008      	b.n	8002350 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800233e:	f7fe fced 	bl	8000d1c <HAL_GetTick>
 8002342:	0002      	movs	r2, r0
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	2b02      	cmp	r3, #2
 800234a:	d901      	bls.n	8002350 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800234c:	2303      	movs	r3, #3
 800234e:	e09d      	b.n	800248c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002350:	4b50      	ldr	r3, [pc, #320]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	2380      	movs	r3, #128	; 0x80
 8002356:	049b      	lsls	r3, r3, #18
 8002358:	4013      	ands	r3, r2
 800235a:	d1f0      	bne.n	800233e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800235c:	4b4d      	ldr	r3, [pc, #308]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	4a51      	ldr	r2, [pc, #324]	; (80024a8 <HAL_RCC_OscConfig+0x62c>)
 8002362:	4013      	ands	r3, r2
 8002364:	0019      	movs	r1, r3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6a1a      	ldr	r2, [r3, #32]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800236e:	431a      	orrs	r2, r3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002374:	021b      	lsls	r3, r3, #8
 8002376:	431a      	orrs	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800237c:	431a      	orrs	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002382:	431a      	orrs	r2, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002388:	431a      	orrs	r2, r3
 800238a:	4b42      	ldr	r3, [pc, #264]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 800238c:	430a      	orrs	r2, r1
 800238e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002390:	4b40      	ldr	r3, [pc, #256]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	4b3f      	ldr	r3, [pc, #252]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 8002396:	2180      	movs	r1, #128	; 0x80
 8002398:	0449      	lsls	r1, r1, #17
 800239a:	430a      	orrs	r2, r1
 800239c:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800239e:	4b3d      	ldr	r3, [pc, #244]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 80023a0:	68da      	ldr	r2, [r3, #12]
 80023a2:	4b3c      	ldr	r3, [pc, #240]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 80023a4:	2180      	movs	r1, #128	; 0x80
 80023a6:	0549      	lsls	r1, r1, #21
 80023a8:	430a      	orrs	r2, r1
 80023aa:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ac:	f7fe fcb6 	bl	8000d1c <HAL_GetTick>
 80023b0:	0003      	movs	r3, r0
 80023b2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023b4:	e008      	b.n	80023c8 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023b6:	f7fe fcb1 	bl	8000d1c <HAL_GetTick>
 80023ba:	0002      	movs	r2, r0
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d901      	bls.n	80023c8 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80023c4:	2303      	movs	r3, #3
 80023c6:	e061      	b.n	800248c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023c8:	4b32      	ldr	r3, [pc, #200]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	2380      	movs	r3, #128	; 0x80
 80023ce:	049b      	lsls	r3, r3, #18
 80023d0:	4013      	ands	r3, r2
 80023d2:	d0f0      	beq.n	80023b6 <HAL_RCC_OscConfig+0x53a>
 80023d4:	e059      	b.n	800248a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023d6:	4b2f      	ldr	r3, [pc, #188]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	4b2e      	ldr	r3, [pc, #184]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 80023dc:	4931      	ldr	r1, [pc, #196]	; (80024a4 <HAL_RCC_OscConfig+0x628>)
 80023de:	400a      	ands	r2, r1
 80023e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e2:	f7fe fc9b 	bl	8000d1c <HAL_GetTick>
 80023e6:	0003      	movs	r3, r0
 80023e8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023ea:	e008      	b.n	80023fe <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ec:	f7fe fc96 	bl	8000d1c <HAL_GetTick>
 80023f0:	0002      	movs	r2, r0
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	d901      	bls.n	80023fe <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80023fa:	2303      	movs	r3, #3
 80023fc:	e046      	b.n	800248c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023fe:	4b25      	ldr	r3, [pc, #148]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	2380      	movs	r3, #128	; 0x80
 8002404:	049b      	lsls	r3, r3, #18
 8002406:	4013      	ands	r3, r2
 8002408:	d1f0      	bne.n	80023ec <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800240a:	4b22      	ldr	r3, [pc, #136]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 800240c:	68da      	ldr	r2, [r3, #12]
 800240e:	4b21      	ldr	r3, [pc, #132]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 8002410:	4926      	ldr	r1, [pc, #152]	; (80024ac <HAL_RCC_OscConfig+0x630>)
 8002412:	400a      	ands	r2, r1
 8002414:	60da      	str	r2, [r3, #12]
 8002416:	e038      	b.n	800248a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	69db      	ldr	r3, [r3, #28]
 800241c:	2b01      	cmp	r3, #1
 800241e:	d101      	bne.n	8002424 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e033      	b.n	800248c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002424:	4b1b      	ldr	r3, [pc, #108]	; (8002494 <HAL_RCC_OscConfig+0x618>)
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	2203      	movs	r2, #3
 800242e:	401a      	ands	r2, r3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6a1b      	ldr	r3, [r3, #32]
 8002434:	429a      	cmp	r2, r3
 8002436:	d126      	bne.n	8002486 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	2270      	movs	r2, #112	; 0x70
 800243c:	401a      	ands	r2, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002442:	429a      	cmp	r2, r3
 8002444:	d11f      	bne.n	8002486 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002446:	697a      	ldr	r2, [r7, #20]
 8002448:	23fe      	movs	r3, #254	; 0xfe
 800244a:	01db      	lsls	r3, r3, #7
 800244c:	401a      	ands	r2, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002452:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002454:	429a      	cmp	r2, r3
 8002456:	d116      	bne.n	8002486 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002458:	697a      	ldr	r2, [r7, #20]
 800245a:	23f8      	movs	r3, #248	; 0xf8
 800245c:	039b      	lsls	r3, r3, #14
 800245e:	401a      	ands	r2, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002464:	429a      	cmp	r2, r3
 8002466:	d10e      	bne.n	8002486 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002468:	697a      	ldr	r2, [r7, #20]
 800246a:	23e0      	movs	r3, #224	; 0xe0
 800246c:	051b      	lsls	r3, r3, #20
 800246e:	401a      	ands	r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002474:	429a      	cmp	r2, r3
 8002476:	d106      	bne.n	8002486 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	0f5b      	lsrs	r3, r3, #29
 800247c:	075a      	lsls	r2, r3, #29
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002482:	429a      	cmp	r2, r3
 8002484:	d001      	beq.n	800248a <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e000      	b.n	800248c <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800248a:	2300      	movs	r3, #0
}
 800248c:	0018      	movs	r0, r3
 800248e:	46bd      	mov	sp, r7
 8002490:	b008      	add	sp, #32
 8002492:	bd80      	pop	{r7, pc}
 8002494:	40021000 	.word	0x40021000
 8002498:	40007000 	.word	0x40007000
 800249c:	00001388 	.word	0x00001388
 80024a0:	efffffff 	.word	0xefffffff
 80024a4:	feffffff 	.word	0xfeffffff
 80024a8:	11c1808c 	.word	0x11c1808c
 80024ac:	eefefffc 	.word	0xeefefffc

080024b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d101      	bne.n	80024c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e0e9      	b.n	8002698 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024c4:	4b76      	ldr	r3, [pc, #472]	; (80026a0 <HAL_RCC_ClockConfig+0x1f0>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2207      	movs	r2, #7
 80024ca:	4013      	ands	r3, r2
 80024cc:	683a      	ldr	r2, [r7, #0]
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d91e      	bls.n	8002510 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024d2:	4b73      	ldr	r3, [pc, #460]	; (80026a0 <HAL_RCC_ClockConfig+0x1f0>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	2207      	movs	r2, #7
 80024d8:	4393      	bics	r3, r2
 80024da:	0019      	movs	r1, r3
 80024dc:	4b70      	ldr	r3, [pc, #448]	; (80026a0 <HAL_RCC_ClockConfig+0x1f0>)
 80024de:	683a      	ldr	r2, [r7, #0]
 80024e0:	430a      	orrs	r2, r1
 80024e2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80024e4:	f7fe fc1a 	bl	8000d1c <HAL_GetTick>
 80024e8:	0003      	movs	r3, r0
 80024ea:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80024ec:	e009      	b.n	8002502 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024ee:	f7fe fc15 	bl	8000d1c <HAL_GetTick>
 80024f2:	0002      	movs	r2, r0
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	4a6a      	ldr	r2, [pc, #424]	; (80026a4 <HAL_RCC_ClockConfig+0x1f4>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d901      	bls.n	8002502 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80024fe:	2303      	movs	r3, #3
 8002500:	e0ca      	b.n	8002698 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002502:	4b67      	ldr	r3, [pc, #412]	; (80026a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	2207      	movs	r2, #7
 8002508:	4013      	ands	r3, r2
 800250a:	683a      	ldr	r2, [r7, #0]
 800250c:	429a      	cmp	r2, r3
 800250e:	d1ee      	bne.n	80024ee <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2202      	movs	r2, #2
 8002516:	4013      	ands	r3, r2
 8002518:	d015      	beq.n	8002546 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2204      	movs	r2, #4
 8002520:	4013      	ands	r3, r2
 8002522:	d006      	beq.n	8002532 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002524:	4b60      	ldr	r3, [pc, #384]	; (80026a8 <HAL_RCC_ClockConfig+0x1f8>)
 8002526:	689a      	ldr	r2, [r3, #8]
 8002528:	4b5f      	ldr	r3, [pc, #380]	; (80026a8 <HAL_RCC_ClockConfig+0x1f8>)
 800252a:	21e0      	movs	r1, #224	; 0xe0
 800252c:	01c9      	lsls	r1, r1, #7
 800252e:	430a      	orrs	r2, r1
 8002530:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002532:	4b5d      	ldr	r3, [pc, #372]	; (80026a8 <HAL_RCC_ClockConfig+0x1f8>)
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	4a5d      	ldr	r2, [pc, #372]	; (80026ac <HAL_RCC_ClockConfig+0x1fc>)
 8002538:	4013      	ands	r3, r2
 800253a:	0019      	movs	r1, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	689a      	ldr	r2, [r3, #8]
 8002540:	4b59      	ldr	r3, [pc, #356]	; (80026a8 <HAL_RCC_ClockConfig+0x1f8>)
 8002542:	430a      	orrs	r2, r1
 8002544:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	2201      	movs	r2, #1
 800254c:	4013      	ands	r3, r2
 800254e:	d057      	beq.n	8002600 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	2b01      	cmp	r3, #1
 8002556:	d107      	bne.n	8002568 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002558:	4b53      	ldr	r3, [pc, #332]	; (80026a8 <HAL_RCC_ClockConfig+0x1f8>)
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	2380      	movs	r3, #128	; 0x80
 800255e:	029b      	lsls	r3, r3, #10
 8002560:	4013      	ands	r3, r2
 8002562:	d12b      	bne.n	80025bc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e097      	b.n	8002698 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	2b02      	cmp	r3, #2
 800256e:	d107      	bne.n	8002580 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002570:	4b4d      	ldr	r3, [pc, #308]	; (80026a8 <HAL_RCC_ClockConfig+0x1f8>)
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	2380      	movs	r3, #128	; 0x80
 8002576:	049b      	lsls	r3, r3, #18
 8002578:	4013      	ands	r3, r2
 800257a:	d11f      	bne.n	80025bc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e08b      	b.n	8002698 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d107      	bne.n	8002598 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002588:	4b47      	ldr	r3, [pc, #284]	; (80026a8 <HAL_RCC_ClockConfig+0x1f8>)
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	2380      	movs	r3, #128	; 0x80
 800258e:	00db      	lsls	r3, r3, #3
 8002590:	4013      	ands	r3, r2
 8002592:	d113      	bne.n	80025bc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e07f      	b.n	8002698 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	2b03      	cmp	r3, #3
 800259e:	d106      	bne.n	80025ae <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025a0:	4b41      	ldr	r3, [pc, #260]	; (80026a8 <HAL_RCC_ClockConfig+0x1f8>)
 80025a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025a4:	2202      	movs	r2, #2
 80025a6:	4013      	ands	r3, r2
 80025a8:	d108      	bne.n	80025bc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	e074      	b.n	8002698 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025ae:	4b3e      	ldr	r3, [pc, #248]	; (80026a8 <HAL_RCC_ClockConfig+0x1f8>)
 80025b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025b2:	2202      	movs	r2, #2
 80025b4:	4013      	ands	r3, r2
 80025b6:	d101      	bne.n	80025bc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e06d      	b.n	8002698 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80025bc:	4b3a      	ldr	r3, [pc, #232]	; (80026a8 <HAL_RCC_ClockConfig+0x1f8>)
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	2207      	movs	r2, #7
 80025c2:	4393      	bics	r3, r2
 80025c4:	0019      	movs	r1, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685a      	ldr	r2, [r3, #4]
 80025ca:	4b37      	ldr	r3, [pc, #220]	; (80026a8 <HAL_RCC_ClockConfig+0x1f8>)
 80025cc:	430a      	orrs	r2, r1
 80025ce:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025d0:	f7fe fba4 	bl	8000d1c <HAL_GetTick>
 80025d4:	0003      	movs	r3, r0
 80025d6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025d8:	e009      	b.n	80025ee <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025da:	f7fe fb9f 	bl	8000d1c <HAL_GetTick>
 80025de:	0002      	movs	r2, r0
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	4a2f      	ldr	r2, [pc, #188]	; (80026a4 <HAL_RCC_ClockConfig+0x1f4>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d901      	bls.n	80025ee <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80025ea:	2303      	movs	r3, #3
 80025ec:	e054      	b.n	8002698 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025ee:	4b2e      	ldr	r3, [pc, #184]	; (80026a8 <HAL_RCC_ClockConfig+0x1f8>)
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	2238      	movs	r2, #56	; 0x38
 80025f4:	401a      	ands	r2, r3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	00db      	lsls	r3, r3, #3
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d1ec      	bne.n	80025da <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002600:	4b27      	ldr	r3, [pc, #156]	; (80026a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2207      	movs	r2, #7
 8002606:	4013      	ands	r3, r2
 8002608:	683a      	ldr	r2, [r7, #0]
 800260a:	429a      	cmp	r2, r3
 800260c:	d21e      	bcs.n	800264c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800260e:	4b24      	ldr	r3, [pc, #144]	; (80026a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	2207      	movs	r2, #7
 8002614:	4393      	bics	r3, r2
 8002616:	0019      	movs	r1, r3
 8002618:	4b21      	ldr	r3, [pc, #132]	; (80026a0 <HAL_RCC_ClockConfig+0x1f0>)
 800261a:	683a      	ldr	r2, [r7, #0]
 800261c:	430a      	orrs	r2, r1
 800261e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002620:	f7fe fb7c 	bl	8000d1c <HAL_GetTick>
 8002624:	0003      	movs	r3, r0
 8002626:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002628:	e009      	b.n	800263e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800262a:	f7fe fb77 	bl	8000d1c <HAL_GetTick>
 800262e:	0002      	movs	r2, r0
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	4a1b      	ldr	r2, [pc, #108]	; (80026a4 <HAL_RCC_ClockConfig+0x1f4>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d901      	bls.n	800263e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e02c      	b.n	8002698 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800263e:	4b18      	ldr	r3, [pc, #96]	; (80026a0 <HAL_RCC_ClockConfig+0x1f0>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2207      	movs	r2, #7
 8002644:	4013      	ands	r3, r2
 8002646:	683a      	ldr	r2, [r7, #0]
 8002648:	429a      	cmp	r2, r3
 800264a:	d1ee      	bne.n	800262a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2204      	movs	r2, #4
 8002652:	4013      	ands	r3, r2
 8002654:	d009      	beq.n	800266a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002656:	4b14      	ldr	r3, [pc, #80]	; (80026a8 <HAL_RCC_ClockConfig+0x1f8>)
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	4a15      	ldr	r2, [pc, #84]	; (80026b0 <HAL_RCC_ClockConfig+0x200>)
 800265c:	4013      	ands	r3, r2
 800265e:	0019      	movs	r1, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	68da      	ldr	r2, [r3, #12]
 8002664:	4b10      	ldr	r3, [pc, #64]	; (80026a8 <HAL_RCC_ClockConfig+0x1f8>)
 8002666:	430a      	orrs	r2, r1
 8002668:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800266a:	f000 f829 	bl	80026c0 <HAL_RCC_GetSysClockFreq>
 800266e:	0001      	movs	r1, r0
 8002670:	4b0d      	ldr	r3, [pc, #52]	; (80026a8 <HAL_RCC_ClockConfig+0x1f8>)
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	0a1b      	lsrs	r3, r3, #8
 8002676:	220f      	movs	r2, #15
 8002678:	401a      	ands	r2, r3
 800267a:	4b0e      	ldr	r3, [pc, #56]	; (80026b4 <HAL_RCC_ClockConfig+0x204>)
 800267c:	0092      	lsls	r2, r2, #2
 800267e:	58d3      	ldr	r3, [r2, r3]
 8002680:	221f      	movs	r2, #31
 8002682:	4013      	ands	r3, r2
 8002684:	000a      	movs	r2, r1
 8002686:	40da      	lsrs	r2, r3
 8002688:	4b0b      	ldr	r3, [pc, #44]	; (80026b8 <HAL_RCC_ClockConfig+0x208>)
 800268a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800268c:	4b0b      	ldr	r3, [pc, #44]	; (80026bc <HAL_RCC_ClockConfig+0x20c>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	0018      	movs	r0, r3
 8002692:	f7fe fae7 	bl	8000c64 <HAL_InitTick>
 8002696:	0003      	movs	r3, r0
}
 8002698:	0018      	movs	r0, r3
 800269a:	46bd      	mov	sp, r7
 800269c:	b004      	add	sp, #16
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	40022000 	.word	0x40022000
 80026a4:	00001388 	.word	0x00001388
 80026a8:	40021000 	.word	0x40021000
 80026ac:	fffff0ff 	.word	0xfffff0ff
 80026b0:	ffff8fff 	.word	0xffff8fff
 80026b4:	08002874 	.word	0x08002874
 80026b8:	20000000 	.word	0x20000000
 80026bc:	20000004 	.word	0x20000004

080026c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b086      	sub	sp, #24
 80026c4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026c6:	4b3c      	ldr	r3, [pc, #240]	; (80027b8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	2238      	movs	r2, #56	; 0x38
 80026cc:	4013      	ands	r3, r2
 80026ce:	d10f      	bne.n	80026f0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80026d0:	4b39      	ldr	r3, [pc, #228]	; (80027b8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	0adb      	lsrs	r3, r3, #11
 80026d6:	2207      	movs	r2, #7
 80026d8:	4013      	ands	r3, r2
 80026da:	2201      	movs	r2, #1
 80026dc:	409a      	lsls	r2, r3
 80026de:	0013      	movs	r3, r2
 80026e0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80026e2:	6839      	ldr	r1, [r7, #0]
 80026e4:	4835      	ldr	r0, [pc, #212]	; (80027bc <HAL_RCC_GetSysClockFreq+0xfc>)
 80026e6:	f7fd fd0d 	bl	8000104 <__udivsi3>
 80026ea:	0003      	movs	r3, r0
 80026ec:	613b      	str	r3, [r7, #16]
 80026ee:	e05d      	b.n	80027ac <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80026f0:	4b31      	ldr	r3, [pc, #196]	; (80027b8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	2238      	movs	r2, #56	; 0x38
 80026f6:	4013      	ands	r3, r2
 80026f8:	2b08      	cmp	r3, #8
 80026fa:	d102      	bne.n	8002702 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80026fc:	4b30      	ldr	r3, [pc, #192]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x100>)
 80026fe:	613b      	str	r3, [r7, #16]
 8002700:	e054      	b.n	80027ac <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002702:	4b2d      	ldr	r3, [pc, #180]	; (80027b8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	2238      	movs	r2, #56	; 0x38
 8002708:	4013      	ands	r3, r2
 800270a:	2b10      	cmp	r3, #16
 800270c:	d138      	bne.n	8002780 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800270e:	4b2a      	ldr	r3, [pc, #168]	; (80027b8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	2203      	movs	r2, #3
 8002714:	4013      	ands	r3, r2
 8002716:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002718:	4b27      	ldr	r3, [pc, #156]	; (80027b8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	091b      	lsrs	r3, r3, #4
 800271e:	2207      	movs	r2, #7
 8002720:	4013      	ands	r3, r2
 8002722:	3301      	adds	r3, #1
 8002724:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2b03      	cmp	r3, #3
 800272a:	d10d      	bne.n	8002748 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800272c:	68b9      	ldr	r1, [r7, #8]
 800272e:	4824      	ldr	r0, [pc, #144]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x100>)
 8002730:	f7fd fce8 	bl	8000104 <__udivsi3>
 8002734:	0003      	movs	r3, r0
 8002736:	0019      	movs	r1, r3
 8002738:	4b1f      	ldr	r3, [pc, #124]	; (80027b8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	0a1b      	lsrs	r3, r3, #8
 800273e:	227f      	movs	r2, #127	; 0x7f
 8002740:	4013      	ands	r3, r2
 8002742:	434b      	muls	r3, r1
 8002744:	617b      	str	r3, [r7, #20]
        break;
 8002746:	e00d      	b.n	8002764 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002748:	68b9      	ldr	r1, [r7, #8]
 800274a:	481c      	ldr	r0, [pc, #112]	; (80027bc <HAL_RCC_GetSysClockFreq+0xfc>)
 800274c:	f7fd fcda 	bl	8000104 <__udivsi3>
 8002750:	0003      	movs	r3, r0
 8002752:	0019      	movs	r1, r3
 8002754:	4b18      	ldr	r3, [pc, #96]	; (80027b8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	0a1b      	lsrs	r3, r3, #8
 800275a:	227f      	movs	r2, #127	; 0x7f
 800275c:	4013      	ands	r3, r2
 800275e:	434b      	muls	r3, r1
 8002760:	617b      	str	r3, [r7, #20]
        break;
 8002762:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002764:	4b14      	ldr	r3, [pc, #80]	; (80027b8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	0f5b      	lsrs	r3, r3, #29
 800276a:	2207      	movs	r2, #7
 800276c:	4013      	ands	r3, r2
 800276e:	3301      	adds	r3, #1
 8002770:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002772:	6879      	ldr	r1, [r7, #4]
 8002774:	6978      	ldr	r0, [r7, #20]
 8002776:	f7fd fcc5 	bl	8000104 <__udivsi3>
 800277a:	0003      	movs	r3, r0
 800277c:	613b      	str	r3, [r7, #16]
 800277e:	e015      	b.n	80027ac <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002780:	4b0d      	ldr	r3, [pc, #52]	; (80027b8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	2238      	movs	r2, #56	; 0x38
 8002786:	4013      	ands	r3, r2
 8002788:	2b20      	cmp	r3, #32
 800278a:	d103      	bne.n	8002794 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800278c:	2380      	movs	r3, #128	; 0x80
 800278e:	021b      	lsls	r3, r3, #8
 8002790:	613b      	str	r3, [r7, #16]
 8002792:	e00b      	b.n	80027ac <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002794:	4b08      	ldr	r3, [pc, #32]	; (80027b8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	2238      	movs	r2, #56	; 0x38
 800279a:	4013      	ands	r3, r2
 800279c:	2b18      	cmp	r3, #24
 800279e:	d103      	bne.n	80027a8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80027a0:	23fa      	movs	r3, #250	; 0xfa
 80027a2:	01db      	lsls	r3, r3, #7
 80027a4:	613b      	str	r3, [r7, #16]
 80027a6:	e001      	b.n	80027ac <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80027a8:	2300      	movs	r3, #0
 80027aa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80027ac:	693b      	ldr	r3, [r7, #16]
}
 80027ae:	0018      	movs	r0, r3
 80027b0:	46bd      	mov	sp, r7
 80027b2:	b006      	add	sp, #24
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	46c0      	nop			; (mov r8, r8)
 80027b8:	40021000 	.word	0x40021000
 80027bc:	00f42400 	.word	0x00f42400
 80027c0:	007a1200 	.word	0x007a1200

080027c4 <__libc_init_array>:
 80027c4:	b570      	push	{r4, r5, r6, lr}
 80027c6:	2600      	movs	r6, #0
 80027c8:	4d0c      	ldr	r5, [pc, #48]	; (80027fc <__libc_init_array+0x38>)
 80027ca:	4c0d      	ldr	r4, [pc, #52]	; (8002800 <__libc_init_array+0x3c>)
 80027cc:	1b64      	subs	r4, r4, r5
 80027ce:	10a4      	asrs	r4, r4, #2
 80027d0:	42a6      	cmp	r6, r4
 80027d2:	d109      	bne.n	80027e8 <__libc_init_array+0x24>
 80027d4:	2600      	movs	r6, #0
 80027d6:	f000 f821 	bl	800281c <_init>
 80027da:	4d0a      	ldr	r5, [pc, #40]	; (8002804 <__libc_init_array+0x40>)
 80027dc:	4c0a      	ldr	r4, [pc, #40]	; (8002808 <__libc_init_array+0x44>)
 80027de:	1b64      	subs	r4, r4, r5
 80027e0:	10a4      	asrs	r4, r4, #2
 80027e2:	42a6      	cmp	r6, r4
 80027e4:	d105      	bne.n	80027f2 <__libc_init_array+0x2e>
 80027e6:	bd70      	pop	{r4, r5, r6, pc}
 80027e8:	00b3      	lsls	r3, r6, #2
 80027ea:	58eb      	ldr	r3, [r5, r3]
 80027ec:	4798      	blx	r3
 80027ee:	3601      	adds	r6, #1
 80027f0:	e7ee      	b.n	80027d0 <__libc_init_array+0xc>
 80027f2:	00b3      	lsls	r3, r6, #2
 80027f4:	58eb      	ldr	r3, [r5, r3]
 80027f6:	4798      	blx	r3
 80027f8:	3601      	adds	r6, #1
 80027fa:	e7f2      	b.n	80027e2 <__libc_init_array+0x1e>
 80027fc:	080028b4 	.word	0x080028b4
 8002800:	080028b4 	.word	0x080028b4
 8002804:	080028b4 	.word	0x080028b4
 8002808:	080028b8 	.word	0x080028b8

0800280c <memset>:
 800280c:	0003      	movs	r3, r0
 800280e:	1882      	adds	r2, r0, r2
 8002810:	4293      	cmp	r3, r2
 8002812:	d100      	bne.n	8002816 <memset+0xa>
 8002814:	4770      	bx	lr
 8002816:	7019      	strb	r1, [r3, #0]
 8002818:	3301      	adds	r3, #1
 800281a:	e7f9      	b.n	8002810 <memset+0x4>

0800281c <_init>:
 800281c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800281e:	46c0      	nop			; (mov r8, r8)
 8002820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002822:	bc08      	pop	{r3}
 8002824:	469e      	mov	lr, r3
 8002826:	4770      	bx	lr

08002828 <_fini>:
 8002828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800282a:	46c0      	nop			; (mov r8, r8)
 800282c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800282e:	bc08      	pop	{r3}
 8002830:	469e      	mov	lr, r3
 8002832:	4770      	bx	lr
