
---------- Begin Simulation Statistics ----------
final_tick                               574225989500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 262581                       # Simulator instruction rate (inst/s)
host_mem_usage                                 822408                       # Number of bytes of host memory used
host_op_rate                                   479675                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2323.09                       # Real time elapsed on the host
host_tick_rate                              175501983                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   610000004                       # Number of instructions simulated
sim_ops                                    1114327964                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.407707                       # Number of seconds simulated
sim_ticks                                407707047500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4036027                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8072039                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           33                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        78733                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     62224691                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     35676581                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     35727501                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        50920                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      79940815                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       8821609                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted        11000                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       386115408                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      261660804                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        78961                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         78178083                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     92299181                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           19                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     11955905                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    943521549                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    813802395                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.159399                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.634791                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    646093755     79.39%     79.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     30575823      3.76%     83.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      9538050      1.17%     84.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     14829114      1.82%     86.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      7530630      0.93%     87.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      2825084      0.35%     87.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      4034410      0.50%     87.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      6076348      0.75%     88.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     92299181     11.34%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    813802395                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        206718488                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      8681100                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       802686027                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           155048978                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        53833      0.01%      0.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    619265392     65.63%     65.64% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      7277595      0.77%     66.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv           15      0.00%     66.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     25949053      2.75%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt           16      0.00%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd          558      0.00%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu      6942074      0.74%     69.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     69.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        17618      0.00%     69.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      8796890      0.93%     70.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     70.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     70.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift          265      0.00%     70.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     70.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     70.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     31332428      3.32%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            2      0.00%     74.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt      5366760      0.57%     74.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      1728000      0.18%     74.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     27922114      2.96%     77.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt        45685      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     77.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    110075833     11.67%     89.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     41603997      4.41%     93.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     44973145      4.77%     98.71% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     12170276      1.29%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    943521549                       # Class of committed instruction
system.switch_cpus_1.commit.refs            208823251                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         500000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           943521549                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.630828                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.630828                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    670650509                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    957447630                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles        9493909                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       118504318                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       129752                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     16562158                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         156949963                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               10352                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          54450098                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              418414                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          79940815                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        58437524                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           815083551                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         1172                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          238                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            508970023                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          301                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         1687                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        259504                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.098037                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles       125132                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     44498190                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.624186                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    815340661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.178570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.643676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      660968114     81.07%     81.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6565622      0.81%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       12009129      1.47%     83.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       11681444      1.43%     84.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        9225524      1.13%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       10554366      1.29%     87.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        9045332      1.11%     88.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       10966892      1.35%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       84324238     10.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    815340661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       312114166                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      181283275                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 73434                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       107505                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       79271970                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.170613                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          211402330                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         54450072                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      38401964                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    157083509                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           95                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts         1392                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     54748502                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    955911582                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    156952258                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       180951                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    954534376                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        25327                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    198792350                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       129752                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    199251902                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked         3751                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     17559473                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation          414                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      2034526                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       974225                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          414                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        25660                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        81845                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1267784133                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           954204740                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.593804                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       752815478                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.170209                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            954451615                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1170948792                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     641474838                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.613185                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.613185                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        60013      0.01%      0.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    627445446     65.72%     65.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      7313658      0.77%     66.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           16      0.00%     66.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     26202338      2.74%     69.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     69.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          156      0.00%     69.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     69.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     69.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     69.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     69.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     69.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd          780      0.00%     69.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     69.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu      6966207      0.73%     69.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     69.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        18566      0.00%     69.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      8814256      0.92%     70.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     70.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     70.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift          458      0.00%     70.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     70.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     70.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     31356383      3.28%     74.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            2      0.00%     74.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt      5366760      0.56%     74.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      1731376      0.18%     74.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     27936239      2.93%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt        45685      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     77.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    111725507     11.70%     89.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     42115646      4.41%     93.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     45274738      4.74%     98.71% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     12341097      1.29%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    954715327                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     208500498                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    416095723                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    207368896                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    209001066                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          25718659                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.026939                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      14660416     57.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            1      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     57.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu         2890      0.01%     57.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt           12      0.00%     57.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc         2051      0.01%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            1      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     57.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      7136300     27.75%     84.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      3031299     11.79%     96.56% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead       644878      2.51%     99.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       240811      0.94%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    771873475                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2334458042                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    746835844                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    759300891                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        955911350                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       954715327                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          232                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     12389993                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        63791                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          213                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      4816539                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    815340661                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.170940                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.449394                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    642386211     78.79%     78.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1      9906192      1.21%     80.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2      8494326      1.04%     81.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     13614209      1.67%     82.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     20042047      2.46%     85.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     21258559      2.61%     87.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     31532083      3.87%     91.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     33531897      4.11%     95.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     34575137      4.24%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    815340661                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.170835                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          58437820                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 396                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      1753637                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      1103074                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    157083509                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     54748502                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     392558563                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes            9                       # number of misc regfile writes
system.switch_cpus_1.numCycles              815414095                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     283203683                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1071869321                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8937517                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       15999893                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents        34224                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       217506                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2267205336                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    956472796                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1086566279                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       128094639                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    372328859                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       129752                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    387912339                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       14696901                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    312639673                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1174066395                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          340                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           56                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        79512807                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           57                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1676325000                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1912495354                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4079983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       860396                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8159968                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         860396                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4050589                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops      1701972                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      8101178                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops        1701972                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             635899                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3405787                       # Transaction distribution
system.membus.trans_dist::CleanEvict           630240                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3400112                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3400111                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        635900                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     12108049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     12108049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12108049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    476275008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    476275008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               476275008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4036012                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4036012    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4036012                       # Request fanout histogram
system.membus.reqLayer2.occupancy         22280537000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        21541172750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 574225989500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 574225989500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            670595                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6824237                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1629                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3055724                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3409389                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3409388                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1629                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       668967                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     12235064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12239951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       208512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    479364480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              479572992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5801607                       # Total snoops (count)
system.tol2bus.snoopTraffic                 218401344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9881592                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.087071                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.281939                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9021193     91.29%     91.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 860399      8.71%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9881592                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7493329000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6117531499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2443999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst          676                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        28719                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29395                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst          676                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        28719                       # number of overall hits
system.l2.overall_hits::total                   29395                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          953                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      4049637                       # number of demand (read+write) misses
system.l2.demand_misses::total                4050590                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          953                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      4049637                       # number of overall misses
system.l2.overall_misses::total               4050590                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    109166500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 381571434000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     381680600500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    109166500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 381571434000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    381680600500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst         1629                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4078356                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4079985                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst         1629                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4078356                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4079985                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.585021                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.992958                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.992795                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.585021                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.992958                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.992795                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 114550.367261                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 94223.614117                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94228.396481                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 114550.367261                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 94223.614117                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94228.396481                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3412521                       # number of writebacks
system.l2.writebacks::total                   3412521                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus_1.inst          952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      4049637                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4050589                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      4049637                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4050589                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    104336000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 361323259000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 361427595000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    104336000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 361323259000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 361427595000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.584408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.992958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.992795                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.584408                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.992958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.992795                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 109596.638655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 89223.616586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89228.404807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 109596.638655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 89223.616586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89228.404807                       # average overall mshr miss latency
system.l2.replacements                        4099635                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3411716                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3411716                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3411716                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3411716                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1629                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1629                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1629                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1629                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4486                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4486                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data           34                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    34                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      3409355                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3409355                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 321118726000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  321118726000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      3409389                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3409389                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.999990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 94187.529899                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94187.529899                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      3409355                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3409355                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 304071956000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 304071956000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 89187.531366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89187.531366                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst          676                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                676                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          953                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              953                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    109166500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    109166500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst         1629                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1629                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.585021                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.585021                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 114550.367261                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 114550.367261                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          952                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          952                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    104336000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    104336000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.584408                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.584408                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 109596.638655                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 109596.638655                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data        28685                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28685                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       640282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          640282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  60452708000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  60452708000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data       668967                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        668967                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.957120                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.957120                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 94415.754308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94415.754308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       640282                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       640282                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  57251303000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  57251303000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.957120                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.957120                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 89415.762117                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89415.762117                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     8162170                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4103731                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.988963                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      45.787134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     2.209197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     1.222464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  4046.781204                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.987984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1590                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2304                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  69379355                       # Number of tag accesses
system.l2.tags.data_accesses                 69379355                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                   8155476                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims           4099635                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                        8159965                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data        14577                       # number of demand (read+write) hits
system.l3.demand_hits::total                    14577                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data        14577                       # number of overall hits
system.l3.overall_hits::total                   14577                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          952                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      4035060                       # number of demand (read+write) misses
system.l3.demand_misses::total                4036012                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          952                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      4035060                       # number of overall misses
system.l3.overall_misses::total               4036012                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     98602500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 336872244000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     336970846500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     98602500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 336872244000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    336970846500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          952                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      4049637                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4050589                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          952                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      4049637                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4050589                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.996400                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.996401                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.996400                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.996401                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 103574.054622                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 83486.303549                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 83491.041776                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 103574.054622                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 83486.303549                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 83491.041776                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             3405787                       # number of writebacks
system.l3.writebacks::total                   3405787                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          952                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      4035060                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           4036012                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          952                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      4035060                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          4036012                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     89082500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 296521664000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 296610746500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     89082500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 296521664000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 296610746500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.996400                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.996401                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.996400                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.996401                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 93574.054622                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73486.308506                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 73491.046731                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 93574.054622                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73486.308506                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 73491.046731                       # average overall mshr miss latency
system.l3.replacements                        5734131                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      3412521                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          3412521                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      3412521                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      3412521                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         3868                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          3868                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_hits::.switch_cpus_1.data         9243                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  9243                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data      3400112                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             3400112                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data 283518670500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  283518670500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      3409355                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           3409355                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.997289                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.997289                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 83385.097461                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 83385.097461                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data      3400112                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        3400112                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 249517560500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total 249517560500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.997289                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.997289                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73385.100403                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 73385.100403                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.data         5334                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              5334                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst          952                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data       634948                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          635900                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst     98602500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data  53353573500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  53452176000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst          952                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data       640282                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        641234                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.991669                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.991682                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 103574.054622                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 84028.256645                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 84057.518478                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst          952                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data       634948                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       635900                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst     89082500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  47004103500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  47093186000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.991669                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.991682                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 93574.054622                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 74028.272394                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 74057.534203                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     8215509                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   5766899                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.424597                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks   11943.632791                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      6315.149862                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   917.429604                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    19.928638                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 13571.859106                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.364491                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.192723                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.027998                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000608                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.414180                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1812                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        10180                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         6238                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        14336                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 135352979                       # Number of tag accesses
system.l3.tags.data_accesses                135352979                       # Number of data accesses
system.l3.tags.cache_friendly                 6323067                       # Number of cache friendly accesses
system.l3.tags.cache_averse                   1774241                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims         3966430                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims           1767701                       # Number of cache averse victims
system.l3.tags.OPT_hits                       4138811                       # Number of OPT hits
system.l3.tags.OPT_misses                       98163                       # Number of OPT misses
system.l3.tags.OPT_nan                        3864204                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            641233                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      6818308                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         2966412                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          3409355                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         3409354                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       641234                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     12151765                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    477638912                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         5734131                       # Total snoops (count)
system.tol3bus.snoopTraffic                 217970368                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          9784720                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.173942                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.379059                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                8082748     82.61%     82.61% # Request fanout histogram
system.tol3bus.snoop_fanout::1                1701972     17.39%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            9784720                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         7463110000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        6075880500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        60928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    258243712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          258304640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        60928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         60928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    217970368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       217970368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      4035058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4036010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3405787                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3405787                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       149441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    633405073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             633554513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       149441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           149441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      534624970                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            534624970                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      534624970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       149441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    633405073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1168179483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3405787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   4035059.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000218980500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       206129                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       206129                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11241354                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3204162                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4036012                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3405787                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4036012                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3405787                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            274835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            229778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            274407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            230230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            274213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            229856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            274460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            230430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            274083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            230791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           274361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           231366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           273625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           229927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           274132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           229517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            213358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            212692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            213113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            212711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            212984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            212856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            213205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            212672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            212978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            212594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           213002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           212643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           213003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           212442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           213084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           212432                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  55407341250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20180055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            131082547500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13728.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32478.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2733714                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2102299                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4036012                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3405787                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3617394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  414598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  31338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  47828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 192137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 209089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 208783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 208554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 217521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 214343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 206776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 206535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 207785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 207497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 209451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 209301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 207207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 206298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 209070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 206167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2605764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    182.776902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.631862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.158837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       741936     28.47%     28.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1284876     49.31%     77.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       381446     14.64%     92.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        75908      2.91%     95.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22609      0.87%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13417      0.51%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10448      0.40%     97.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9267      0.36%     97.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65857      2.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2605764                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       206129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.580006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.143981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.650500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          42019     20.38%     20.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31        143815     69.77%     90.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         17595      8.54%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           461      0.22%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           262      0.13%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           350      0.17%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          440      0.21%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           75      0.04%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           58      0.03%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          132      0.06%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          763      0.37%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           30      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           34      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           29      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           18      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            7      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           10      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287           17      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::464-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        206129                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       206129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.522513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.498438                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.915398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           148518     72.05%     72.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            17763      8.62%     80.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            29895     14.50%     95.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9671      4.69%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              275      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        206129                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              258304704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               217969216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               258304768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            217970368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       633.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       534.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    633.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    534.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  407721516000                       # Total gap between requests
system.mem_ctrls.avgGap                      54788.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        60928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    258243776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    217969216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 149440.634822482447                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 633405229.523289084435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 534622144.347406744957                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      4035060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3405787                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     49699750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 131032847750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9982707843000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     52205.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32473.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2931101.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9287333580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4936327275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14407099140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8885369160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32183779680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     153881613510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      26974989600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       250556511945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        614.550358                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  67270689750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13614120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 326822237750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9317842800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4952547105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14410012260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8892745020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32183779680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     153798618660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      27044880000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       250600425525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        614.658067                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  67123941000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13614120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 326968986500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    129567094                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     12953056                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     58435562                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        200955712                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    129567094                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     12953056                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     58435562                       # number of overall hits
system.cpu.icache.overall_hits::total       200955712                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        22263                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         1961                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          24224                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        22263                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         1961                       # number of overall misses
system.cpu.icache.overall_misses::total         24224                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    142481995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    142481995                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    142481995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    142481995                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    129589357                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     12953056                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     58437523                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    200979936                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    129589357                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     12953056                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     58437523                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    200979936                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000172                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000121                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000172                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000121                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 72657.825089                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5881.852502                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 72657.825089                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5881.852502                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2734                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                32                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    85.437500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        23380                       # number of writebacks
system.cpu.icache.writebacks::total             23380                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          332                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          332                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          332                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          332                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst         1629                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1629                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst         1629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1629                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst    114644997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    114644997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst    114644997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    114644997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 70377.530387                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70377.530387                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 70377.530387                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70377.530387                       # average overall mshr miss latency
system.cpu.icache.replacements                  23380                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    129567094                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     12953056                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     58435562                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       200955712                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        22263                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         1961                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         24224                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    142481995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    142481995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    129589357                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     12953056                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     58437523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    200979936                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000121                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 72657.825089                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5881.852502                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          332                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          332                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst         1629                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1629                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst    114644997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    114644997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 70377.530387                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70377.530387                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.960243                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           200979604                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             23892                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8412.004186                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   216.280330                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   295.679913                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.422423                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.577500                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999922                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         803943636                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        803943636                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse         200979604                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims        23892                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan              200979936                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     31552535                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3114078                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    187051838                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        221718451                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     31553848                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3114078                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    187051838                       # number of overall hits
system.cpu.dcache.overall_hits::total       221719764                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6095750                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       655016                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6112295                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12863061                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6095765                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       655016                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6112295                       # number of overall misses
system.cpu.dcache.overall_misses::total      12863076                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  65898260500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 455394223998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 521292484498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  65898260500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 455394223998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 521292484498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     37648285                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3769094                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    193164133                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    234581512                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     37649613                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3769094                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    193164133                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    234582840                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.161913                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.173786                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.031643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054834                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.161908                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.173786                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.031643                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054834                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 100605.573757                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 74504.621259                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40526.316753                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 100605.573757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 74504.621259                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40526.269494                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       131652                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          268                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3779                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.837788                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          268                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10156444                       # number of writebacks
system.cpu.dcache.writebacks::total          10156444                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2033939                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2033939                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2033939                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2033939                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       655016                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4078356                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4733372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       655016                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4078356                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4733372                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  65570752500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 388336814498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 453907566998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  65570752500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 388336814498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 453907566998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.173786                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.021113                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020178                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.173786                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.021113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020178                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 100105.573757                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 95218.959428                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95895.181490                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 100105.573757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 95218.959428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95895.181490                       # average overall mshr miss latency
system.cpu.dcache.replacements               10828623                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     30612527                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3114078                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    136686977                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       170413582                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15154                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      2702896                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2718050                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 126639493000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 126639493000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     30627681                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3114078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    139389873                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    173131632                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000495                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.019391                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015699                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 46853.261465                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46592.039514                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2033929                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2033929                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       668967                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       668967                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  61287214500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  61287214500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.004799                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 91614.705210                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91614.705210                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       940008                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     50364861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       51304869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      6080596                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       655016                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      3409399                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10145011                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  65898260500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 328754730998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 394652991498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7020604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       655016                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     53774260                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     61449880                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.866107                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.063402                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.165094                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 100605.573757                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 96426.006753                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38901.189116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       655016                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      3409389                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4064405                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  65570752500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 327049599998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 392620352498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.063402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.066142                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 100105.573757                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 95926.161549                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96599.712011                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1313                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1313                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           15                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           15                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1328                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1328                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011295                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011295                       # miss rate for SoftPFReq accesses
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.984242                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           232548899                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10829135                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.474374                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    82.890176                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    65.676890                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   363.417177                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.161895                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.128275                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.709799                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          310                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         949160495                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        949160495                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse         232548899                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims     10829135                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan              234582840                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 574225989500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  92572652000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 481653337500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
