<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2680308-A2" country="EP" doc-number="2680308" kind="A2" date="20140101" family-id="47562943" file-reference-id="298924" date-produced="20180824" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146549296" ucid="EP-2680308-A2"><document-id><country>EP</country><doc-number>2680308</doc-number><kind>A2</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-12008625-A" is-representative="YES"><document-id mxw-id="PAPP154823219" load-source="docdb" format="epo"><country>EP</country><doc-number>12008625</doc-number><kind>A</kind><date>20121227</date><lang>EN</lang></document-id><document-id mxw-id="PAPP170521122" load-source="docdb" format="original"><country>EP</country><doc-number>12008625.1</doc-number><date>20121227</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140446212" ucid="US-201213533280-A" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201213533280</doc-number><kind>A</kind><date>20120626</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1988115610" load-source="docdb">H01L  23/522       20060101ALI20131028BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988116480" load-source="docdb">H01L  27/08        20060101AFI20131028BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-2025727875" load-source="docdb" scheme="CPC">Y10T  29/417       20130101 LA20150903BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2030641865" load-source="docdb" scheme="CPC">H01L2924/0002      20130101 LA20150811BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2068539317" load-source="docdb" scheme="CPC">H01L  27/0805      20130101 LI20150421BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2068542416" load-source="docdb" scheme="CPC">H01L  23/5223      20130101 FI20150421BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132180372" lang="DE" load-source="patent-office">Metalloxid-Metallkondensator</invention-title><invention-title mxw-id="PT132180373" lang="EN" load-source="patent-office">Metal-oxide-metal capacitor</invention-title><invention-title mxw-id="PT132180374" lang="FR" load-source="patent-office">Condensateur métal-oxyde-métal</invention-title><citations><non-patent-citations><nplcit><text>None</text><sources><source mxw-id="PNPL45130936" load-source="docdb" name="APP"/></sources></nplcit></non-patent-citations></citations></technical-data><parties><applicants><applicant mxw-id="PPAR918151794" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>BROADCOM CORP</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR918148551" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>BROADCOM CORPORATION</last-name></addressbook></applicant><applicant mxw-id="PPAR918989902" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Broadcom Corporation</last-name><iid>100956827</iid><address><street>5300 California Avenue</street><city>Irvine, CA 92617</city><country>US</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918171860" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>ZHANG JIONG</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918172425" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>ZHANG, JIONG</last-name></addressbook></inventor><inventor mxw-id="PPAR918981713" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>ZHANG, JIONG</last-name><address><street>9 Bodega Bay</street><city>Irvine, CA 92602</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918149404" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>KING JOSEPH</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918151961" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>KING, JOSEPH</last-name></addressbook></inventor><inventor mxw-id="PPAR918992703" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>KING, JOSEPH</last-name><address><street>9 Crimson Canyon</street><city>Aliso Viejo, CA 92656</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918147541" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>ITO AKIRA</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918133645" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>ITO, AKIRA</last-name></addressbook></inventor><inventor mxw-id="PPAR918991229" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>ITO, AKIRA</last-name><address><street>53 Eaglecreek</street><city>Irvine, CA 92618</city><country>US</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR918992936" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Jehle, Volker Armin</last-name><iid>101075865</iid><address><street>Bosch Jehle Patentanwaltsgesellschaft mbH Flüggenstrasse 13</street><city>80639 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS548857605" load-source="docdb">AL</country><country mxw-id="DS548859359" load-source="docdb">AT</country><country mxw-id="DS548857891" load-source="docdb">BE</country><country mxw-id="DS548804022" load-source="docdb">BG</country><country mxw-id="DS548839946" load-source="docdb">CH</country><country mxw-id="DS548878918" load-source="docdb">CY</country><country mxw-id="DS548878919" load-source="docdb">CZ</country><country mxw-id="DS548856660" load-source="docdb">DE</country><country mxw-id="DS548857892" load-source="docdb">DK</country><country mxw-id="DS548880036" load-source="docdb">EE</country><country mxw-id="DS548853975" load-source="docdb">ES</country><country mxw-id="DS548804023" load-source="docdb">FI</country><country mxw-id="DS548804024" load-source="docdb">FR</country><country mxw-id="DS548856661" load-source="docdb">GB</country><country mxw-id="DS548857893" load-source="docdb">GR</country><country mxw-id="DS548856662" load-source="docdb">HR</country><country mxw-id="DS548880037" load-source="docdb">HU</country><country mxw-id="DS548839947" load-source="docdb">IE</country><country mxw-id="DS548857894" load-source="docdb">IS</country><country mxw-id="DS548804025" load-source="docdb">IT</country><country mxw-id="DS548857895" load-source="docdb">LI</country><country mxw-id="DS548856663" load-source="docdb">LT</country><country mxw-id="DS548859360" load-source="docdb">LU</country><country mxw-id="DS548856664" load-source="docdb">LV</country><country mxw-id="DS548856665" load-source="docdb">MC</country><country mxw-id="DS548859361" load-source="docdb">MK</country><country mxw-id="DS548859362" load-source="docdb">MT</country><country mxw-id="DS548857896" load-source="docdb">NL</country><country mxw-id="DS548856979" load-source="docdb">NO</country><country mxw-id="DS548857897" load-source="docdb">PL</country><country mxw-id="DS548804026" load-source="docdb">PT</country><country mxw-id="DS548857898" load-source="docdb">RO</country><country mxw-id="DS548804027" load-source="docdb">RS</country><country mxw-id="DS548857899" load-source="docdb">SE</country><country mxw-id="DS548839948" load-source="docdb">SI</country><country mxw-id="DS548856980" load-source="docdb">SK</country><country mxw-id="DS548856981" load-source="docdb">SM</country><country mxw-id="DS548859363" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128669966" lang="EN" load-source="patent-office"><p id="pa01" num="0001">A semiconductor structure may implement a metal-oxide-metal capacitor. When layer design rules change from one layer to the next, the structure may change the direction of the interleaved plates of the capacitor. For example, when the metallization width or spacing design rules change from layer M3 to layer M4, the structure may run the capacitor traces in different directions (e.g., orthogonal to one another) on M3 as compared to M4. Among the layers that adhere to the same design rules, for example layers M1, M2, and M3, the structure may run the capacitor traces in the same direction in each of the layers M1, M2, and M3. In this way, the capacitor traces overlap to large extent without misalignment on layers that have the same design rules, and the structure avoids misalignment of the capacitor traces when the design rules change.
<img id="iaf01" file="imgaf001.tif" wi="83" he="97" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128499339" lang="EN" source="EPO" load-source="docdb"><p>A semiconductor structure may implement a metal-oxide-metal capacitor. When layer design rules change from one layer to the next, the structure may change the direction of the interleaved plates of the capacitor. For example, when the metallization width or spacing design rules change from layer M3 to layer M4, the structure may run the capacitor traces in different directions (e.g., orthogonal to one another) on M3 as compared to M4. Among the layers that adhere to the same design rules, for example layers M1, M2, and M3, the structure may run the capacitor traces in the same direction in each of the layers M1, M2, and M3. In this way, the capacitor traces overlap to large extent without misalignment on layers that have the same design rules, and the structure avoids misalignment of the capacitor traces when the design rules change.</p></abstract><description mxw-id="PDES63955396" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001"><b>1. Technical Field</b></heading><p id="p0001" num="0001">This disclosure relates circuit structures. In particular, this disclosure relates to capacitors, such as those manufactured in 20nm or below processes.</p><heading id="h0002"><b>2. Background</b></heading><p id="p0002" num="0002">Rapid advances in electronics technologies and semiconductor fabrication processes, driven by immense customer demand, have resulted in the worldwide adoption of electronic devices. At the same time, fabrication processes continue to achieve smaller dimensions. One of the fundamental circuit components of an electronic device is the capacitor. Improvements in capacitor fabrication techniques will allow the creation of capacitors with accurate and consistent capacitance values as the fabrication dimensions continue to shrink.</p><heading id="h0003"><b>BRIEF SUMMARY OF THE INVENTION</b></heading><p id="p0003" num="0003">According to an aspect, a structure comprises:
<ul><li>a first layer;</li><li>a second layer above the first layer and insulated from the first layer;</li><li>the first layer comprising:
<ul><li>first layer metal traces positioned according to a design parameter having a first value for the first layer;</li></ul></li><li>the second layer comprising:<!-- EPO <DP n="2"> -->
<ul><li>second layer metal traces positioned according to a second value for the design parameter for the second layer, the second value different than the first value;</li><li>and where:
<ul><li>the second layer metal traces run in a different direction than the first layer metal traces;</li></ul></li></ul></li><li>a first electrode connecting the first layer metal traces; and</li><li>a second electrode connecting the second layer metal traces.</li></ul></p><p id="p0004" num="0004">Advantageously, the design parameter comprises pitch.</p><p id="p0005" num="0005">Advantageously, the design parameter comprises metal width.</p><p id="p0006" num="0006">Advantageously, the design parameter comprises metal spacing.</p><p id="p0007" num="0007">Advantageously, the first electrode, the second electrode, or both comprise a capacitor electrode.</p><p id="p0008" num="0008">Advantageously:
<ul><li>the second layer directly follows the first layer in sequence.</li></ul></p><p id="p0009" num="0009">Advantageously, the structure further comprises:
<ul><li>a third layer above the second layer and insulated from the second layer;</li><li>third layer metal traces also positioned according to the second value for the design parameter; and where:
<ul><li>the third layer metal traces run in a same direction as the second layer metal traces.</li></ul></li></ul></p><p id="p0010" num="0010">Advantageously, the structure further comprises:
<ul><li>a fourth layer below the first layer and insulated from the first layer;</li><li>fourth layer metal traces also positioned according to the first value for the design parameter; and where:
<ul><li>the fourth layer metal traces run in a same direction as the first layer metal traces.</li></ul></li></ul><!-- EPO <DP n="3"> --></p><p id="p0011" num="0011">Advantageously, the different direction is orthogonal to the first layer metal traces.</p><p id="p0012" num="0012">According to an aspect, a structure comprises:
<ul><li>a first layer comprising:
<ul><li>first conductive traces having a first spacing that meets a first design rule and that run in a first direction;</li></ul></li><li>a second layer vertically disposed from the first layer and comprising:
<ul><li>second conductive traces arranged to meet a second design rule and that run in a second direction that is different than the first direction,</li></ul></li></ul>
where the second design rule would result in misalignment among the first conductive traces and second conductive traces if the first direction were the same as the second direction.</p><p id="p0013" num="0013">Advantageously, the second direction is orthogonal to the first direction.</p><p id="p0014" num="0014">Advantageously, the first conductive traces comprise interleaved capacitor plates.</p><p id="p0015" num="0015">Advantageously, the first conductive traces comprise interleaving capacitor plates of alternating polarity.</p><p id="p0016" num="0016">Advantageously, the first conductive traces comprise interleaving capacitor plates of a first polarity and a second polarity; and further comprising:
<ul><li>a first bus that connects the interleaving capacitor plates of the first polarity; and</li><li>a second bus that connects the interleaving capacitor plates of the second polarity.</li></ul></p><p id="p0017" num="0017">Advantageously, the second conductive traces comprise interleaving capacitor plates of the first polarity and the second polarity, and further comprising:
<ul><li>a third bus that connects the interleaving capacitor plates of the first polarity;</li><li>a fourth bus that connects the interleaving capacitor plates of the second polarity;</li><li>a first interconnect between the first bus and the third bus; and</li><li>a second interconnect between the second bus and the fourth bus.</li></ul><!-- EPO <DP n="4"> --></p><p id="p0018" num="0018">According to an aspect, a method comprises:
<ul><li>fabricating, according to a first value of a design parameter, a first layer comprising first layer metal capacitor traces spaced according to the first value;</li><li>fabricating, according to a second value of the design parameter, a second layer comprising second layer metal capacitor traces spaced according to the second value and running in a different direction than the first layer metal capacitor traces; and</li><li>fabricating a first polarity electrode connected to selected ones of the first and second layer metal capacitor traces; and</li><li>fabricating a second polarity electrode connected to selected ones of the first and second layer metal capacitor traces.</li></ul></p><p id="p0019" num="0019">Advantageously, the method further comprises:
<ul><li>determining a specific layer in a sequence of layers at which the design parameter changes from the first value to the second value; and</li><li>fabricating the second layer metal capacitor traces to run in the different direction, when the second layer is the specific layer.</li></ul></p><p id="p0020" num="0020">Advantageously, fabricating the second layer comprises running the second layer metal capacitor traces orthogonal to the first layer metal traces.</p><p id="p0021" num="0021">Advantageously, fabricating the first layer metal capacitor traces and the second layer metal capacitor traces comprises alternating metal traces of different polarity.</p><p id="p0022" num="0022">Advantageously, the design parameter comprises metallization pitch.</p><heading id="h0004"><b>BRIEF DESCRIPTION OF THE DRAWINGS</b></heading><p id="p0023" num="0023">The innovation may be better understood with reference to the following drawings and description. In the figures, like reference numerals designate corresponding parts throughout the different views.<!-- EPO <DP n="5"> --></p><p id="p0024" num="0024"><figref idrefs="f0001">Figure 1</figref> shows an example layout in which changes in design rules cause misalignment of conductive traces between successive fabricated semiconductor layers in the layout.</p><p id="p0025" num="0025"><figref idrefs="f0002">Figure 2</figref> is an example of design rules, and the changes in design rules between layers.</p><p id="p0026" num="0026"><figref idrefs="f0003">Figure 3</figref> shows a side view of an example layout in which conductive traces change direction between one layer and the next, when the value of a design parameter changes from one layer to the next.</p><p id="p0027" num="0027"><figref idrefs="f0004">Figure 4</figref> shows a top view of an example layout in which conductive traces change direction between one layer and the next, when the value of a design parameter changes from one layer to the next.</p><p id="p0028" num="0028"><figref idrefs="f0005">Figure 5</figref> shows a top view of an M1 layer in which conductive traces run in a particular direction and are positioned according to a design parameter (e.g., pitch) having a first value for the M1 layer.</p><p id="p0029" num="0029"><figref idrefs="f0006">Figure 6</figref> shows a top view of an M2 layer in which conductive traces run in the same direction as in M2, and are positioned according to a design parameter (e.g., pitch) that has the first value also used in the M1 layer.</p><p id="p0030" num="0030"><figref idrefs="f0007">Figure 7</figref> shows a top view of an M3 layer in which conductive traces run in the same direction as M1 and M2, and are positioned according to a design parameter (e.g., pitch) that has the first value also used in the M1 and M2 layers.</p><p id="p0031" num="0031"><figref idrefs="f0008">Figure 8</figref> shows a top view of an M4 layer in which conductive traces run in a different direction than in M1, M2, and M3 (e.g., an orthogonal direction) and are positioned according to a design parameter (e.g., pitch) having a different value than that used for the M1 layer.</p><p id="p0032" num="0032"><figref idrefs="f0009">Figure 9</figref> shows a top view of an M5 layer in which conductive traces run in the same direction as in M4, and are positioned according to a design parameter (e.g., pitch) that has the different value used in the M4 layer.</p><p id="p0033" num="0033"><figref idrefs="f0010">Figure 10</figref> shows a top view of an M6 layer in which conductive traces run in the same direction as M4 and M5, and are positioned according to a design parameter (e.g., pitch) that has the different value also used in the M4 and M5 layers.</p><p id="p0034" num="0034"><figref idrefs="f0011">Figure 11</figref> shows a top view of the layers M1 and M2.<!-- EPO <DP n="6"> --></p><p id="p0035" num="0035"><figref idrefs="f0012">Figure 12</figref> shows a top view of the layers M4 and M5.</p><p id="p0036" num="0036"><figref idrefs="f0013">Figure 13</figref> shows a top view of the layers M3 and M4.</p><p id="p0037" num="0037"><figref idrefs="f0014">Figure 14</figref> shows a top view of the six layers M1, M2, M3, M4, M5, and M6.</p><p id="p0038" num="0038"><figref idrefs="f0015">Figure 15</figref> shows an example fabrication method for a semiconductor structure such as a capacitor.</p><heading id="h0005"><b>DETAILED DESCRIPTION</b></heading><p id="p0039" num="0039"><figref idrefs="f0001">Figure 1</figref> shows an example layout 100 for a capacitor structure in which changes in design rules cause misalignment of conductive (e.g., metal) traces between successive fabricated semiconductor layers in the layout. There are seven metal layers in <figref idrefs="f0001">Figure 1</figref>, but a layout could have any number of layers. The layout 100 is fabricated, for example, on a silicon substrate 102, with insulation (e.g., silicon dioxide) between layers and traces. In the metal 1 layer, a series of conductive traces run in a particular direction, generally parallel to one other. The traces may be connected to a cathode bus 104 and an anode bus 106 and thus may be positive and negative traces that may alternate polarity in succession. The alternating traces act as interleaved capacitor plates.</p><p id="p0040" num="0040">Furthermore, each successive layer may alternate the polarity of traces in the vertical direction. Accordingly, any given trace may contribute to the capacitance of the structure through its interaction with multiple neighbor traces. For example, the trace 108 capactively couples to the trace 110 on layer 3, the trace 112 on layer 1, the trace 114 on layer 2, and the trace 116 on layer 2. Obtaining the greatest capacitance from the structure depends on the precise overlap of the traces.</p><p id="p0041" num="0041">When design rules change, the traces may become misaligned. The misalignment leads to a lack of overlap between traces of alternate polarity. The lack of overlap reduces the capacitance of the structure. In <figref idrefs="f0001">Figure 1</figref>, for example, the design rules are the same for layers 1, 2, and 3, but different for layers 4, 5, and 6, and also different for layer 7. In the transition from layer 6 to layer 7, for example, the change of design rules causes the significant misalignment of traces that should substantially overlap, for example the layer 6 trace 118 and the layer 7 trace 120.<!-- EPO <DP n="7"> --></p><p id="p0042" num="0042"><figref idrefs="f0002">Figure 2</figref> is an example of design rules 200, and the changes in design rules between layers. In <figref idrefs="f0002">Figure 2</figref>, the design rules 200 include trace width 202, trace spacing 204, and trace pitch 206. The pitch may be the spacing between centers of the traces, and may be equal to the sum of the width and the spacing. As shown in <figref idrefs="f0002">Figure 2</figref>, the pitch for layers 2 and 3 is different than the pitch for layers 4 and 5.</p><p id="p0043" num="0043">The trace width 202, trace spacing 204, and trace pitch may be the minimum dimensions allowed by the fabrication techniques for those layers. In some cases, the lower layers (e.g., layers 1, 2, and 3) allow for tighter design parameters and therefore smaller feature sizes. These layers may, for example, be the layers in which transistors and interconnects are fabricated to achieve maximum circuit density. The differences in the design rules may cause misalignment of the traces between layers, however, when the traces are fabricated according to the design rules.</p><p id="p0044" num="0044">While certain layers (e.g., layers 1, 2, and 3) could be fabricated with greater width, spacing, or pitch than the minimum allowed, doing so would result in a loss of capacitance because the traces are farther apart than is possible. Accordingly, it is typically desirable to fabricate each layer at the minimum dimensions specified by the design rules.</p><p id="p0045" num="0045"><figref idrefs="f0003">Figure 3</figref> shows a side view of an example layout 300 in which conductive traces change direction between one layer and the next, when the design rules would cause misalignment of the traces from one layer to the next. This may occur, for example, when the value of a design parameter such as width, spacing, or pitch changes from one layer to the next. In the example in <figref idrefs="f0003">Figure 3</figref>, the direction of the traces in layers 4, 5, and 6 are different than the direction of the traces below in layers 1, 2, and 3. Each of layers 4, 5, and 6 shares the same set of design rules, while each of layers 1, 2, and 3 share a set of design rules that is different than that of layers 4, 5, and 6. Furthermore the direction of the traces in layer 7 is different than the direction of the traces below in layers 4, 5, and 6. Layer 7 adheres to a different set of design rules than layers 4, 5, and 6.</p><p id="p0046" num="0046">The change in direction may be a 90 degree rotation. As a result, the traces in one layer may run orthogonally to the traces in a layer below. As a particular example shown in <figref idrefs="f0003">Figure 3</figref>, the traces in layer 4 run orthogonally to the traces<!-- EPO <DP n="8"> --> immediately below in layer 3, because there is a design rule change that would cause misalignment of the traces if the traces in layer 4 and layer 3 ran in the same direction. The deliberate change in direction of the traces will help increase capacitance of the structure for the reasons described below.</p><p id="p0047" num="0047">Other changes in direction may be implemented. For example, the change in direction may be 45 degrees. One consideration in choosing the change in direction is the capacitance gained or lost compared to running the traces in the same direction instead of changing direction. Thus, while a 90 degree change in direction may result in the highest overall capacitance for the structure, other changes in direction may be implemented instead. The change in direction may be chosen to meet or exceed, for example, a predetermined capacitance increase threshold compared, for example, to running the traces in the same direction.</p><p id="p0048" num="0048"><figref idrefs="f0004">Figure 4</figref> shows a top view of an example layout 400 in which conductive traces change direction between one layer and the next, when the value of a design parameter changes from one layer to the next. <figref idrefs="f0004">Figure 4</figref> shows, in particular, layers 6 and 7. In this example, layer 7 has increased width and spacing for its traces compared to layer 6. The highlighted areas (e.g., the area 402) show where positive traces overlap negative traces for the capacitor. These areas contribute to the capacitance of the structure. Although the contribution of the areas to the capacitance is not as great as it would be if the traces could fully overlap each other, the areas do contribute to a meaningful degree. As noted above, however, due to the change in the design rules, the traces cannot consistently fully overlap each other when running in the same direction. Without the change in direction to capture the capacitance resulting from the overlap areas, significant capacitance would be lost in the structure. The change in direction between layers when a design rule changes can increase the capacitance of the structure by 5 - 20% or more.</p><p id="p0049" num="0049">The next several Figures give an example of a six layer capacitor structure. Each of the six layers is given a label M1, M2, M3, M4, M5, or M6. The labels refer to metallization ("M") layers, and metallization forms the conductive traces. In other implementations, other types of conductive traces may be employed and the layers may be given any other designation.<!-- EPO <DP n="9"> --></p><p id="p0050" num="0050"><figref idrefs="f0005">Figure 5</figref> shows a top view of an M1 layer 500 in which metal traces run in a particular direction 502 and are positioned according to a design parameter (e.g., pitch) having a first value (e.g., P1) for the M1 layer. In <figref idrefs="f0005">Figure 5</figref>, an anode bus 504 connects together the anode traces 506, while a cathode bus 508 connects together the cathode traces 510. The anode traces 506 are interleaved with (e.g., alternate with) the cathode traces 510. The buses 504 and 506 have an 'L' shape and are positioned to form a generally square structure. However, the busses 504 and 506 may have other shapes to form structures that are not square. Interconnections between layers may be made with vias, such as the via 512.</p><p id="p0051" num="0051"><figref idrefs="f0006">Figure 6</figref> shows a top view of an M2 layer 600 in which metal traces run in the same direction 502 as in M2, and are positioned according to a design parameter (e.g., pitch) that has the first value (e.g., P1) also used in the M1 layer. The traces include anode traces 602 and cathode traces 604. The traces in the M2 layer are arranged so that the traces substantially overlap with traces of different polarity in the M1 layer (and M3 layer). For example, the anode trace 602 is aligned from above with the cathode trace 510 when M2 is fabricated on top of M1. Similarly, the anode trace 506 is aligned from below with the cathode trace 604. The traces may have any desired length and therefore may overlap for any desired length in the direction in which they run. When the pitch design rule is the same for the layers M1 and M2, the layers may position the centers of the traces directly on top of one another. When the width rules are the same as well, the traces may substantially overlap in width as well.</p><p id="p0052" num="0052"><figref idrefs="f0007">Figure 7</figref> shows a top view of an M3 layer 700 in which metal traces run in the same direction 502 as M1 and M2, and are positioned according to a design parameter (e.g., pitch) that has the first value (e.g., P1) also used in the M1 and M2 layers. The traces include anode traces 702 and cathode traces 704. The traces in the M3 layer 700 are arranged so that the traces substantially overlap with traces of different polarity in the M2 layer. For example, the anode trace 702 is aligned from above with the cathode trace 604 when M3 is fabricated on top of M2. Similarly, the anode trace 602 is aligned from below with the cathode trace 704. With its alternation of anode and cathode traces, the layer M3 700 has a layout like the layer M1 500.<!-- EPO <DP n="10"> --></p><p id="p0053" num="0053"><figref idrefs="f0008">Figure 8</figref> shows a top view of an M4 layer 800 in which metal traces run in a different direction 802 than in M1, M2, and M3. In particular, the direction 802 is orthogonal to the direction 502. The traces in the M4 layer 800 are positioned according to a design parameter (e.g., pitch) having a different value (e.g., P2) than that used for the M1 layer. Also, the traces in the M4 layer 800 adhere to design rules that require a greater width and a greater spacing for the metal traces.</p><p id="p0054" num="0054">In <figref idrefs="f0008">Figure 8</figref>, an anode bus 804 connects together the anode traces 806, while a cathode bus 808 connects together the cathode traces 810. The anode traces 806 are interleaved with (e.g., alternate with) the cathode traces 810. The buses 804 and 806 have an 'L' shape and are positioned to form a generally square structure. However, the busses 804 and 806 (or the busses on any layer) may have other shapes to form structures that are not square. Interconnections between layers may be made with vias, such as the via 812.</p><p id="p0055" num="0055">The design rules change from the M3 layer 700 to the M4 layer 800. In particular, the value of the design rules for pitch, width, and spacing are increased in this example. The change in design rules would cause misalignment of the traces between the M3 layer 700 and the M4 layer 800 if the traces simply continued to run in the same direction. Instead of doing so, the traces in the M4 layer 800 are fabricated to run in a different direction (the direction 802) than the traces in the M3 layer 700.</p><p id="p0056" num="0056"><figref idrefs="f0009">Figure 9</figref> shows a top view of an M5 layer 900 in which metal traces run in the same direction as in the M4 layer 800. The metal traces are positioned according to a design parameter (e.g., pitch) set to the different value (e.g., P2) used previously in the M4 layer 800. In other words, the M5 layer 900 and the M4 layer 800 share the same design rules, but those design rules are different than the design rules in place in layers M1, M2, and M3.</p><p id="p0057" num="0057">The traces in the M5 layer 900 are arranged so that the traces substantially overlap with traces of different polarity in the M4 layer 800 (and M6 layer). For example, the anode trace 904 is aligned from above with the cathode trace 810 when M2 is fabricated on top of M1. Similarly, the anode trace 806 is aligned from below with the cathode trace 902. The traces may have any desired length and therefore may overlap for any desired length in the direction in which they run.<!-- EPO <DP n="11"> --> When the pitch design rule is the same for the layers M4 and M5, the layers may position the centers of the traces directly on top of one another. When the width rules are the same as well, the traces may substantially overlap in width as well.</p><p id="p0058" num="0058"><figref idrefs="f0010">Figure 10</figref> shows a top view of an M6 layer 1000 in which metal traces run in the same direction as in the M4 and M5 layers. The metal traces are also positioned according to a design parameter (e.g., pitch) that has the different value (e.g., P2) also used in the M4 and M5 layers. The traces include anode traces 1002 and cathode traces 1004. The traces in the M6 layer 1000 are arranged so that the traces substantially overlap with traces of different polarity in the M5 layer 900. For example, the anode trace 1002 is aligned from above with the cathode trace 902 when the layer M6 1000 is fabricated on top of the layer M5 900. Similarly, the anode trace 904 is aligned from below with the cathode trace 1004. With its alternation of anode and cathode traces, the layer M6 1000 has a layout like the layer M4 800.</p><p id="p0059" num="0059"><figref idrefs="f0011">Figure 11</figref> shows a top view of a structure 1100 in which the layer M2 600 is fabricated on top of the layer M1 500. The structure 1100 illustrates the substantial overlap of the metal traces between the two layers. In part, the substantial overlap occurs because the design rules for the layer M1 500 are the same as the design rules for the layer M2 600. Accordingly, the centers of the metal traces, as well as their widths, are aligned and create substantial overlap. Additional similar overlap of alternative polarity also exists when the layer M3 700 is fabricated next, on top of the layer M2 600.</p><p id="p0060" num="0060"><figref idrefs="f0012">Figure 12</figref> shows a top view of a structure 1200 in which the layer M5 900 is fabricated on top of the layer M4 800. The structure 1200 illustrates the substantial overlap of the metal traces between the two layers. In part, the substantial overlap occurs because the design rules for the layer M5 900 are the same as the design rules for the layer M4 800. Accordingly, the centers of the metal traces, as well as their widths, are aligned and create substantial overlap. Additional similar overlap of alternating polarity also exists when the layer M6 1000 is fabricated next, on top of the layer M5 900.</p><p id="p0061" num="0061"><figref idrefs="f0013">Figure 13</figref> shows a top view of a structure 1300 showing the M4 800 layer fabricated on top of the M3 layer 700. Note the different in design rules between the<!-- EPO <DP n="12"> --> two layers. The different design rules result in larger width, spacing, and pitch for the traces in the M4 layer 800 compared to the M3 layer 700. Note also that the M4 layer 800 runs in a different direction than the M3 layer 700, thereby avoiding misalignment of the traces and loss of capacitance. Instead, with the change in direction, the anode and cathode traces overlap in many regions. The regions of overlap are shaded for emphasis, and one of them is labeled 1302 for reference. These regions of overlap help the structure recapture capacitance that would otherwise have been lost due to misalignment of the traces, when the traces simply run in the same direction.</p><p id="p0062" num="0062"><figref idrefs="f0014">Figure 14</figref> shows a top view of a structure 1400 in which all six layers M1, M2, M3, M4, M5, and M6 are fabricated one on top of the other, starting with the M1 layer 500. Accordingly, various parts of the layers show through at various places in <figref idrefs="f0014">Figure 14</figref>, and many parts of the various layers are overlapped by subsequent layers. For example, <figref idrefs="f0014">Figure 14</figref> shows a portion of an M2 layer anode trace 1402 and an M3 layer anode trace 1404. As another example, <figref idrefs="f0014">Figure 14</figref> shows an M6 layer anode trace 1406, an M6 layer cathode trace 1408, and a portion of an M5 layer cathode trace 1410 and a portion of an M5 layer anode trace 1412. Vias (e.g., 1414) interconnect the cathode buses and anode busses between each layer.</p><p id="p0063" num="0063"><figref idrefs="f0015">Figure 15</figref> shows an example fabrication process 1500 for a semiconductor structure such as a capacitor. The design rules and values are determined for the first layer (1502). Given the design rules, the fabrication process 1500 fabricates the anode and cathode busses (1504). Furthermore, the fabrication process 1500 fabricates the anode and cathode traces in a given direction, according to the design rule values (1506).</p><p id="p0064" num="0064">If there are additional layers to fabricate, then the fabrication process 1500 determines the design rules and values for the next layer (1508), and the fabrication process 1500 may determine to change direction of the traces in the next layer. The change in direction may happen when there is a rule change (e.g., a change in a value for a design rule, or a new rule) (1509), for example. However, the change in direction may happen regardless of whether there is a rule change, or in a layer subsequent to the one in which the rule changes, and regardless of whether the rule change would cause misalignment of traces between successive layers.<!-- EPO <DP n="13"> --></p><p id="p0065" num="0065">In some cases when there is no rule change, the fabrication process 1500 may, for the next layer, fabricate the anode and cathode busses (1510) and fabricate the anode and cathode traces in the same direction as the prior layer (1512). If the design rules have not changed, then the traces may substantially overlap in alternating polarities between the layers.</p><p id="p0066" num="0066">In some cases when there is a rule change, the fabrication process 1500 may, for the next layer, change the direction of the traces. In particular, on the next layer, the fabrication process 1500 fabricates the anode and cathode busses (1514) and fabricates the anode and cathode traces in a different direction than the prior layer (1516). The fabrication process 1500 may be carried out using a photolithography process to deposit the structure components in the desired patterns according to the width, spacing, and pitch (or other design rules) selected for the given layer.</p><p id="p0067" num="0067">Table 1 shows some example values in nanometers (nm) for design rules for capacitors that tolerate the noted voltages. Any other values may be enforced for any particular layers in other designs or in any particular fabrication process.
<tables id="tabl0001" num="0001"><table frame="all"><tgroup cols="5"><colspec colnum="1" colname="col1" colwidth="30mm"/><colspec colnum="2" colname="col2" colwidth="22mm"/><colspec colnum="3" colname="col3" colwidth="14mm"/><colspec colnum="4" colname="col4" colwidth="14mm"/><colspec colnum="5" colname="col5" colwidth="14mm"/><thead><row><entry namest="col1" nameend="col5" align="center" valign="top">Metal-oxide-metal design rule values</entry></row></thead><tbody><row><entry>Voltage (V)</entry><entry/><entry align="center">1.5V</entry><entry align="center">2.5V</entry><entry align="center">3.3V</entry></row><row><entry morerows="1">Metal Width (nm)</entry><entry>M1, M2, M3</entry><entry align="center">38</entry><entry align="center">38</entry><entry align="center">38</entry></row><row><entry>M4, M5, M6</entry><entry align="center">44</entry><entry align="center">44</entry><entry align="center">44</entry></row><row><entry morerows="1">Metal Space (nm)</entry><entry>M1, M2, M3</entry><entry align="center">46</entry><entry align="center">51</entry><entry align="center">69</entry></row><row><entry>M4, M5, M6</entry><entry align="center">46</entry><entry align="center">51</entry><entry align="center">69</entry></row></tbody></tgroup></table></tables></p><p id="p0068" num="0068">In the structures described above, traces change direction (e.g., rotate by 90 degrees) in the current layer when design rules change in the current layer, e.g., as compared to a prior layer. The prior layer may be the immediately prior layer, or another previous layer. The change in direction stops the misalignment of traces that run in the same direction and therefore helps the structures achieve maximum intra-layer coupling capacitance. The increased intra-layer coupling capacitance helps the structures also achieve the highest density structure for a particular capacitance value.<!-- EPO <DP n="14"> --></p><p id="p0069" num="0069">While various embodiments of the invention have been described, it will be apparent to those of ordinary skill in the art that many more embodiments and implementations are possible within the scope of the invention. Accordingly, the invention is not to be restricted except in light of the attached claims and their equivalents.</p></description><claims mxw-id="PCLM56976313" lang="EN" load-source="patent-office"><!-- EPO <DP n="15"> --><claim id="c-en-0001" num="0001"><claim-text>A structure comprising:
<claim-text>a first layer;</claim-text>
<claim-text>a second layer above the first layer and insulated from the first layer;</claim-text>
<claim-text>the first layer comprising:
<claim-text>first layer metal traces positioned according to a design parameter having a first value for the first layer;</claim-text></claim-text>
<claim-text>the second layer comprising:
<claim-text>second layer metal traces positioned according to a second value for the design parameter for the second layer, the second value different than the first value;</claim-text>
<claim-text>and where:
<claim-text>the second layer metal traces run in a different direction than the first layer metal traces;</claim-text></claim-text></claim-text>
<claim-text>a first electrode connecting the first layer metal traces; and</claim-text>
<claim-text>a second electrode connecting the second layer metal traces.</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The structure of claim 1, where the design parameter comprises pitch.</claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The structure of claim 1, where the design parameter comprises metal width.</claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The structure of claim 1, where the design parameter comprises metal spacing.</claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The structure of claim 1, where the first electrode, the second electrode, or both comprise a capacitor electrode.</claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The structure of claim 1, where:
<claim-text>the second layer directly follows the first layer in sequence.</claim-text><!-- EPO <DP n="16"> --></claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The structure of claim 1, further comprising:
<claim-text>a third layer above the second layer and insulated from the second layer;</claim-text>
<claim-text>third layer metal traces also positioned according to the second value for the design parameter; and where:
<claim-text>the third layer metal traces run in a same direction as the second layer metal traces.</claim-text></claim-text></claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>The structure of claim 1, further comprising:
<claim-text>a fourth layer below the first layer and insulated from the first layer;</claim-text>
<claim-text>fourth layer metal traces also positioned according to the first value for the design parameter; and where:
<claim-text>the fourth layer metal traces run in a same direction as the first layer metal traces.</claim-text></claim-text></claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>The structure of claim 1, where the different direction is orthogonal to the first layer metal traces.</claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>A structure comprising:
<claim-text>a first layer comprising:
<claim-text>first conductive traces having a first spacing that meets a first design rule and that run in a first direction;</claim-text></claim-text>
<claim-text>a second layer vertically disposed from the first layer and comprising:
<claim-text>second conductive traces arranged to meet a second design rule and that run in a second direction that is different than the first direction,</claim-text></claim-text>
<claim-text>where the second design rule would result in misalignment among the first conductive traces and second conductive traces if the first direction were the same as the second direction.</claim-text></claim-text></claim><claim id="c-en-0011" num="0011"><claim-text>The structure of claim 10, where the second direction is orthogonal to the first direction.</claim-text></claim><claim id="c-en-0012" num="0012"><claim-text>The structure of claim 10, where the first conductive traces comprise interleaved capacitor plates.<!-- EPO <DP n="17"> --></claim-text></claim><claim id="c-en-0013" num="0013"><claim-text>The structure of claim 10, where the first conductive traces comprise interleaving capacitor plates of alternating polarity.</claim-text></claim><claim id="c-en-0014" num="0014"><claim-text>The structure of claim 10, where the first conductive traces comprise interleaving capacitor plates of a first polarity and a second polarity; and further comprising:
<claim-text>a first bus that connects the interleaving capacitor plates of the first polarity; and</claim-text>
<claim-text>a second bus that connects the interleaving capacitor plates of the second polarity.</claim-text></claim-text></claim><claim id="c-en-0015" num="0015"><claim-text>A method comprising:
<claim-text>fabricating, according to a first value of a design parameter, a first layer comprising first layer metal capacitor traces spaced according to the first value;</claim-text>
<claim-text>fabricating, according to a second value of the design parameter, a second layer comprising second layer metal capacitor traces spaced according to the second value and running in a different direction than the first layer metal capacitor traces; and</claim-text>
<claim-text>fabricating a first polarity electrode connected to selected ones of the first and second layer metal capacitor traces; and</claim-text>
<claim-text>fabricating a second polarity electrode connected to selected ones of the first and second layer metal capacitor traces.</claim-text></claim-text></claim></claims><drawings mxw-id="PDW16667094" load-source="patent-office"><!-- EPO <DP n="18"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="165" he="199" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="19"> --><figure id="f0002" num="2"><img id="if0002" file="imgf0002.tif" wi="160" he="209" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="20"> --><figure id="f0003" num="3"><img id="if0003" file="imgf0003.tif" wi="148" he="220" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="21"> --><figure id="f0004" num="4"><img id="if0004" file="imgf0004.tif" wi="137" he="226" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="22"> --><figure id="f0005" num="5"><img id="if0005" file="imgf0005.tif" wi="142" he="230" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="23"> --><figure id="f0006" num="6"><img id="if0006" file="imgf0006.tif" wi="145" he="213" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="24"> --><figure id="f0007" num="7"><img id="if0007" file="imgf0007.tif" wi="145" he="225" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="25"> --><figure id="f0008" num="8"><img id="if0008" file="imgf0008.tif" wi="152" he="221" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="26"> --><figure id="f0009" num="9"><img id="if0009" file="imgf0009.tif" wi="145" he="215" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="27"> --><figure id="f0010" num="10"><img id="if0010" file="imgf0010.tif" wi="142" he="211" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="28"> --><figure id="f0011" num="11"><img id="if0011" file="imgf0011.tif" wi="141" he="215" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="29"> --><figure id="f0012" num="12"><img id="if0012" file="imgf0012.tif" wi="144" he="220" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="30"> --><figure id="f0013" num="13"><img id="if0013" file="imgf0013.tif" wi="157" he="205" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="31"> --><figure id="f0014" num="14"><img id="if0014" file="imgf0014.tif" wi="162" he="222" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="32"> --><figure id="f0015" num="15"><img id="if0015" file="imgf0015.tif" wi="165" he="199" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
