# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do cntrULA_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Alec Ryo/Desktop/Uniciclo/rascunho_modulos/cntrULA/rv_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Compiling package rv_pkg
# vcom -93 -work work {C:/Users/Alec Ryo/Desktop/Uniciclo/rascunho_modulos/cntrULA/cntrULA.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package rv_pkg
# -- Compiling entity cntrULA
# -- Compiling architecture arch of cntrULA
# 
# vcom -93 -work work {C:/Users/Alec Ryo/Desktop/Uniciclo/rascunho_modulos/cntrULA/cntrULA_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package rv_pkg
# -- Compiling entity cntrULA_tb
# -- Compiling architecture tb_arch of cntrULA_tb
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  cntrULA_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps cntrULA_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.rv_pkg
# Loading work.cntrula_tb(tb_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.cntrula(arch)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 sec
# Break key hit 
# Break in Process init at C:/Users/Alec Ryo/Desktop/Uniciclo/rascunho_modulos/cntrULA/cntrULA_tb.vhd line 30
