Starting Vivado...

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/spencer/processor-design/vga_test/work/project.tcl
# set projDir "/home/spencer/processor-design/vga_test/work/vivado"
# set projName "vga_test"
# set topName top
# set device xc7a100tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "/home/spencer/processor-design/vga_test/work/verilog/au_plus_top_0.v" "/home/spencer/processor-design/vga_test/work/verilog/reset_conditioner_1.v" "/home/spencer/processor-design/vga_test/work/verilog/ind_sta_vga_timer_2.v" "/home/spencer/processor-design/vga_test/work/verilog/counter_3.v" "/home/spencer/processor-design/vga_test/work/verilog/counter_4.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "/home/spencer/processor-design/vga_test/work/constraint/alchitry.xdc" "/home/spencer/processor-design/vga_test/work/constraint/vga.xdc" "/home/spencer/Downloads/alchitry-labs-1.2.5/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 12
[Thu Nov 18 04:00:25 2021] Launched synth_1...
Run output will be captured here: /home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.runs/synth_1/runme.log
# wait_on_run synth_1
[Thu Nov 18 04:00:25 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_plus_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_plus_top_0.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_plus_top_0.tcl -notrace
Command: synth_design -top au_plus_top_0 -part xc7a100tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25303
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2494.023 ; gain = 0.000 ; free physical = 4769 ; free virtual = 11432
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_plus_top_0' [/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.srcs/sources_1/imports/verilog/au_plus_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'ind_sta_vga_timer_2' [/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.srcs/sources_1/imports/verilog/ind_sta_vga_timer_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_3' [/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.srcs/sources_1/imports/verilog/counter_3.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_3' (2#1) [/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.srcs/sources_1/imports/verilog/counter_3.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.srcs/sources_1/imports/verilog/counter_4.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (3#1) [/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.srcs/sources_1/imports/verilog/counter_4.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ind_sta_vga_timer_2' (4#1) [/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.srcs/sources_1/imports/verilog/ind_sta_vga_timer_2.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_plus_top_0' (5#1) [/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.srcs/sources_1/imports/verilog/au_plus_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2494.023 ; gain = 0.000 ; free physical = 4205 ; free virtual = 10869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2494.023 ; gain = 0.000 ; free physical = 4199 ; free virtual = 10863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2494.023 ; gain = 0.000 ; free physical = 4199 ; free virtual = 10863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.023 ; gain = 0.000 ; free physical = 4192 ; free virtual = 10856
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/spencer/processor-design/vga_test/work/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/spencer/processor-design/vga_test/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/spencer/processor-design/vga_test/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_plus_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_plus_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/spencer/processor-design/vga_test/work/constraint/vga.xdc]
Finished Parsing XDC File [/home/spencer/processor-design/vga_test/work/constraint/vga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/spencer/processor-design/vga_test/work/constraint/vga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_plus_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_plus_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/spencer/Downloads/alchitry-labs-1.2.5/library/components/au.xdc]
Finished Parsing XDC File [/home/spencer/Downloads/alchitry-labs-1.2.5/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.906 ; gain = 0.000 ; free physical = 4943 ; free virtual = 11607
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.906 ; gain = 0.000 ; free physical = 4943 ; free virtual = 11607
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 5023 ; free virtual = 11678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 5023 ; free virtual = 11678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 5026 ; free virtual = 11680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 5015 ; free virtual = 11671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 5003 ; free virtual = 11662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4883 ; free virtual = 11542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4881 ; free virtual = 11540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4881 ; free virtual = 11540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4882 ; free virtual = 11541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4882 ; free virtual = 11541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4882 ; free virtual = 11541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4882 ; free virtual = 11541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4882 ; free virtual = 11541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4882 ; free virtual = 11541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     3|
|4     |LUT2   |     2|
|5     |LUT3   |     2|
|6     |LUT4   |     3|
|7     |LUT5   |     9|
|8     |LUT6   |    17|
|9     |FDRE   |    22|
|10    |FDSE   |     4|
|11    |IBUF   |     3|
|12    |OBUF   |    23|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4882 ; free virtual = 11541
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2557.906 ; gain = 0.000 ; free physical = 4935 ; free virtual = 11594
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2557.906 ; gain = 63.883 ; free physical = 4935 ; free virtual = 11594
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.906 ; gain = 0.000 ; free physical = 4928 ; free virtual = 11587
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2557.906 ; gain = 0.000 ; free physical = 4959 ; free virtual = 11618
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 85d80369
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2557.906 ; gain = 64.031 ; free physical = 5109 ; free virtual = 11768
INFO: [Common 17-1381] The checkpoint '/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.runs/synth_1/au_plus_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_plus_top_0_utilization_synth.rpt -pb au_plus_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 18 04:00:53 2021...
[Thu Nov 18 04:00:56 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 2486.059 ; gain = 0.000 ; free physical = 5887 ; free virtual = 12542
# launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Nov 18 04:00:56 2021] Launched impl_1...
Run output will be captured here: /home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.runs/impl_1/runme.log
# wait_on_run impl_1
[Thu Nov 18 04:00:56 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log au_plus_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_plus_top_0.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_plus_top_0.tcl -notrace
Command: link_design -top au_plus_top_0 -part xc7a100tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.027 ; gain = 0.000 ; free physical = 5351 ; free virtual = 12007
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/spencer/processor-design/vga_test/work/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/spencer/processor-design/vga_test/work/constraint/alchitry.xdc]
Parsing XDC File [/home/spencer/processor-design/vga_test/work/constraint/vga.xdc]
Finished Parsing XDC File [/home/spencer/processor-design/vga_test/work/constraint/vga.xdc]
Parsing XDC File [/home/spencer/Downloads/alchitry-labs-1.2.5/library/components/au.xdc]
Finished Parsing XDC File [/home/spencer/Downloads/alchitry-labs-1.2.5/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2549.906 ; gain = 0.000 ; free physical = 5246 ; free virtual = 11901
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2613.938 ; gain = 64.031 ; free physical = 5233 ; free virtual = 11889

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 236fc7b51

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2640.750 ; gain = 26.812 ; free physical = 4851 ; free virtual = 11507

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 236fc7b51

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2818.719 ; gain = 0.000 ; free physical = 4675 ; free virtual = 11331
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 236fc7b51

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2818.719 ; gain = 0.000 ; free physical = 4675 ; free virtual = 11331
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2acdc5e6f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2818.719 ; gain = 0.000 ; free physical = 4675 ; free virtual = 11331
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2acdc5e6f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2818.719 ; gain = 0.000 ; free physical = 4675 ; free virtual = 11331
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2acdc5e6f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2818.719 ; gain = 0.000 ; free physical = 4675 ; free virtual = 11331
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2acdc5e6f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2818.719 ; gain = 0.000 ; free physical = 4675 ; free virtual = 11331
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.719 ; gain = 0.000 ; free physical = 4675 ; free virtual = 11331
Ending Logic Optimization Task | Checksum: 192dbaf37

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2818.719 ; gain = 0.000 ; free physical = 4675 ; free virtual = 11331

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 192dbaf37

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2818.719 ; gain = 0.000 ; free physical = 4675 ; free virtual = 11331

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 192dbaf37

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.719 ; gain = 0.000 ; free physical = 4675 ; free virtual = 11331

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.719 ; gain = 0.000 ; free physical = 4675 ; free virtual = 11331
Ending Netlist Obfuscation Task | Checksum: 192dbaf37

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2818.719 ; gain = 0.000 ; free physical = 4675 ; free virtual = 11331
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2818.719 ; gain = 268.812 ; free physical = 4675 ; free virtual = 11331
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2858.738 ; gain = 0.000 ; free physical = 4673 ; free virtual = 11329
INFO: [Common 17-1381] The checkpoint '/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.runs/impl_1/au_plus_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_plus_top_0_drc_opted.rpt -pb au_plus_top_0_drc_opted.pb -rpx au_plus_top_0_drc_opted.rpx
Command: report_drc -file au_plus_top_0_drc_opted.rpt -pb au_plus_top_0_drc_opted.pb -rpx au_plus_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.runs/impl_1/au_plus_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4609 ; free virtual = 11266
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14cd984c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4609 ; free virtual = 11266
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4609 ; free virtual = 11266

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'timer/x_dim/M_ctr_q[9]_i_2' is driving clock pin of 10 registers. This could lead to large hold time violations. First few involved registers are:
	timer/y_dim/M_ctr_q_reg[6] {FDRE}
	timer/y_dim/M_ctr_q_reg[7] {FDRE}
	timer/y_dim/M_ctr_q_reg[8] {FDRE}
	timer/y_dim/M_ctr_q_reg[9] {FDRE}
	timer/y_dim/M_ctr_q_reg[0] {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e46aa247

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4634 ; free virtual = 11290

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14d6224e1

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4646 ; free virtual = 11302

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14d6224e1

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4646 ; free virtual = 11302
Phase 1 Placer Initialization | Checksum: 14d6224e1

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4646 ; free virtual = 11302

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c2923d56

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4638 ; free virtual = 11295

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 16d6bb2ea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4639 ; free virtual = 11295

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 16d6bb2ea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4639 ; free virtual = 11295

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4613 ; free virtual = 11269

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 19f829761

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4613 ; free virtual = 11269
Phase 2.4 Global Placement Core | Checksum: 1b2ac30f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4614 ; free virtual = 11270
Phase 2 Global Placement | Checksum: 1b2ac30f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4614 ; free virtual = 11270

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c98b0a7b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4613 ; free virtual = 11270

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fab30c00

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4613 ; free virtual = 11270

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14ce259e4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4613 ; free virtual = 11270

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 182a45a9a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4613 ; free virtual = 11270

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c84be766

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4611 ; free virtual = 11268

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: db04525f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4611 ; free virtual = 11268

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e01269c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4611 ; free virtual = 11268
Phase 3 Detail Placement | Checksum: e01269c1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4611 ; free virtual = 11268

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 110a165e0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.953 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 153797281

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4611 ; free virtual = 11268
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 113e6efbb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4611 ; free virtual = 11268
Phase 4.1.1.1 BUFG Insertion | Checksum: 110a165e0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4611 ; free virtual = 11268

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.953. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 12131caca

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4611 ; free virtual = 11268

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4611 ; free virtual = 11268
Phase 4.1 Post Commit Optimization | Checksum: 12131caca

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4611 ; free virtual = 11268

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12131caca

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4612 ; free virtual = 11269

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12131caca

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4612 ; free virtual = 11269
Phase 4.3 Placer Reporting | Checksum: 12131caca

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4612 ; free virtual = 11269

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4612 ; free virtual = 11269

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4612 ; free virtual = 11269
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fbecae64

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4612 ; free virtual = 11269
Ending Placer Task | Checksum: a89fa8e2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4612 ; free virtual = 11269
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4639 ; free virtual = 11296
INFO: [Common 17-1381] The checkpoint '/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.runs/impl_1/au_plus_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_plus_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4634 ; free virtual = 11290
INFO: [runtcl-4] Executing : report_utilization -file au_plus_top_0_utilization_placed.rpt -pb au_plus_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_plus_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4638 ; free virtual = 11295
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4610 ; free virtual = 11268
INFO: [Common 17-1381] The checkpoint '/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.runs/impl_1/au_plus_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 32a1dd2 ConstDB: 0 ShapeSum: a5758b10 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12cb778b7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4473 ; free virtual = 11131
Post Restoration Checksum: NetGraph: ac4d6190 NumContArr: 806a1727 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12cb778b7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3035.797 ; gain = 0.000 ; free physical = 4473 ; free virtual = 11131

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12cb778b7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3044.609 ; gain = 8.812 ; free physical = 4438 ; free virtual = 11096

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12cb778b7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3044.609 ; gain = 8.812 ; free physical = 4438 ; free virtual = 11096
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f2be371a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3059.906 ; gain = 24.109 ; free physical = 4429 ; free virtual = 11087
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.905  | TNS=0.000  | WHS=-0.055 | THS=-0.301 |

Phase 2 Router Initialization | Checksum: eed7a362

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3059.906 ; gain = 24.109 ; free physical = 4429 ; free virtual = 11087

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000522261 %
  Global Horizontal Routing Utilization  = 0.000568343 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 54
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 42
  Number of Partially Routed Nets     = 12
  Number of Node Overlaps             = 6


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: eed7a362

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3065.938 ; gain = 30.141 ; free physical = 4426 ; free virtual = 11084
Phase 3 Initial Routing | Checksum: 1a7debed9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3065.938 ; gain = 30.141 ; free physical = 4427 ; free virtual = 11085

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.695  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e0bc0496

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3065.938 ; gain = 30.141 ; free physical = 4427 ; free virtual = 11085

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.695  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 25cc998d6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3065.938 ; gain = 30.141 ; free physical = 4427 ; free virtual = 11085
Phase 4 Rip-up And Reroute | Checksum: 25cc998d6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3065.938 ; gain = 30.141 ; free physical = 4427 ; free virtual = 11085

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 25cc998d6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3065.938 ; gain = 30.141 ; free physical = 4427 ; free virtual = 11085

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 25cc998d6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3065.938 ; gain = 30.141 ; free physical = 4427 ; free virtual = 11085
Phase 5 Delay and Skew Optimization | Checksum: 25cc998d6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3065.938 ; gain = 30.141 ; free physical = 4427 ; free virtual = 11085

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f799b01e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3065.938 ; gain = 30.141 ; free physical = 4427 ; free virtual = 11085
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.790  | TNS=0.000  | WHS=0.260  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21767fec0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3065.938 ; gain = 30.141 ; free physical = 4427 ; free virtual = 11085
Phase 6 Post Hold Fix | Checksum: 21767fec0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3065.938 ; gain = 30.141 ; free physical = 4427 ; free virtual = 11085

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00800801 %
  Global Horizontal Routing Utilization  = 0.0111537 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b9ec2e57

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3065.938 ; gain = 30.141 ; free physical = 4427 ; free virtual = 11085

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b9ec2e57

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3065.938 ; gain = 30.141 ; free physical = 4425 ; free virtual = 11083

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fcf93766

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3097.953 ; gain = 62.156 ; free physical = 4426 ; free virtual = 11084

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.790  | TNS=0.000  | WHS=0.260  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: fcf93766

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3097.953 ; gain = 62.156 ; free physical = 4426 ; free virtual = 11084
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3097.953 ; gain = 62.156 ; free physical = 4465 ; free virtual = 11123

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3097.953 ; gain = 62.156 ; free physical = 4465 ; free virtual = 11123
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3097.953 ; gain = 0.000 ; free physical = 4466 ; free virtual = 11125
INFO: [Common 17-1381] The checkpoint '/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.runs/impl_1/au_plus_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_plus_top_0_drc_routed.rpt -pb au_plus_top_0_drc_routed.pb -rpx au_plus_top_0_drc_routed.rpx
Command: report_drc -file au_plus_top_0_drc_routed.rpt -pb au_plus_top_0_drc_routed.pb -rpx au_plus_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.runs/impl_1/au_plus_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_plus_top_0_methodology_drc_routed.rpt -pb au_plus_top_0_methodology_drc_routed.pb -rpx au_plus_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_plus_top_0_methodology_drc_routed.rpt -pb au_plus_top_0_methodology_drc_routed.pb -rpx au_plus_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.runs/impl_1/au_plus_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_plus_top_0_power_routed.rpt -pb au_plus_top_0_power_summary_routed.pb -rpx au_plus_top_0_power_routed.rpx
Command: report_power -file au_plus_top_0_power_routed.rpt -pb au_plus_top_0_power_summary_routed.pb -rpx au_plus_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_plus_top_0_route_status.rpt -pb au_plus_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_plus_top_0_timing_summary_routed.rpt -pb au_plus_top_0_timing_summary_routed.pb -rpx au_plus_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_plus_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_plus_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_plus_top_0_bus_skew_routed.rpt -pb au_plus_top_0_bus_skew_routed.pb -rpx au_plus_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force au_plus_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net timer/x_dim/CLK is a gated clock net sourced by a combinational pin timer/x_dim/M_ctr_q[9]_i_2/O, cell timer/x_dim/M_ctr_q[9]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT timer/x_dim/M_ctr_q[9]_i_2 is driving clock pin of 10 cells. This could lead to large hold time violations. Involved cells are:
timer/y_dim/M_ctr_q_reg[0], timer/y_dim/M_ctr_q_reg[1], timer/y_dim/M_ctr_q_reg[2], timer/y_dim/M_ctr_q_reg[3], timer/y_dim/M_ctr_q_reg[4], timer/y_dim/M_ctr_q_reg[5], timer/y_dim/M_ctr_q_reg[6], timer/y_dim/M_ctr_q_reg[7], timer/y_dim/M_ctr_q_reg[8], and timer/y_dim/M_ctr_q_reg[9]
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 27279456 bits.
Writing bitstream ./au_plus_top_0.bit...
Writing bitstream ./au_plus_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/spencer/processor-design/vga_test/work/vivado/vga_test/vga_test.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Nov 18 04:01:45 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3418.562 ; gain = 228.258 ; free physical = 4439 ; free virtual = 11098
INFO: [Common 17-206] Exiting Vivado at Thu Nov 18 04:01:45 2021...
[Thu Nov 18 04:01:45 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:01 ; elapsed = 00:00:49 . Memory (MB): peak = 2486.059 ; gain = 0.000 ; free physical = 5881 ; free virtual = 12541
INFO: [Common 17-206] Exiting Vivado at Thu Nov 18 04:01:45 2021...
Vivado exited.

Finished building project.
