EESchema-DOCLIB  Version 2.0
#
$CMP 16550_48
D PC16550D, Universal Asynchronous Receiver/Transmitter with FIFOs, PDIP-40
K 1ch UART FIFO
F http://www.ti.com/lit/ds/symlink/pc16550d.pdf
$ENDCMP
#
$CMP Bus_ISA_8bit
D 8-bit ISA-PC bus connector
K ISA
F https://en.wikipedia.org/wiki/Industry_Standard_Architecture
$ENDCMP
#
$CMP Bus_ISA_8bit_For_Pass_Through
D 8-bit ISA-PC bus connector
K ISA
F https://en.wikipedia.org/wiki/Industry_Standard_Architecture
$ENDCMP
#
$CMP Bus_Tandy_Plus
D 8-bit ISA-PC bus connector
K ISA
F https://en.wikipedia.org/wiki/Industry_Standard_Architecture
$ENDCMP
#
$CMP Bus_Tandy_Plus_For_Pass_Through
D 8-bit ISA-PC bus connector
K ISA
F https://en.wikipedia.org/wiki/Industry_Standard_Architecture
$ENDCMP
#
$CMP Conn_03x02
D Generic connector, double row, 03x03
K connector
F ~
$ENDCMP
#
$CMP Conn_03x03
D Generic connector, double row, 03x03
K connector
F ~
$ENDCMP
#
$CMP Conn_03x04
D Generic connector, double row, 03x04
K connector
F ~
$ENDCMP
#
$CMP GAL16V8
D Programmable Logic Array, DIP-20/SOIC-20/PLCC-20
K GAL PLD 16V8
$ENDCMP
#
$CMP GAL22V10
D Programmable Logic Array, DIP-24/SOIC-24/PLCC-24
K GAL PLD 22V10
$ENDCMP
#
#End Doc Library
