
LVTN_STM32F407VET6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d8dc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005f0  0800da70  0800da70  0001da70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e060  0800e060  00020204  2**0
                  CONTENTS
  4 .ARM          00000008  0800e060  0800e060  0001e060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e068  0800e068  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e068  0800e068  0001e068  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e06c  0800e06c  0001e06c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  0800e070  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020204  2**0
                  CONTENTS
 10 .bss          00000738  20000204  20000204  00020204  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000093c  2000093c  00020204  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018708  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003582  00000000  00000000  0003893c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001600  00000000  00000000  0003bec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000014f8  00000000  00000000  0003d4c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004e35  00000000  00000000  0003e9b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b99e  00000000  00000000  000437ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000defd0  00000000  00000000  0005f18b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013e15b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007204  00000000  00000000  0013e1ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000204 	.word	0x20000204
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800da54 	.word	0x0800da54

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000208 	.word	0x20000208
 80001cc:	0800da54 	.word	0x0800da54

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <SELECT>:
#define SD_CS_GPIO_Port GPIOA
#define SD_CS_Pin GPIO_PIN_4

/* SPI Chip Select */
static void SELECT(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	2110      	movs	r1, #16
 8001000:	4802      	ldr	r0, [pc, #8]	; (800100c <SELECT+0x14>)
 8001002:	f004 f9f9 	bl	80053f8 <HAL_GPIO_WritePin>
}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40020000 	.word	0x40020000

08001010 <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8001014:	2201      	movs	r2, #1
 8001016:	2110      	movs	r1, #16
 8001018:	4802      	ldr	r0, [pc, #8]	; (8001024 <DESELECT+0x14>)
 800101a:	f004 f9ed 	bl	80053f8 <HAL_GPIO_WritePin>
}
 800101e:	bf00      	nop
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	40020000 	.word	0x40020000

08001028 <SPI_TxByte>:

/* SPI   */
static void SPI_TxByte(BYTE data)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	4603      	mov	r3, r0
 8001030:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001032:	bf00      	nop
 8001034:	4808      	ldr	r0, [pc, #32]	; (8001058 <SPI_TxByte+0x30>)
 8001036:	f005 ff81 	bl	8006f3c <HAL_SPI_GetState>
 800103a:	4603      	mov	r3, r0
 800103c:	2b01      	cmp	r3, #1
 800103e:	d1f9      	bne.n	8001034 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi1, &data, 1, SPI_TIMEOUT);
 8001040:	1df9      	adds	r1, r7, #7
 8001042:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001046:	2201      	movs	r2, #1
 8001048:	4803      	ldr	r0, [pc, #12]	; (8001058 <SPI_TxByte+0x30>)
 800104a:	f005 fb88 	bl	800675e <HAL_SPI_Transmit>
}
 800104e:	bf00      	nop
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000350 	.word	0x20000350

0800105c <SPI_RxByte>:

/* SPI     */
static uint8_t SPI_RxByte(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 8001062:	23ff      	movs	r3, #255	; 0xff
 8001064:	71fb      	strb	r3, [r7, #7]
  data = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	71bb      	strb	r3, [r7, #6]

  while ((HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY));
 800106a:	bf00      	nop
 800106c:	4809      	ldr	r0, [pc, #36]	; (8001094 <SPI_RxByte+0x38>)
 800106e:	f005 ff65 	bl	8006f3c <HAL_SPI_GetState>
 8001072:	4603      	mov	r3, r0
 8001074:	2b01      	cmp	r3, #1
 8001076:	d1f9      	bne.n	800106c <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi1, &dummy, &data, 1, SPI_TIMEOUT);
 8001078:	1dba      	adds	r2, r7, #6
 800107a:	1df9      	adds	r1, r7, #7
 800107c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001080:	9300      	str	r3, [sp, #0]
 8001082:	2301      	movs	r3, #1
 8001084:	4803      	ldr	r0, [pc, #12]	; (8001094 <SPI_RxByte+0x38>)
 8001086:	f005 fdb7 	bl	8006bf8 <HAL_SPI_TransmitReceive>

  return data;
 800108a:	79bb      	ldrb	r3, [r7, #6]
}
 800108c:	4618      	mov	r0, r3
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	20000350 	.word	0x20000350

08001098 <SPI_RxBytePtr>:

/* SPI     */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 80010a0:	f7ff ffdc 	bl	800105c <SPI_RxByte>
 80010a4:	4603      	mov	r3, r0
 80010a6:	461a      	mov	r2, r3
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	701a      	strb	r2, [r3, #0]
}
 80010ac:	bf00      	nop
 80010ae:	3708      	adds	r7, #8
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <SD_ReadyWait>:

/* SD Ready  */
static uint8_t SD_ReadyWait(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
  uint8_t res;

  /* 500ms   */
  Timer2 = 50;
 80010ba:	4b0b      	ldr	r3, [pc, #44]	; (80010e8 <SD_ReadyWait+0x34>)
 80010bc:	2232      	movs	r2, #50	; 0x32
 80010be:	701a      	strb	r2, [r3, #0]
  SPI_RxByte();
 80010c0:	f7ff ffcc 	bl	800105c <SPI_RxByte>

  do
  {
    /* 0xFF     SPI  */
    res = SPI_RxByte();
 80010c4:	f7ff ffca 	bl	800105c <SPI_RxByte>
 80010c8:	4603      	mov	r3, r0
 80010ca:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	2bff      	cmp	r3, #255	; 0xff
 80010d0:	d004      	beq.n	80010dc <SD_ReadyWait+0x28>
 80010d2:	4b05      	ldr	r3, [pc, #20]	; (80010e8 <SD_ReadyWait+0x34>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d1f3      	bne.n	80010c4 <SD_ReadyWait+0x10>

  return res;
 80010dc:	79fb      	ldrb	r3, [r7, #7]
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	200008e6 	.word	0x200008e6

080010ec <SD_PowerOn>:

/*   */
static void SD_PowerOn(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 80010f2:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80010f6:	617b      	str	r3, [r7, #20]

  /* Deselect  SPI    . */
  DESELECT();
 80010f8:	f7ff ff8a 	bl	8001010 <DESELECT>

  for(int i = 0; i < 10; i++)
 80010fc:	2300      	movs	r3, #0
 80010fe:	613b      	str	r3, [r7, #16]
 8001100:	e005      	b.n	800110e <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8001102:	20ff      	movs	r0, #255	; 0xff
 8001104:	f7ff ff90 	bl	8001028 <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	3301      	adds	r3, #1
 800110c:	613b      	str	r3, [r7, #16]
 800110e:	693b      	ldr	r3, [r7, #16]
 8001110:	2b09      	cmp	r3, #9
 8001112:	ddf6      	ble.n	8001102 <SD_PowerOn+0x16>
  }

  /* SPI Chips Select */
  SELECT();
 8001114:	f7ff ff70 	bl	8000ff8 <SELECT>

  /*  GO_IDLE_STATE   */
  cmd_arg[0] = (CMD0 | 0x40);
 8001118:	2340      	movs	r3, #64	; 0x40
 800111a:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 800111c:	2300      	movs	r3, #0
 800111e:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 8001120:	2300      	movs	r3, #0
 8001122:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 8001128:	2300      	movs	r3, #0
 800112a:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 800112c:	2395      	movs	r3, #149	; 0x95
 800112e:	727b      	strb	r3, [r7, #9]

  /*   */
  for (int i = 0; i < 6; i++)
 8001130:	2300      	movs	r3, #0
 8001132:	60fb      	str	r3, [r7, #12]
 8001134:	e009      	b.n	800114a <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 8001136:	1d3a      	adds	r2, r7, #4
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	4413      	add	r3, r2
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff ff72 	bl	8001028 <SPI_TxByte>
  for (int i = 0; i < 6; i++)
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	3301      	adds	r3, #1
 8001148:	60fb      	str	r3, [r7, #12]
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	2b05      	cmp	r3, #5
 800114e:	ddf2      	ble.n	8001136 <SD_PowerOn+0x4a>
  }

  /*   */
  while ((SPI_RxByte() != 0x01) && Count)
 8001150:	e002      	b.n	8001158 <SD_PowerOn+0x6c>
  {
    Count--;
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	3b01      	subs	r3, #1
 8001156:	617b      	str	r3, [r7, #20]
  while ((SPI_RxByte() != 0x01) && Count)
 8001158:	f7ff ff80 	bl	800105c <SPI_RxByte>
 800115c:	4603      	mov	r3, r0
 800115e:	2b01      	cmp	r3, #1
 8001160:	d002      	beq.n	8001168 <SD_PowerOn+0x7c>
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d1f4      	bne.n	8001152 <SD_PowerOn+0x66>
  }

  DESELECT();
 8001168:	f7ff ff52 	bl	8001010 <DESELECT>
  SPI_TxByte(0XFF);
 800116c:	20ff      	movs	r0, #255	; 0xff
 800116e:	f7ff ff5b 	bl	8001028 <SPI_TxByte>

  PowerFlag = 1;
 8001172:	4b03      	ldr	r3, [pc, #12]	; (8001180 <SD_PowerOn+0x94>)
 8001174:	2201      	movs	r2, #1
 8001176:	701a      	strb	r2, [r3, #0]
}
 8001178:	bf00      	nop
 800117a:	3718      	adds	r7, #24
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20000221 	.word	0x20000221

08001184 <SD_PowerOff>:

/*   */
static void SD_PowerOff(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8001188:	4b03      	ldr	r3, [pc, #12]	; (8001198 <SD_PowerOff+0x14>)
 800118a:	2200      	movs	r2, #0
 800118c:	701a      	strb	r2, [r3, #0]
}
 800118e:	bf00      	nop
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr
 8001198:	20000221 	.word	0x20000221

0800119c <SD_CheckPower>:

/*    */
static uint8_t SD_CheckPower(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 80011a0:	4b03      	ldr	r3, [pc, #12]	; (80011b0 <SD_CheckPower+0x14>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	20000221 	.word	0x20000221

080011b4 <SD_RxDataBlock>:

/*    */
static bool SD_RxDataBlock(BYTE *buff, UINT btr)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	6039      	str	r1, [r7, #0]
  uint8_t token;

  /* 100ms  */
  Timer1 = 10;
 80011be:	4b17      	ldr	r3, [pc, #92]	; (800121c <SD_RxDataBlock+0x68>)
 80011c0:	220a      	movs	r2, #10
 80011c2:	701a      	strb	r2, [r3, #0]

  /*   */
  do
  {
    token = SPI_RxByte();
 80011c4:	f7ff ff4a 	bl	800105c <SPI_RxByte>
 80011c8:	4603      	mov	r3, r0
 80011ca:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 80011cc:	7bfb      	ldrb	r3, [r7, #15]
 80011ce:	2bff      	cmp	r3, #255	; 0xff
 80011d0:	d104      	bne.n	80011dc <SD_RxDataBlock+0x28>
 80011d2:	4b12      	ldr	r3, [pc, #72]	; (800121c <SD_RxDataBlock+0x68>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	b2db      	uxtb	r3, r3
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d1f3      	bne.n	80011c4 <SD_RxDataBlock+0x10>

  /* 0xFE  Token     */
  if(token != 0xFE)
 80011dc:	7bfb      	ldrb	r3, [r7, #15]
 80011de:	2bfe      	cmp	r3, #254	; 0xfe
 80011e0:	d001      	beq.n	80011e6 <SD_RxDataBlock+0x32>
    return FALSE;
 80011e2:	2300      	movs	r3, #0
 80011e4:	e016      	b.n	8001214 <SD_RxDataBlock+0x60>

  /*    */
  do
  {
    SPI_RxBytePtr(buff++);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	1c5a      	adds	r2, r3, #1
 80011ea:	607a      	str	r2, [r7, #4]
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff ff53 	bl	8001098 <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	1c5a      	adds	r2, r3, #1
 80011f6:	607a      	str	r2, [r7, #4]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff ff4d 	bl	8001098 <SPI_RxBytePtr>
  } while(btr -= 2);
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	3b02      	subs	r3, #2
 8001202:	603b      	str	r3, [r7, #0]
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d1ed      	bne.n	80011e6 <SD_RxDataBlock+0x32>

  SPI_RxByte(); /* CRC  */
 800120a:	f7ff ff27 	bl	800105c <SPI_RxByte>
  SPI_RxByte();
 800120e:	f7ff ff25 	bl	800105c <SPI_RxByte>

  return TRUE;
 8001212:	2301      	movs	r3, #1
}
 8001214:	4618      	mov	r0, r3
 8001216:	3710      	adds	r7, #16
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	200008e5 	.word	0x200008e5

08001220 <SD_TxDataBlock>:

/*    */
#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
 8001228:	460b      	mov	r3, r1
 800122a:	70fb      	strb	r3, [r7, #3]
  uint8_t resp, wc;
  uint8_t i = 0;
 800122c:	2300      	movs	r3, #0
 800122e:	737b      	strb	r3, [r7, #13]

  /* SD   */
  if (SD_ReadyWait() != 0xFF)
 8001230:	f7ff ff40 	bl	80010b4 <SD_ReadyWait>
 8001234:	4603      	mov	r3, r0
 8001236:	2bff      	cmp	r3, #255	; 0xff
 8001238:	d001      	beq.n	800123e <SD_TxDataBlock+0x1e>
    return FALSE;
 800123a:	2300      	movs	r3, #0
 800123c:	e040      	b.n	80012c0 <SD_TxDataBlock+0xa0>

  /*   */
  SPI_TxByte(token);
 800123e:	78fb      	ldrb	r3, [r7, #3]
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff fef1 	bl	8001028 <SPI_TxByte>

  /*    */
  if (token != 0xFD)
 8001246:	78fb      	ldrb	r3, [r7, #3]
 8001248:	2bfd      	cmp	r3, #253	; 0xfd
 800124a:	d031      	beq.n	80012b0 <SD_TxDataBlock+0x90>
  {
    wc = 0;
 800124c:	2300      	movs	r3, #0
 800124e:	73bb      	strb	r3, [r7, #14]

    /* 512    */
    do
    {
      SPI_TxByte(*buff++);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	1c5a      	adds	r2, r3, #1
 8001254:	607a      	str	r2, [r7, #4]
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff fee5 	bl	8001028 <SPI_TxByte>
      SPI_TxByte(*buff++);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	1c5a      	adds	r2, r3, #1
 8001262:	607a      	str	r2, [r7, #4]
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff fede 	bl	8001028 <SPI_TxByte>
    } while (--wc);
 800126c:	7bbb      	ldrb	r3, [r7, #14]
 800126e:	3b01      	subs	r3, #1
 8001270:	73bb      	strb	r3, [r7, #14]
 8001272:	7bbb      	ldrb	r3, [r7, #14]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d1eb      	bne.n	8001250 <SD_TxDataBlock+0x30>

    SPI_RxByte();       /* CRC  */
 8001278:	f7ff fef0 	bl	800105c <SPI_RxByte>
    SPI_RxByte();
 800127c:	f7ff feee 	bl	800105c <SPI_RxByte>

    /*    */
    while (i <= 64)
 8001280:	e00b      	b.n	800129a <SD_TxDataBlock+0x7a>
    {
      resp = SPI_RxByte();
 8001282:	f7ff feeb 	bl	800105c <SPI_RxByte>
 8001286:	4603      	mov	r3, r0
 8001288:	73fb      	strb	r3, [r7, #15]

      /*    */
      if ((resp & 0x1F) == 0x05)
 800128a:	7bfb      	ldrb	r3, [r7, #15]
 800128c:	f003 031f 	and.w	r3, r3, #31
 8001290:	2b05      	cmp	r3, #5
 8001292:	d006      	beq.n	80012a2 <SD_TxDataBlock+0x82>
        break;

      i++;
 8001294:	7b7b      	ldrb	r3, [r7, #13]
 8001296:	3301      	adds	r3, #1
 8001298:	737b      	strb	r3, [r7, #13]
    while (i <= 64)
 800129a:	7b7b      	ldrb	r3, [r7, #13]
 800129c:	2b40      	cmp	r3, #64	; 0x40
 800129e:	d9f0      	bls.n	8001282 <SD_TxDataBlock+0x62>
 80012a0:	e000      	b.n	80012a4 <SD_TxDataBlock+0x84>
        break;
 80012a2:	bf00      	nop
    }

    /* SPI   Clear */
    while (SPI_RxByte() == 0);
 80012a4:	bf00      	nop
 80012a6:	f7ff fed9 	bl	800105c <SPI_RxByte>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d0fa      	beq.n	80012a6 <SD_TxDataBlock+0x86>
  }

  if ((resp & 0x1F) == 0x05)
 80012b0:	7bfb      	ldrb	r3, [r7, #15]
 80012b2:	f003 031f 	and.w	r3, r3, #31
 80012b6:	2b05      	cmp	r3, #5
 80012b8:	d101      	bne.n	80012be <SD_TxDataBlock+0x9e>
    return TRUE;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e000      	b.n	80012c0 <SD_TxDataBlock+0xa0>
  else
    return FALSE;
 80012be:	2300      	movs	r3, #0
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	3710      	adds	r7, #16
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <SD_SendCmd>:
#endif /* _READONLY */

/* CMD   */
static BYTE SD_SendCmd(BYTE cmd, DWORD arg)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	6039      	str	r1, [r7, #0]
 80012d2:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;

  /* SD  */
  if (SD_ReadyWait() != 0xFF)
 80012d4:	f7ff feee 	bl	80010b4 <SD_ReadyWait>
 80012d8:	4603      	mov	r3, r0
 80012da:	2bff      	cmp	r3, #255	; 0xff
 80012dc:	d001      	beq.n	80012e2 <SD_SendCmd+0x1a>
    return 0xFF;
 80012de:	23ff      	movs	r3, #255	; 0xff
 80012e0:	e040      	b.n	8001364 <SD_SendCmd+0x9c>

  /*    */
  SPI_TxByte(cmd); 			/* Command */
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff fe9f 	bl	8001028 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	0e1b      	lsrs	r3, r3, #24
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff fe99 	bl	8001028 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	0c1b      	lsrs	r3, r3, #16
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff fe93 	bl	8001028 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	0a1b      	lsrs	r3, r3, #8
 8001306:	b2db      	uxtb	r3, r3
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff fe8d 	bl	8001028 <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	b2db      	uxtb	r3, r3
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff fe88 	bl	8001028 <SPI_TxByte>

  /*  CRC  */
  crc = 0;
 8001318:	2300      	movs	r3, #0
 800131a:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 800131c:	79fb      	ldrb	r3, [r7, #7]
 800131e:	2b40      	cmp	r3, #64	; 0x40
 8001320:	d101      	bne.n	8001326 <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 8001322:	2395      	movs	r3, #149	; 0x95
 8001324:	73fb      	strb	r3, [r7, #15]

  if (cmd == CMD8)
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	2b48      	cmp	r3, #72	; 0x48
 800132a:	d101      	bne.n	8001330 <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 800132c:	2387      	movs	r3, #135	; 0x87
 800132e:	73fb      	strb	r3, [r7, #15]

  /* CRC  */
  SPI_TxByte(crc);
 8001330:	7bfb      	ldrb	r3, [r7, #15]
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff fe78 	bl	8001028 <SPI_TxByte>

  /* CMD12 Stop Reading       */
  if (cmd == CMD12)
 8001338:	79fb      	ldrb	r3, [r7, #7]
 800133a:	2b4c      	cmp	r3, #76	; 0x4c
 800133c:	d101      	bne.n	8001342 <SD_SendCmd+0x7a>
    SPI_RxByte();
 800133e:	f7ff fe8d 	bl	800105c <SPI_RxByte>

  /* 10    . */
  uint8_t n = 10;
 8001342:	230a      	movs	r3, #10
 8001344:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 8001346:	f7ff fe89 	bl	800105c <SPI_RxByte>
 800134a:	4603      	mov	r3, r0
 800134c:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 800134e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001352:	2b00      	cmp	r3, #0
 8001354:	da05      	bge.n	8001362 <SD_SendCmd+0x9a>
 8001356:	7bbb      	ldrb	r3, [r7, #14]
 8001358:	3b01      	subs	r3, #1
 800135a:	73bb      	strb	r3, [r7, #14]
 800135c:	7bbb      	ldrb	r3, [r7, #14]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d1f1      	bne.n	8001346 <SD_SendCmd+0x7e>

  return res;
 8001362:	7b7b      	ldrb	r3, [r7, #13]
}
 8001364:	4618      	mov	r0, r3
 8001366:	3710      	adds	r7, #16
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}

0800136c <SD_disk_initialize>:
  user_diskio.c  .
-----------------------------------------------------------------------*/

/* SD  */
DSTATUS SD_disk_initialize(BYTE drv)
{
 800136c:	b590      	push	{r4, r7, lr}
 800136e:	b085      	sub	sp, #20
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];

  /*    */
  if(drv)
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <SD_disk_initialize+0x14>
    return STA_NOINIT;
 800137c:	2301      	movs	r3, #1
 800137e:	e0d5      	b.n	800152c <SD_disk_initialize+0x1c0>

  /* SD  */
  if(Stat & STA_NODISK)
 8001380:	4b6c      	ldr	r3, [pc, #432]	; (8001534 <SD_disk_initialize+0x1c8>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	b2db      	uxtb	r3, r3
 8001386:	f003 0302 	and.w	r3, r3, #2
 800138a:	2b00      	cmp	r3, #0
 800138c:	d003      	beq.n	8001396 <SD_disk_initialize+0x2a>
    return Stat;
 800138e:	4b69      	ldr	r3, [pc, #420]	; (8001534 <SD_disk_initialize+0x1c8>)
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	b2db      	uxtb	r3, r3
 8001394:	e0ca      	b.n	800152c <SD_disk_initialize+0x1c0>

  /* SD Power On */
  SD_PowerOn();
 8001396:	f7ff fea9 	bl	80010ec <SD_PowerOn>

  /* SPI   Chip Select */
  SELECT();
 800139a:	f7ff fe2d 	bl	8000ff8 <SELECT>

  /* SD   */
  type = 0;
 800139e:	2300      	movs	r3, #0
 80013a0:	73bb      	strb	r3, [r7, #14]

  /* Idle   */
  if (SD_SendCmd(CMD0, 0) == 1)
 80013a2:	2100      	movs	r1, #0
 80013a4:	2040      	movs	r0, #64	; 0x40
 80013a6:	f7ff ff8f 	bl	80012c8 <SD_SendCmd>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b01      	cmp	r3, #1
 80013ae:	f040 80a5 	bne.w	80014fc <SD_disk_initialize+0x190>
  {
    /*  1  */
    Timer1 = 100;
 80013b2:	4b61      	ldr	r3, [pc, #388]	; (8001538 <SD_disk_initialize+0x1cc>)
 80013b4:	2264      	movs	r2, #100	; 0x64
 80013b6:	701a      	strb	r2, [r3, #0]

    /* SD     */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 80013b8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80013bc:	2048      	movs	r0, #72	; 0x48
 80013be:	f7ff ff83 	bl	80012c8 <SD_SendCmd>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d158      	bne.n	800147a <SD_disk_initialize+0x10e>
    {
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 80013c8:	2300      	movs	r3, #0
 80013ca:	73fb      	strb	r3, [r7, #15]
 80013cc:	e00c      	b.n	80013e8 <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 80013ce:	7bfc      	ldrb	r4, [r7, #15]
 80013d0:	f7ff fe44 	bl	800105c <SPI_RxByte>
 80013d4:	4603      	mov	r3, r0
 80013d6:	461a      	mov	r2, r3
 80013d8:	f104 0310 	add.w	r3, r4, #16
 80013dc:	443b      	add	r3, r7
 80013de:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 80013e2:	7bfb      	ldrb	r3, [r7, #15]
 80013e4:	3301      	adds	r3, #1
 80013e6:	73fb      	strb	r3, [r7, #15]
 80013e8:	7bfb      	ldrb	r3, [r7, #15]
 80013ea:	2b03      	cmp	r3, #3
 80013ec:	d9ef      	bls.n	80013ce <SD_disk_initialize+0x62>
      }

      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 80013ee:	7abb      	ldrb	r3, [r7, #10]
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	f040 8083 	bne.w	80014fc <SD_disk_initialize+0x190>
 80013f6:	7afb      	ldrb	r3, [r7, #11]
 80013f8:	2baa      	cmp	r3, #170	; 0xaa
 80013fa:	d17f      	bne.n	80014fc <SD_disk_initialize+0x190>
      {
        /* 2.7-3.6V   */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 80013fc:	2100      	movs	r1, #0
 80013fe:	2077      	movs	r0, #119	; 0x77
 8001400:	f7ff ff62 	bl	80012c8 <SD_SendCmd>
 8001404:	4603      	mov	r3, r0
 8001406:	2b01      	cmp	r3, #1
 8001408:	d807      	bhi.n	800141a <SD_disk_initialize+0xae>
 800140a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800140e:	2069      	movs	r0, #105	; 0x69
 8001410:	f7ff ff5a 	bl	80012c8 <SD_SendCmd>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d005      	beq.n	8001426 <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (Timer1);
 800141a:	4b47      	ldr	r3, [pc, #284]	; (8001538 <SD_disk_initialize+0x1cc>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	b2db      	uxtb	r3, r3
 8001420:	2b00      	cmp	r3, #0
 8001422:	d1eb      	bne.n	80013fc <SD_disk_initialize+0x90>
 8001424:	e000      	b.n	8001428 <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 8001426:	bf00      	nop

        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8001428:	4b43      	ldr	r3, [pc, #268]	; (8001538 <SD_disk_initialize+0x1cc>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	b2db      	uxtb	r3, r3
 800142e:	2b00      	cmp	r3, #0
 8001430:	d064      	beq.n	80014fc <SD_disk_initialize+0x190>
 8001432:	2100      	movs	r1, #0
 8001434:	207a      	movs	r0, #122	; 0x7a
 8001436:	f7ff ff47 	bl	80012c8 <SD_SendCmd>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d15d      	bne.n	80014fc <SD_disk_initialize+0x190>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 8001440:	2300      	movs	r3, #0
 8001442:	73fb      	strb	r3, [r7, #15]
 8001444:	e00c      	b.n	8001460 <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 8001446:	7bfc      	ldrb	r4, [r7, #15]
 8001448:	f7ff fe08 	bl	800105c <SPI_RxByte>
 800144c:	4603      	mov	r3, r0
 800144e:	461a      	mov	r2, r3
 8001450:	f104 0310 	add.w	r3, r4, #16
 8001454:	443b      	add	r3, r7
 8001456:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 800145a:	7bfb      	ldrb	r3, [r7, #15]
 800145c:	3301      	adds	r3, #1
 800145e:	73fb      	strb	r3, [r7, #15]
 8001460:	7bfb      	ldrb	r3, [r7, #15]
 8001462:	2b03      	cmp	r3, #3
 8001464:	d9ef      	bls.n	8001446 <SD_disk_initialize+0xda>
          }

          type = (ocr[0] & 0x40) ? 6 : 2;
 8001466:	7a3b      	ldrb	r3, [r7, #8]
 8001468:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <SD_disk_initialize+0x108>
 8001470:	2306      	movs	r3, #6
 8001472:	e000      	b.n	8001476 <SD_disk_initialize+0x10a>
 8001474:	2302      	movs	r3, #2
 8001476:	73bb      	strb	r3, [r7, #14]
 8001478:	e040      	b.n	80014fc <SD_disk_initialize+0x190>
      }
    }
    else
    {
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 800147a:	2100      	movs	r1, #0
 800147c:	2077      	movs	r0, #119	; 0x77
 800147e:	f7ff ff23 	bl	80012c8 <SD_SendCmd>
 8001482:	4603      	mov	r3, r0
 8001484:	2b01      	cmp	r3, #1
 8001486:	d808      	bhi.n	800149a <SD_disk_initialize+0x12e>
 8001488:	2100      	movs	r1, #0
 800148a:	2069      	movs	r0, #105	; 0x69
 800148c:	f7ff ff1c 	bl	80012c8 <SD_SendCmd>
 8001490:	4603      	mov	r3, r0
 8001492:	2b01      	cmp	r3, #1
 8001494:	d801      	bhi.n	800149a <SD_disk_initialize+0x12e>
 8001496:	2302      	movs	r3, #2
 8001498:	e000      	b.n	800149c <SD_disk_initialize+0x130>
 800149a:	2301      	movs	r3, #1
 800149c:	73bb      	strb	r3, [r7, #14]

      do {
        if (type == 2)
 800149e:	7bbb      	ldrb	r3, [r7, #14]
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d10e      	bne.n	80014c2 <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 80014a4:	2100      	movs	r1, #0
 80014a6:	2077      	movs	r0, #119	; 0x77
 80014a8:	f7ff ff0e 	bl	80012c8 <SD_SendCmd>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b01      	cmp	r3, #1
 80014b0:	d80e      	bhi.n	80014d0 <SD_disk_initialize+0x164>
 80014b2:	2100      	movs	r1, #0
 80014b4:	2069      	movs	r0, #105	; 0x69
 80014b6:	f7ff ff07 	bl	80012c8 <SD_SendCmd>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d107      	bne.n	80014d0 <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 80014c0:	e00d      	b.n	80014de <SD_disk_initialize+0x172>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 80014c2:	2100      	movs	r1, #0
 80014c4:	2041      	movs	r0, #65	; 0x41
 80014c6:	f7ff feff 	bl	80012c8 <SD_SendCmd>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d005      	beq.n	80014dc <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (Timer1);
 80014d0:	4b19      	ldr	r3, [pc, #100]	; (8001538 <SD_disk_initialize+0x1cc>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d1e1      	bne.n	800149e <SD_disk_initialize+0x132>
 80014da:	e000      	b.n	80014de <SD_disk_initialize+0x172>
            break; /* CMD1 */
 80014dc:	bf00      	nop

      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0)
 80014de:	4b16      	ldr	r3, [pc, #88]	; (8001538 <SD_disk_initialize+0x1cc>)
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d007      	beq.n	80014f8 <SD_disk_initialize+0x18c>
 80014e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014ec:	2050      	movs	r0, #80	; 0x50
 80014ee:	f7ff feeb 	bl	80012c8 <SD_SendCmd>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <SD_disk_initialize+0x190>
      {
        /*    */
        type = 0;
 80014f8:	2300      	movs	r3, #0
 80014fa:	73bb      	strb	r3, [r7, #14]
      }
    }
  }

  CardType = type;
 80014fc:	4a0f      	ldr	r2, [pc, #60]	; (800153c <SD_disk_initialize+0x1d0>)
 80014fe:	7bbb      	ldrb	r3, [r7, #14]
 8001500:	7013      	strb	r3, [r2, #0]

  DESELECT();
 8001502:	f7ff fd85 	bl	8001010 <DESELECT>

  SPI_RxByte(); /* Idle   (Release DO) */
 8001506:	f7ff fda9 	bl	800105c <SPI_RxByte>

  if (type)
 800150a:	7bbb      	ldrb	r3, [r7, #14]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d008      	beq.n	8001522 <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT;
 8001510:	4b08      	ldr	r3, [pc, #32]	; (8001534 <SD_disk_initialize+0x1c8>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	b2db      	uxtb	r3, r3
 8001516:	f023 0301 	bic.w	r3, r3, #1
 800151a:	b2da      	uxtb	r2, r3
 800151c:	4b05      	ldr	r3, [pc, #20]	; (8001534 <SD_disk_initialize+0x1c8>)
 800151e:	701a      	strb	r2, [r3, #0]
 8001520:	e001      	b.n	8001526 <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 8001522:	f7ff fe2f 	bl	8001184 <SD_PowerOff>
  }

  return Stat;
 8001526:	4b03      	ldr	r3, [pc, #12]	; (8001534 <SD_disk_initialize+0x1c8>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	b2db      	uxtb	r3, r3
}
 800152c:	4618      	mov	r0, r3
 800152e:	3714      	adds	r7, #20
 8001530:	46bd      	mov	sp, r7
 8001532:	bd90      	pop	{r4, r7, pc}
 8001534:	20000000 	.word	0x20000000
 8001538:	200008e5 	.word	0x200008e5
 800153c:	20000220 	.word	0x20000220

08001540 <SD_disk_status>:

/*    */
DSTATUS SD_disk_status(BYTE drv)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	4603      	mov	r3, r0
 8001548:	71fb      	strb	r3, [r7, #7]
  if (drv)
 800154a:	79fb      	ldrb	r3, [r7, #7]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <SD_disk_status+0x14>
    return STA_NOINIT;
 8001550:	2301      	movs	r3, #1
 8001552:	e002      	b.n	800155a <SD_disk_status+0x1a>

  return Stat;
 8001554:	4b04      	ldr	r3, [pc, #16]	; (8001568 <SD_disk_status+0x28>)
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	b2db      	uxtb	r3, r3
}
 800155a:	4618      	mov	r0, r3
 800155c:	370c      	adds	r7, #12
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	20000000 	.word	0x20000000

0800156c <SD_disk_read>:

/*   */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	60b9      	str	r1, [r7, #8]
 8001574:	607a      	str	r2, [r7, #4]
 8001576:	603b      	str	r3, [r7, #0]
 8001578:	4603      	mov	r3, r0
 800157a:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 800157c:	7bfb      	ldrb	r3, [r7, #15]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d102      	bne.n	8001588 <SD_disk_read+0x1c>
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d101      	bne.n	800158c <SD_disk_read+0x20>
    return RES_PARERR;
 8001588:	2304      	movs	r3, #4
 800158a:	e051      	b.n	8001630 <SD_disk_read+0xc4>

  if (Stat & STA_NOINIT)
 800158c:	4b2a      	ldr	r3, [pc, #168]	; (8001638 <SD_disk_read+0xcc>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	b2db      	uxtb	r3, r3
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <SD_disk_read+0x32>
    return RES_NOTRDY;
 800159a:	2303      	movs	r3, #3
 800159c:	e048      	b.n	8001630 <SD_disk_read+0xc4>

  if (!(CardType & 4))
 800159e:	4b27      	ldr	r3, [pc, #156]	; (800163c <SD_disk_read+0xd0>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	f003 0304 	and.w	r3, r3, #4
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d102      	bne.n	80015b0 <SD_disk_read+0x44>
    sector *= 512;      /*  sector Byte addressing   */
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	025b      	lsls	r3, r3, #9
 80015ae:	607b      	str	r3, [r7, #4]

  SELECT();
 80015b0:	f7ff fd22 	bl	8000ff8 <SELECT>

  if (count == 1)
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d111      	bne.n	80015de <SD_disk_read+0x72>
  {
    /*    */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 80015ba:	6879      	ldr	r1, [r7, #4]
 80015bc:	2051      	movs	r0, #81	; 0x51
 80015be:	f7ff fe83 	bl	80012c8 <SD_SendCmd>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d129      	bne.n	800161c <SD_disk_read+0xb0>
 80015c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015cc:	68b8      	ldr	r0, [r7, #8]
 80015ce:	f7ff fdf1 	bl	80011b4 <SD_RxDataBlock>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d021      	beq.n	800161c <SD_disk_read+0xb0>
      count = 0;
 80015d8:	2300      	movs	r3, #0
 80015da:	603b      	str	r3, [r7, #0]
 80015dc:	e01e      	b.n	800161c <SD_disk_read+0xb0>
  }
  else
  {
    /*    */
    if (SD_SendCmd(CMD18, sector) == 0)
 80015de:	6879      	ldr	r1, [r7, #4]
 80015e0:	2052      	movs	r0, #82	; 0x52
 80015e2:	f7ff fe71 	bl	80012c8 <SD_SendCmd>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d117      	bne.n	800161c <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512))
 80015ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015f0:	68b8      	ldr	r0, [r7, #8]
 80015f2:	f7ff fddf 	bl	80011b4 <SD_RxDataBlock>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d00a      	beq.n	8001612 <SD_disk_read+0xa6>
          break;

        buff += 512;
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001602:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	3b01      	subs	r3, #1
 8001608:	603b      	str	r3, [r7, #0]
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d1ed      	bne.n	80015ec <SD_disk_read+0x80>
 8001610:	e000      	b.n	8001614 <SD_disk_read+0xa8>
          break;
 8001612:	bf00      	nop

      /* STOP_TRANSMISSION,     ,    */
      SD_SendCmd(CMD12, 0);
 8001614:	2100      	movs	r1, #0
 8001616:	204c      	movs	r0, #76	; 0x4c
 8001618:	f7ff fe56 	bl	80012c8 <SD_SendCmd>
    }
  }

  DESELECT();
 800161c:	f7ff fcf8 	bl	8001010 <DESELECT>
  SPI_RxByte(); /* Idle (Release DO) */
 8001620:	f7ff fd1c 	bl	800105c <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	2b00      	cmp	r3, #0
 8001628:	bf14      	ite	ne
 800162a:	2301      	movne	r3, #1
 800162c:	2300      	moveq	r3, #0
 800162e:	b2db      	uxtb	r3, r3
}
 8001630:	4618      	mov	r0, r3
 8001632:	3710      	adds	r7, #16
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	20000000 	.word	0x20000000
 800163c:	20000220 	.word	0x20000220

08001640 <SD_disk_write>:

/*   */
#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	60b9      	str	r1, [r7, #8]
 8001648:	607a      	str	r2, [r7, #4]
 800164a:	603b      	str	r3, [r7, #0]
 800164c:	4603      	mov	r3, r0
 800164e:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8001650:	7bfb      	ldrb	r3, [r7, #15]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d102      	bne.n	800165c <SD_disk_write+0x1c>
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d101      	bne.n	8001660 <SD_disk_write+0x20>
    return RES_PARERR;
 800165c:	2304      	movs	r3, #4
 800165e:	e06b      	b.n	8001738 <SD_disk_write+0xf8>

  if (Stat & STA_NOINIT)
 8001660:	4b37      	ldr	r3, [pc, #220]	; (8001740 <SD_disk_write+0x100>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	b2db      	uxtb	r3, r3
 8001666:	f003 0301 	and.w	r3, r3, #1
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <SD_disk_write+0x32>
    return RES_NOTRDY;
 800166e:	2303      	movs	r3, #3
 8001670:	e062      	b.n	8001738 <SD_disk_write+0xf8>

  if (Stat & STA_PROTECT)
 8001672:	4b33      	ldr	r3, [pc, #204]	; (8001740 <SD_disk_write+0x100>)
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	b2db      	uxtb	r3, r3
 8001678:	f003 0304 	and.w	r3, r3, #4
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <SD_disk_write+0x44>
    return RES_WRPRT;
 8001680:	2302      	movs	r3, #2
 8001682:	e059      	b.n	8001738 <SD_disk_write+0xf8>

  if (!(CardType & 4))
 8001684:	4b2f      	ldr	r3, [pc, #188]	; (8001744 <SD_disk_write+0x104>)
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	f003 0304 	and.w	r3, r3, #4
 800168c:	2b00      	cmp	r3, #0
 800168e:	d102      	bne.n	8001696 <SD_disk_write+0x56>
    sector *= 512; /*  sector Byte addressing   */
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	025b      	lsls	r3, r3, #9
 8001694:	607b      	str	r3, [r7, #4]

  SELECT();
 8001696:	f7ff fcaf 	bl	8000ff8 <SELECT>

  if (count == 1)
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	2b01      	cmp	r3, #1
 800169e:	d110      	bne.n	80016c2 <SD_disk_write+0x82>
  {
    /*    */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 80016a0:	6879      	ldr	r1, [r7, #4]
 80016a2:	2058      	movs	r0, #88	; 0x58
 80016a4:	f7ff fe10 	bl	80012c8 <SD_SendCmd>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d13a      	bne.n	8001724 <SD_disk_write+0xe4>
 80016ae:	21fe      	movs	r1, #254	; 0xfe
 80016b0:	68b8      	ldr	r0, [r7, #8]
 80016b2:	f7ff fdb5 	bl	8001220 <SD_TxDataBlock>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d033      	beq.n	8001724 <SD_disk_write+0xe4>
      count = 0;
 80016bc:	2300      	movs	r3, #0
 80016be:	603b      	str	r3, [r7, #0]
 80016c0:	e030      	b.n	8001724 <SD_disk_write+0xe4>
  }
  else
  {
    /*    */
    if (CardType & 2)
 80016c2:	4b20      	ldr	r3, [pc, #128]	; (8001744 <SD_disk_write+0x104>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	f003 0302 	and.w	r3, r3, #2
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d007      	beq.n	80016de <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 80016ce:	2100      	movs	r1, #0
 80016d0:	2077      	movs	r0, #119	; 0x77
 80016d2:	f7ff fdf9 	bl	80012c8 <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 80016d6:	6839      	ldr	r1, [r7, #0]
 80016d8:	2057      	movs	r0, #87	; 0x57
 80016da:	f7ff fdf5 	bl	80012c8 <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 80016de:	6879      	ldr	r1, [r7, #4]
 80016e0:	2059      	movs	r0, #89	; 0x59
 80016e2:	f7ff fdf1 	bl	80012c8 <SD_SendCmd>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d11b      	bne.n	8001724 <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 80016ec:	21fc      	movs	r1, #252	; 0xfc
 80016ee:	68b8      	ldr	r0, [r7, #8]
 80016f0:	f7ff fd96 	bl	8001220 <SD_TxDataBlock>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d00a      	beq.n	8001710 <SD_disk_write+0xd0>
          break;

        buff += 512;
 80016fa:	68bb      	ldr	r3, [r7, #8]
 80016fc:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001700:	60bb      	str	r3, [r7, #8]
      } while (--count);
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	3b01      	subs	r3, #1
 8001706:	603b      	str	r3, [r7, #0]
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d1ee      	bne.n	80016ec <SD_disk_write+0xac>
 800170e:	e000      	b.n	8001712 <SD_disk_write+0xd2>
          break;
 8001710:	bf00      	nop

      if(!SD_TxDataBlock(0, 0xFD))
 8001712:	21fd      	movs	r1, #253	; 0xfd
 8001714:	2000      	movs	r0, #0
 8001716:	f7ff fd83 	bl	8001220 <SD_TxDataBlock>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d101      	bne.n	8001724 <SD_disk_write+0xe4>
      {
        count = 1;
 8001720:	2301      	movs	r3, #1
 8001722:	603b      	str	r3, [r7, #0]
      }
    }
  }

  DESELECT();
 8001724:	f7ff fc74 	bl	8001010 <DESELECT>
  SPI_RxByte();
 8001728:	f7ff fc98 	bl	800105c <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	2b00      	cmp	r3, #0
 8001730:	bf14      	ite	ne
 8001732:	2301      	movne	r3, #1
 8001734:	2300      	moveq	r3, #0
 8001736:	b2db      	uxtb	r3, r3
}
 8001738:	4618      	mov	r0, r3
 800173a:	3710      	adds	r7, #16
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	20000000 	.word	0x20000000
 8001744:	20000220 	.word	0x20000220

08001748 <SD_disk_ioctl>:
#endif /* _READONLY */

/*   */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8001748:	b590      	push	{r4, r7, lr}
 800174a:	b08b      	sub	sp, #44	; 0x2c
 800174c:	af00      	add	r7, sp, #0
 800174e:	4603      	mov	r3, r0
 8001750:	603a      	str	r2, [r7, #0]
 8001752:	71fb      	strb	r3, [r7, #7]
 8001754:	460b      	mov	r3, r1
 8001756:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	623b      	str	r3, [r7, #32]
  WORD csize;

  if (drv)
 800175c:	79fb      	ldrb	r3, [r7, #7]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 8001762:	2304      	movs	r3, #4
 8001764:	e11b      	b.n	800199e <SD_disk_ioctl+0x256>

  res = RES_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (ctrl == CTRL_POWER)
 800176c:	79bb      	ldrb	r3, [r7, #6]
 800176e:	2b05      	cmp	r3, #5
 8001770:	d129      	bne.n	80017c6 <SD_disk_ioctl+0x7e>
  {
    switch (*ptr)
 8001772:	6a3b      	ldr	r3, [r7, #32]
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	2b02      	cmp	r3, #2
 8001778:	d017      	beq.n	80017aa <SD_disk_ioctl+0x62>
 800177a:	2b02      	cmp	r3, #2
 800177c:	dc1f      	bgt.n	80017be <SD_disk_ioctl+0x76>
 800177e:	2b00      	cmp	r3, #0
 8001780:	d002      	beq.n	8001788 <SD_disk_ioctl+0x40>
 8001782:	2b01      	cmp	r3, #1
 8001784:	d00b      	beq.n	800179e <SD_disk_ioctl+0x56>
 8001786:	e01a      	b.n	80017be <SD_disk_ioctl+0x76>
    {
    case 0:
      if (SD_CheckPower())
 8001788:	f7ff fd08 	bl	800119c <SD_CheckPower>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <SD_disk_ioctl+0x4e>
        SD_PowerOff();          /* Power Off */
 8001792:	f7ff fcf7 	bl	8001184 <SD_PowerOff>
      res = RES_OK;
 8001796:	2300      	movs	r3, #0
 8001798:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800179c:	e0fd      	b.n	800199a <SD_disk_ioctl+0x252>
    case 1:
      SD_PowerOn();             /* Power On */
 800179e:	f7ff fca5 	bl	80010ec <SD_PowerOn>
      res = RES_OK;
 80017a2:	2300      	movs	r3, #0
 80017a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80017a8:	e0f7      	b.n	800199a <SD_disk_ioctl+0x252>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 80017aa:	6a3b      	ldr	r3, [r7, #32]
 80017ac:	1c5c      	adds	r4, r3, #1
 80017ae:	f7ff fcf5 	bl	800119c <SD_CheckPower>
 80017b2:	4603      	mov	r3, r0
 80017b4:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 80017b6:	2300      	movs	r3, #0
 80017b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80017bc:	e0ed      	b.n	800199a <SD_disk_ioctl+0x252>
    default:
      res = RES_PARERR;
 80017be:	2304      	movs	r3, #4
 80017c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80017c4:	e0e9      	b.n	800199a <SD_disk_ioctl+0x252>
    }
  }
  else
  {
    if (Stat & STA_NOINIT)
 80017c6:	4b78      	ldr	r3, [pc, #480]	; (80019a8 <SD_disk_ioctl+0x260>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	f003 0301 	and.w	r3, r3, #1
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <SD_disk_ioctl+0x90>
      return RES_NOTRDY;
 80017d4:	2303      	movs	r3, #3
 80017d6:	e0e2      	b.n	800199e <SD_disk_ioctl+0x256>

    SELECT();
 80017d8:	f7ff fc0e 	bl	8000ff8 <SELECT>

    switch (ctrl)
 80017dc:	79bb      	ldrb	r3, [r7, #6]
 80017de:	2b0d      	cmp	r3, #13
 80017e0:	f200 80cc 	bhi.w	800197c <SD_disk_ioctl+0x234>
 80017e4:	a201      	add	r2, pc, #4	; (adr r2, 80017ec <SD_disk_ioctl+0xa4>)
 80017e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ea:	bf00      	nop
 80017ec:	080018e7 	.word	0x080018e7
 80017f0:	08001825 	.word	0x08001825
 80017f4:	080018d7 	.word	0x080018d7
 80017f8:	0800197d 	.word	0x0800197d
 80017fc:	0800197d 	.word	0x0800197d
 8001800:	0800197d 	.word	0x0800197d
 8001804:	0800197d 	.word	0x0800197d
 8001808:	0800197d 	.word	0x0800197d
 800180c:	0800197d 	.word	0x0800197d
 8001810:	0800197d 	.word	0x0800197d
 8001814:	0800197d 	.word	0x0800197d
 8001818:	080018f9 	.word	0x080018f9
 800181c:	0800191d 	.word	0x0800191d
 8001820:	08001941 	.word	0x08001941
    {
    case GET_SECTOR_COUNT:
      /* SD  Sector  (DWORD) */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8001824:	2100      	movs	r1, #0
 8001826:	2049      	movs	r0, #73	; 0x49
 8001828:	f7ff fd4e 	bl	80012c8 <SD_SendCmd>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	f040 80a8 	bne.w	8001984 <SD_disk_ioctl+0x23c>
 8001834:	f107 030c 	add.w	r3, r7, #12
 8001838:	2110      	movs	r1, #16
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff fcba 	bl	80011b4 <SD_RxDataBlock>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	f000 809e 	beq.w	8001984 <SD_disk_ioctl+0x23c>
      {
        if ((csd[0] >> 6) == 1)
 8001848:	7b3b      	ldrb	r3, [r7, #12]
 800184a:	099b      	lsrs	r3, r3, #6
 800184c:	b2db      	uxtb	r3, r3
 800184e:	2b01      	cmp	r3, #1
 8001850:	d10e      	bne.n	8001870 <SD_disk_ioctl+0x128>
        {
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8001852:	7d7b      	ldrb	r3, [r7, #21]
 8001854:	b29a      	uxth	r2, r3
 8001856:	7d3b      	ldrb	r3, [r7, #20]
 8001858:	b29b      	uxth	r3, r3
 800185a:	021b      	lsls	r3, r3, #8
 800185c:	b29b      	uxth	r3, r3
 800185e:	4413      	add	r3, r2
 8001860:	b29b      	uxth	r3, r3
 8001862:	3301      	adds	r3, #1
 8001864:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8001866:	8bfb      	ldrh	r3, [r7, #30]
 8001868:	029a      	lsls	r2, r3, #10
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	601a      	str	r2, [r3, #0]
 800186e:	e02e      	b.n	80018ce <SD_disk_ioctl+0x186>
        }
        else
        {
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001870:	7c7b      	ldrb	r3, [r7, #17]
 8001872:	f003 030f 	and.w	r3, r3, #15
 8001876:	b2da      	uxtb	r2, r3
 8001878:	7dbb      	ldrb	r3, [r7, #22]
 800187a:	09db      	lsrs	r3, r3, #7
 800187c:	b2db      	uxtb	r3, r3
 800187e:	4413      	add	r3, r2
 8001880:	b2da      	uxtb	r2, r3
 8001882:	7d7b      	ldrb	r3, [r7, #21]
 8001884:	005b      	lsls	r3, r3, #1
 8001886:	b2db      	uxtb	r3, r3
 8001888:	f003 0306 	and.w	r3, r3, #6
 800188c:	b2db      	uxtb	r3, r3
 800188e:	4413      	add	r3, r2
 8001890:	b2db      	uxtb	r3, r3
 8001892:	3302      	adds	r3, #2
 8001894:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001898:	7d3b      	ldrb	r3, [r7, #20]
 800189a:	099b      	lsrs	r3, r3, #6
 800189c:	b2db      	uxtb	r3, r3
 800189e:	b29a      	uxth	r2, r3
 80018a0:	7cfb      	ldrb	r3, [r7, #19]
 80018a2:	b29b      	uxth	r3, r3
 80018a4:	009b      	lsls	r3, r3, #2
 80018a6:	b29b      	uxth	r3, r3
 80018a8:	4413      	add	r3, r2
 80018aa:	b29a      	uxth	r2, r3
 80018ac:	7cbb      	ldrb	r3, [r7, #18]
 80018ae:	029b      	lsls	r3, r3, #10
 80018b0:	b29b      	uxth	r3, r3
 80018b2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80018b6:	b29b      	uxth	r3, r3
 80018b8:	4413      	add	r3, r2
 80018ba:	b29b      	uxth	r3, r3
 80018bc:	3301      	adds	r3, #1
 80018be:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 80018c0:	8bfa      	ldrh	r2, [r7, #30]
 80018c2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80018c6:	3b09      	subs	r3, #9
 80018c8:	409a      	lsls	r2, r3
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	601a      	str	r2, [r3, #0]
        }

        res = RES_OK;
 80018ce:	2300      	movs	r3, #0
 80018d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }
      break;
 80018d4:	e056      	b.n	8001984 <SD_disk_ioctl+0x23c>

    case GET_SECTOR_SIZE:
      /*    (WORD) */
      *(WORD*) buff = 512;
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018dc:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 80018de:	2300      	movs	r3, #0
 80018e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80018e4:	e055      	b.n	8001992 <SD_disk_ioctl+0x24a>

    case CTRL_SYNC:
      /*   */
      if (SD_ReadyWait() == 0xFF)
 80018e6:	f7ff fbe5 	bl	80010b4 <SD_ReadyWait>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2bff      	cmp	r3, #255	; 0xff
 80018ee:	d14b      	bne.n	8001988 <SD_disk_ioctl+0x240>
        res = RES_OK;
 80018f0:	2300      	movs	r3, #0
 80018f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80018f6:	e047      	b.n	8001988 <SD_disk_ioctl+0x240>

    case MMC_GET_CSD:
      /* CSD   (16 bytes) */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 80018f8:	2100      	movs	r1, #0
 80018fa:	2049      	movs	r0, #73	; 0x49
 80018fc:	f7ff fce4 	bl	80012c8 <SD_SendCmd>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d142      	bne.n	800198c <SD_disk_ioctl+0x244>
 8001906:	2110      	movs	r1, #16
 8001908:	6a38      	ldr	r0, [r7, #32]
 800190a:	f7ff fc53 	bl	80011b4 <SD_RxDataBlock>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d03b      	beq.n	800198c <SD_disk_ioctl+0x244>
        res = RES_OK;
 8001914:	2300      	movs	r3, #0
 8001916:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800191a:	e037      	b.n	800198c <SD_disk_ioctl+0x244>

    case MMC_GET_CID:
      /* CID   (16 bytes) */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 800191c:	2100      	movs	r1, #0
 800191e:	204a      	movs	r0, #74	; 0x4a
 8001920:	f7ff fcd2 	bl	80012c8 <SD_SendCmd>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d132      	bne.n	8001990 <SD_disk_ioctl+0x248>
 800192a:	2110      	movs	r1, #16
 800192c:	6a38      	ldr	r0, [r7, #32]
 800192e:	f7ff fc41 	bl	80011b4 <SD_RxDataBlock>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d02b      	beq.n	8001990 <SD_disk_ioctl+0x248>
        res = RES_OK;
 8001938:	2300      	movs	r3, #0
 800193a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800193e:	e027      	b.n	8001990 <SD_disk_ioctl+0x248>

    case MMC_GET_OCR:
      /* OCR   (4 bytes) */
      if (SD_SendCmd(CMD58, 0) == 0)
 8001940:	2100      	movs	r1, #0
 8001942:	207a      	movs	r0, #122	; 0x7a
 8001944:	f7ff fcc0 	bl	80012c8 <SD_SendCmd>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d116      	bne.n	800197c <SD_disk_ioctl+0x234>
      {
        for (n = 0; n < 4; n++)
 800194e:	2300      	movs	r3, #0
 8001950:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001954:	e00b      	b.n	800196e <SD_disk_ioctl+0x226>
        {
          *ptr++ = SPI_RxByte();
 8001956:	6a3c      	ldr	r4, [r7, #32]
 8001958:	1c63      	adds	r3, r4, #1
 800195a:	623b      	str	r3, [r7, #32]
 800195c:	f7ff fb7e 	bl	800105c <SPI_RxByte>
 8001960:	4603      	mov	r3, r0
 8001962:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8001964:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001968:	3301      	adds	r3, #1
 800196a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800196e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001972:	2b03      	cmp	r3, #3
 8001974:	d9ef      	bls.n	8001956 <SD_disk_ioctl+0x20e>
        }

        res = RES_OK;
 8001976:	2300      	movs	r3, #0
 8001978:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }

    default:
      res = RES_PARERR;
 800197c:	2304      	movs	r3, #4
 800197e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001982:	e006      	b.n	8001992 <SD_disk_ioctl+0x24a>
      break;
 8001984:	bf00      	nop
 8001986:	e004      	b.n	8001992 <SD_disk_ioctl+0x24a>
      break;
 8001988:	bf00      	nop
 800198a:	e002      	b.n	8001992 <SD_disk_ioctl+0x24a>
      break;
 800198c:	bf00      	nop
 800198e:	e000      	b.n	8001992 <SD_disk_ioctl+0x24a>
      break;
 8001990:	bf00      	nop
    }

    DESELECT();
 8001992:	f7ff fb3d 	bl	8001010 <DESELECT>
    SPI_RxByte();
 8001996:	f7ff fb61 	bl	800105c <SPI_RxByte>
  }

  return res;
 800199a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800199e:	4618      	mov	r0, r3
 80019a0:	372c      	adds	r7, #44	; 0x2c
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd90      	pop	{r4, r7, pc}
 80019a6:	bf00      	nop
 80019a8:	20000000 	.word	0x20000000

080019ac <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b086      	sub	sp, #24
 80019b0:	af02      	add	r7, sp, #8
 80019b2:	4603      	mov	r3, r0
 80019b4:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 80019b6:	79fb      	ldrb	r3, [r7, #7]
 80019b8:	f023 030f 	bic.w	r3, r3, #15
 80019bc:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80019be:	79fb      	ldrb	r3, [r7, #7]
 80019c0:	011b      	lsls	r3, r3, #4
 80019c2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80019c4:	7bfb      	ldrb	r3, [r7, #15]
 80019c6:	f043 030c 	orr.w	r3, r3, #12
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80019ce:	7bfb      	ldrb	r3, [r7, #15]
 80019d0:	f043 0308 	orr.w	r3, r3, #8
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 80019d8:	7bbb      	ldrb	r3, [r7, #14]
 80019da:	f043 030c 	orr.w	r3, r3, #12
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 80019e2:	7bbb      	ldrb	r3, [r7, #14]
 80019e4:	f043 0308 	orr.w	r3, r3, #8
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80019ec:	f107 0208 	add.w	r2, r7, #8
 80019f0:	2364      	movs	r3, #100	; 0x64
 80019f2:	9300      	str	r3, [sp, #0]
 80019f4:	2304      	movs	r3, #4
 80019f6:	214e      	movs	r1, #78	; 0x4e
 80019f8:	4803      	ldr	r0, [pc, #12]	; (8001a08 <lcd_send_cmd+0x5c>)
 80019fa:	f003 fe75 	bl	80056e8 <HAL_I2C_Master_Transmit>
}
 80019fe:	bf00      	nop
 8001a00:	3710      	adds	r7, #16
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	200002f0 	.word	0x200002f0

08001a0c <lcd_send_data>:

void lcd_send_data (char data)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af02      	add	r7, sp, #8
 8001a12:	4603      	mov	r3, r0
 8001a14:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8001a16:	79fb      	ldrb	r3, [r7, #7]
 8001a18:	f023 030f 	bic.w	r3, r3, #15
 8001a1c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
 8001a20:	011b      	lsls	r3, r3, #4
 8001a22:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 8001a24:	7bfb      	ldrb	r3, [r7, #15]
 8001a26:	f043 030d 	orr.w	r3, r3, #13
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 8001a2e:	7bfb      	ldrb	r3, [r7, #15]
 8001a30:	f043 0309 	orr.w	r3, r3, #9
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 8001a38:	7bbb      	ldrb	r3, [r7, #14]
 8001a3a:	f043 030d 	orr.w	r3, r3, #13
 8001a3e:	b2db      	uxtb	r3, r3
 8001a40:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1sssssssss
 8001a42:	7bbb      	ldrb	r3, [r7, #14]
 8001a44:	f043 0309 	orr.w	r3, r3, #9
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001a4c:	f107 0208 	add.w	r2, r7, #8
 8001a50:	2364      	movs	r3, #100	; 0x64
 8001a52:	9300      	str	r3, [sp, #0]
 8001a54:	2304      	movs	r3, #4
 8001a56:	214e      	movs	r1, #78	; 0x4e
 8001a58:	4803      	ldr	r0, [pc, #12]	; (8001a68 <lcd_send_data+0x5c>)
 8001a5a:	f003 fe45 	bl	80056e8 <HAL_I2C_Master_Transmit>
}
 8001a5e:	bf00      	nop
 8001a60:	3710      	adds	r7, #16
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	200002f0 	.word	0x200002f0

08001a6c <lcd_clear>:

void lcd_clear (void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x00);
 8001a72:	2000      	movs	r0, #0
 8001a74:	f7ff ff9a 	bl	80019ac <lcd_send_cmd>
	for (int i=0; i<100; i++)
 8001a78:	2300      	movs	r3, #0
 8001a7a:	607b      	str	r3, [r7, #4]
 8001a7c:	e005      	b.n	8001a8a <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8001a7e:	2020      	movs	r0, #32
 8001a80:	f7ff ffc4 	bl	8001a0c <lcd_send_data>
	for (int i=0; i<100; i++)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	3301      	adds	r3, #1
 8001a88:	607b      	str	r3, [r7, #4]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2b63      	cmp	r3, #99	; 0x63
 8001a8e:	ddf6      	ble.n	8001a7e <lcd_clear+0x12>
	}
}
 8001a90:	bf00      	nop
 8001a92:	bf00      	nop
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <lcd_init>:

void lcd_init (void)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001a9e:	2032      	movs	r0, #50	; 0x32
 8001aa0:	f002 f9ac 	bl	8003dfc <HAL_Delay>
	lcd_send_cmd (0x30);
 8001aa4:	2030      	movs	r0, #48	; 0x30
 8001aa6:	f7ff ff81 	bl	80019ac <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001aaa:	2005      	movs	r0, #5
 8001aac:	f002 f9a6 	bl	8003dfc <HAL_Delay>
	lcd_send_cmd (0x30);
 8001ab0:	2030      	movs	r0, #48	; 0x30
 8001ab2:	f7ff ff7b 	bl	80019ac <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8001ab6:	2001      	movs	r0, #1
 8001ab8:	f002 f9a0 	bl	8003dfc <HAL_Delay>
	lcd_send_cmd (0x30);
 8001abc:	2030      	movs	r0, #48	; 0x30
 8001abe:	f7ff ff75 	bl	80019ac <lcd_send_cmd>
	HAL_Delay(10);
 8001ac2:	200a      	movs	r0, #10
 8001ac4:	f002 f99a 	bl	8003dfc <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8001ac8:	2020      	movs	r0, #32
 8001aca:	f7ff ff6f 	bl	80019ac <lcd_send_cmd>
	HAL_Delay(10);
 8001ace:	200a      	movs	r0, #10
 8001ad0:	f002 f994 	bl	8003dfc <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001ad4:	2028      	movs	r0, #40	; 0x28
 8001ad6:	f7ff ff69 	bl	80019ac <lcd_send_cmd>
	HAL_Delay(1);
 8001ada:	2001      	movs	r0, #1
 8001adc:	f002 f98e 	bl	8003dfc <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001ae0:	2008      	movs	r0, #8
 8001ae2:	f7ff ff63 	bl	80019ac <lcd_send_cmd>
	HAL_Delay(1);
 8001ae6:	2001      	movs	r0, #1
 8001ae8:	f002 f988 	bl	8003dfc <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001aec:	2001      	movs	r0, #1
 8001aee:	f7ff ff5d 	bl	80019ac <lcd_send_cmd>
	HAL_Delay(1);
 8001af2:	2001      	movs	r0, #1
 8001af4:	f002 f982 	bl	8003dfc <HAL_Delay>
	HAL_Delay(1);
 8001af8:	2001      	movs	r0, #1
 8001afa:	f002 f97f 	bl	8003dfc <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001afe:	2006      	movs	r0, #6
 8001b00:	f7ff ff54 	bl	80019ac <lcd_send_cmd>
	HAL_Delay(1);
 8001b04:	2001      	movs	r0, #1
 8001b06:	f002 f979 	bl	8003dfc <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001b0a:	200c      	movs	r0, #12
 8001b0c:	f7ff ff4e 	bl	80019ac <lcd_send_cmd>
}
 8001b10:	bf00      	nop
 8001b12:	bd80      	pop	{r7, pc}

08001b14 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001b1c:	e006      	b.n	8001b2c <lcd_send_string+0x18>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	1c5a      	adds	r2, r3, #1
 8001b22:	607a      	str	r2, [r7, #4]
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7ff ff70 	bl	8001a0c <lcd_send_data>
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d1f4      	bne.n	8001b1e <lcd_send_string+0xa>
}
 8001b34:	bf00      	nop
 8001b36:	bf00      	nop
 8001b38:	3708      	adds	r7, #8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
	...

08001b40 <Rotary_init>:

extern void Read_SetPoint(Save_Flash_Type tp);
extern void Save_SetPoint();

void Rotary_init()
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
	rotary_first_value = HAL_GPIO_ReadPin(GPIOE, Rotary_CLK_Pin);
 8001b44:	2180      	movs	r1, #128	; 0x80
 8001b46:	4804      	ldr	r0, [pc, #16]	; (8001b58 <Rotary_init+0x18>)
 8001b48:	f003 fc3e 	bl	80053c8 <HAL_GPIO_ReadPin>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	461a      	mov	r2, r3
 8001b50:	4b02      	ldr	r3, [pc, #8]	; (8001b5c <Rotary_init+0x1c>)
 8001b52:	601a      	str	r2, [r3, #0]
}
 8001b54:	bf00      	nop
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	20000240 	.word	0x20000240

08001b60 <Rotary_volum>:
int  Rotary_volum()
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
	rotary_curent_value = HAL_GPIO_ReadPin(GPIOE, Rotary_CLK_Pin);
 8001b64:	2180      	movs	r1, #128	; 0x80
 8001b66:	4817      	ldr	r0, [pc, #92]	; (8001bc4 <Rotary_volum+0x64>)
 8001b68:	f003 fc2e 	bl	80053c8 <HAL_GPIO_ReadPin>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	461a      	mov	r2, r3
 8001b70:	4b15      	ldr	r3, [pc, #84]	; (8001bc8 <Rotary_volum+0x68>)
 8001b72:	601a      	str	r2, [r3, #0]
	if (rotary_curent_value != rotary_first_value)
 8001b74:	4b14      	ldr	r3, [pc, #80]	; (8001bc8 <Rotary_volum+0x68>)
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	4b14      	ldr	r3, [pc, #80]	; (8001bcc <Rotary_volum+0x6c>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d019      	beq.n	8001bb4 <Rotary_volum+0x54>
	   {
	     if (HAL_GPIO_ReadPin(GPIOE, Rotary_DT_Pin) != rotary_curent_value)
 8001b80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b84:	480f      	ldr	r0, [pc, #60]	; (8001bc4 <Rotary_volum+0x64>)
 8001b86:	f003 fc1f 	bl	80053c8 <HAL_GPIO_ReadPin>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	4b0e      	ldr	r3, [pc, #56]	; (8001bc8 <Rotary_volum+0x68>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d007      	beq.n	8001ba6 <Rotary_volum+0x46>
	     {
	    	 lcd_clear();
 8001b96:	f7ff ff69 	bl	8001a6c <lcd_clear>
	    	 lcd_pointer_1 +=1;
 8001b9a:	4b0d      	ldr	r3, [pc, #52]	; (8001bd0 <Rotary_volum+0x70>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	3301      	adds	r3, #1
 8001ba0:	4a0b      	ldr	r2, [pc, #44]	; (8001bd0 <Rotary_volum+0x70>)
 8001ba2:	6013      	str	r3, [r2, #0]
 8001ba4:	e006      	b.n	8001bb4 <Rotary_volum+0x54>

	     }
	     else
	     {
	    	 lcd_clear();
 8001ba6:	f7ff ff61 	bl	8001a6c <lcd_clear>
	    	 lcd_pointer_1 -=1;
 8001baa:	4b09      	ldr	r3, [pc, #36]	; (8001bd0 <Rotary_volum+0x70>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	3b01      	subs	r3, #1
 8001bb0:	4a07      	ldr	r2, [pc, #28]	; (8001bd0 <Rotary_volum+0x70>)
 8001bb2:	6013      	str	r3, [r2, #0]
	     }
	   }
	rotary_first_value = rotary_curent_value;
 8001bb4:	4b04      	ldr	r3, [pc, #16]	; (8001bc8 <Rotary_volum+0x68>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a04      	ldr	r2, [pc, #16]	; (8001bcc <Rotary_volum+0x6c>)
 8001bba:	6013      	str	r3, [r2, #0]
	return lcd_pointer_1;
 8001bbc:	4b04      	ldr	r3, [pc, #16]	; (8001bd0 <Rotary_volum+0x70>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	20000244 	.word	0x20000244
 8001bcc:	20000240 	.word	0x20000240
 8001bd0:	20000238 	.word	0x20000238

08001bd4 <Push_Slect>:
void Push_Slect()
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
	  if(HAL_GPIO_ReadPin(GPIOE, Rotary_SW_Pin) == 0)
 8001bd8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001bdc:	4813      	ldr	r0, [pc, #76]	; (8001c2c <Push_Slect+0x58>)
 8001bde:	f003 fbf3 	bl	80053c8 <HAL_GPIO_ReadPin>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d11c      	bne.n	8001c22 <Push_Slect+0x4e>
	  		{
	  			HAL_Delay(20);
 8001be8:	2014      	movs	r0, #20
 8001bea:	f002 f907 	bl	8003dfc <HAL_Delay>
	  			if((HAL_GPIO_ReadPin(GPIOE, Rotary_SW_Pin) == 0) && (isPress == 0)) // nut nhan da bam
 8001bee:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001bf2:	480e      	ldr	r0, [pc, #56]	; (8001c2c <Push_Slect+0x58>)
 8001bf4:	f003 fbe8 	bl	80053c8 <HAL_GPIO_ReadPin>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d114      	bne.n	8001c28 <Push_Slect+0x54>
 8001bfe:	4b0c      	ldr	r3, [pc, #48]	; (8001c30 <Push_Slect+0x5c>)
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d110      	bne.n	8001c28 <Push_Slect+0x54>
	  			{
	  				lcd_clear();
 8001c06:	f7ff ff31 	bl	8001a6c <lcd_clear>
	  				Rpush_number++;
 8001c0a:	4b0a      	ldr	r3, [pc, #40]	; (8001c34 <Push_Slect+0x60>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	3301      	adds	r3, #1
 8001c10:	4a08      	ldr	r2, [pc, #32]	; (8001c34 <Push_Slect+0x60>)
 8001c12:	6013      	str	r3, [r2, #0]
	  				isPress = 1;
 8001c14:	4b06      	ldr	r3, [pc, #24]	; (8001c30 <Push_Slect+0x5c>)
 8001c16:	2201      	movs	r2, #1
 8001c18:	701a      	strb	r2, [r3, #0]
	  				button_flag = 0;
 8001c1a:	4b07      	ldr	r3, [pc, #28]	; (8001c38 <Push_Slect+0x64>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
	  			}
	  		}
	  		else{isPress = 0;}
}
 8001c20:	e002      	b.n	8001c28 <Push_Slect+0x54>
	  		else{isPress = 0;}
 8001c22:	4b03      	ldr	r3, [pc, #12]	; (8001c30 <Push_Slect+0x5c>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	701a      	strb	r2, [r3, #0]
}
 8001c28:	bf00      	nop
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	40021000 	.word	0x40021000
 8001c30:	2000023c 	.word	0x2000023c
 8001c34:	2000022c 	.word	0x2000022c
 8001c38:	20000230 	.word	0x20000230

08001c3c <Pointer_Status>:
void Pointer_Status(uint32_t volume)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
	if(volume > last)
 8001c44:	4b33      	ldr	r3, [pc, #204]	; (8001d14 <Pointer_Status+0xd8>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	687a      	ldr	r2, [r7, #4]
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	d905      	bls.n	8001c5a <Pointer_Status+0x1e>
	{
		pointer_position++;
 8001c4e:	4b32      	ldr	r3, [pc, #200]	; (8001d18 <Pointer_Status+0xdc>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	3301      	adds	r3, #1
 8001c54:	4a30      	ldr	r2, [pc, #192]	; (8001d18 <Pointer_Status+0xdc>)
 8001c56:	6013      	str	r3, [r2, #0]
 8001c58:	e009      	b.n	8001c6e <Pointer_Status+0x32>
	}
	else if(volume < last)
 8001c5a:	4b2e      	ldr	r3, [pc, #184]	; (8001d14 <Pointer_Status+0xd8>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	687a      	ldr	r2, [r7, #4]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d204      	bcs.n	8001c6e <Pointer_Status+0x32>
	{
		pointer_position--;
 8001c64:	4b2c      	ldr	r3, [pc, #176]	; (8001d18 <Pointer_Status+0xdc>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	3b01      	subs	r3, #1
 8001c6a:	4a2b      	ldr	r2, [pc, #172]	; (8001d18 <Pointer_Status+0xdc>)
 8001c6c:	6013      	str	r3, [r2, #0]
	}
	last = volume;
 8001c6e:	4a29      	ldr	r2, [pc, #164]	; (8001d14 <Pointer_Status+0xd8>)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6013      	str	r3, [r2, #0]

	switch(pointer_position)
 8001c74:	4b28      	ldr	r3, [pc, #160]	; (8001d18 <Pointer_Status+0xdc>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	2b08      	cmp	r3, #8
 8001c7a:	d838      	bhi.n	8001cee <Pointer_Status+0xb2>
 8001c7c:	a201      	add	r2, pc, #4	; (adr r2, 8001c84 <Pointer_Status+0x48>)
 8001c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c82:	bf00      	nop
 8001c84:	08001ca9 	.word	0x08001ca9
 8001c88:	08001cef 	.word	0x08001cef
 8001c8c:	08001cb7 	.word	0x08001cb7
 8001c90:	08001cef 	.word	0x08001cef
 8001c94:	08001cc5 	.word	0x08001cc5
 8001c98:	08001cef 	.word	0x08001cef
 8001c9c:	08001cd3 	.word	0x08001cd3
 8001ca0:	08001cef 	.word	0x08001cef
 8001ca4:	08001ce1 	.word	0x08001ce1
	{
		case 0:
			lcd_send_cmd(0x80 | 0x00); //PH
 8001ca8:	2080      	movs	r0, #128	; 0x80
 8001caa:	f7ff fe7f 	bl	80019ac <lcd_send_cmd>
			lcd_send_string("->");
 8001cae:	481b      	ldr	r0, [pc, #108]	; (8001d1c <Pointer_Status+0xe0>)
 8001cb0:	f7ff ff30 	bl	8001b14 <lcd_send_string>
			break;
 8001cb4:	e029      	b.n	8001d0a <Pointer_Status+0xce>
		case 2:
			lcd_send_cmd(0x80 | 0x40); //PH
 8001cb6:	20c0      	movs	r0, #192	; 0xc0
 8001cb8:	f7ff fe78 	bl	80019ac <lcd_send_cmd>
			lcd_send_string("->");
 8001cbc:	4817      	ldr	r0, [pc, #92]	; (8001d1c <Pointer_Status+0xe0>)
 8001cbe:	f7ff ff29 	bl	8001b14 <lcd_send_string>
			break;
 8001cc2:	e022      	b.n	8001d0a <Pointer_Status+0xce>
		case 4:
			lcd_send_cmd(0x80 | 0x14); //PH
 8001cc4:	2094      	movs	r0, #148	; 0x94
 8001cc6:	f7ff fe71 	bl	80019ac <lcd_send_cmd>
			lcd_send_string("->");
 8001cca:	4814      	ldr	r0, [pc, #80]	; (8001d1c <Pointer_Status+0xe0>)
 8001ccc:	f7ff ff22 	bl	8001b14 <lcd_send_string>
			break;
 8001cd0:	e01b      	b.n	8001d0a <Pointer_Status+0xce>
		case 6:
			lcd_send_cmd(0x80 | 0x54); //PH
 8001cd2:	20d4      	movs	r0, #212	; 0xd4
 8001cd4:	f7ff fe6a 	bl	80019ac <lcd_send_cmd>
			lcd_send_string("->");
 8001cd8:	4810      	ldr	r0, [pc, #64]	; (8001d1c <Pointer_Status+0xe0>)
 8001cda:	f7ff ff1b 	bl	8001b14 <lcd_send_string>
			break;
 8001cde:	e014      	b.n	8001d0a <Pointer_Status+0xce>
		case 8:
			if(Rpush_number == 2||3)
			{
				lcd_send_cmd(0x80 | 0x66);
 8001ce0:	20e6      	movs	r0, #230	; 0xe6
 8001ce2:	f7ff fe63 	bl	80019ac <lcd_send_cmd>
				lcd_send_string(">>");
 8001ce6:	480e      	ldr	r0, [pc, #56]	; (8001d20 <Pointer_Status+0xe4>)
 8001ce8:	f7ff ff14 	bl	8001b14 <lcd_send_string>
			}
			break;
 8001cec:	e00d      	b.n	8001d0a <Pointer_Status+0xce>

		default:
			if(pointer_position>9)
 8001cee:	4b0a      	ldr	r3, [pc, #40]	; (8001d18 <Pointer_Status+0xdc>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	2b09      	cmp	r3, #9
 8001cf4:	d908      	bls.n	8001d08 <Pointer_Status+0xcc>
			{
				pointer_position = 0;
 8001cf6:	4b08      	ldr	r3, [pc, #32]	; (8001d18 <Pointer_Status+0xdc>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
				lcd_send_cmd(0x80 | 0x00); //PH
 8001cfc:	2080      	movs	r0, #128	; 0x80
 8001cfe:	f7ff fe55 	bl	80019ac <lcd_send_cmd>
				lcd_send_string("->");
 8001d02:	4806      	ldr	r0, [pc, #24]	; (8001d1c <Pointer_Status+0xe0>)
 8001d04:	f7ff ff06 	bl	8001b14 <lcd_send_string>
			}
			break;
 8001d08:	bf00      	nop
	}
}
 8001d0a:	bf00      	nop
 8001d0c:	3708      	adds	r7, #8
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	20000224 	.word	0x20000224
 8001d18:	20000228 	.word	0x20000228
 8001d1c:	0800da70 	.word	0x0800da70
 8001d20:	0800da74 	.word	0x0800da74

08001d24 <Pointer_2_Status>:
void Pointer_2_Status(uint32_t line)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
	if(line == 0)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d106      	bne.n	8001d40 <Pointer_2_Status+0x1c>
		{
		lcd_send_cmd(0x80 | 0x0A); //PH
 8001d32:	208a      	movs	r0, #138	; 0x8a
 8001d34:	f7ff fe3a 	bl	80019ac <lcd_send_cmd>
		lcd_send_string("<");
 8001d38:	4812      	ldr	r0, [pc, #72]	; (8001d84 <Pointer_2_Status+0x60>)
 8001d3a:	f7ff feeb 	bl	8001b14 <lcd_send_string>
		else if(line == 6)
		{
		lcd_send_cmd(0x80 | 0x5E); //PH
		lcd_send_string("<");
		}
}
 8001d3e:	e01c      	b.n	8001d7a <Pointer_2_Status+0x56>
		else if(line == 2)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d106      	bne.n	8001d54 <Pointer_2_Status+0x30>
		lcd_send_cmd(0x80 | 0x4A); //PH
 8001d46:	20ca      	movs	r0, #202	; 0xca
 8001d48:	f7ff fe30 	bl	80019ac <lcd_send_cmd>
		lcd_send_string("<");
 8001d4c:	480d      	ldr	r0, [pc, #52]	; (8001d84 <Pointer_2_Status+0x60>)
 8001d4e:	f7ff fee1 	bl	8001b14 <lcd_send_string>
}
 8001d52:	e012      	b.n	8001d7a <Pointer_2_Status+0x56>
		else if(line == 4)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2b04      	cmp	r3, #4
 8001d58:	d106      	bne.n	8001d68 <Pointer_2_Status+0x44>
		lcd_send_cmd(0x80 | 0x1E); //PH
 8001d5a:	209e      	movs	r0, #158	; 0x9e
 8001d5c:	f7ff fe26 	bl	80019ac <lcd_send_cmd>
		lcd_send_string("<");
 8001d60:	4808      	ldr	r0, [pc, #32]	; (8001d84 <Pointer_2_Status+0x60>)
 8001d62:	f7ff fed7 	bl	8001b14 <lcd_send_string>
}
 8001d66:	e008      	b.n	8001d7a <Pointer_2_Status+0x56>
		else if(line == 6)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2b06      	cmp	r3, #6
 8001d6c:	d105      	bne.n	8001d7a <Pointer_2_Status+0x56>
		lcd_send_cmd(0x80 | 0x5E); //PH
 8001d6e:	20de      	movs	r0, #222	; 0xde
 8001d70:	f7ff fe1c 	bl	80019ac <lcd_send_cmd>
		lcd_send_string("<");
 8001d74:	4803      	ldr	r0, [pc, #12]	; (8001d84 <Pointer_2_Status+0x60>)
 8001d76:	f7ff fecd 	bl	8001b14 <lcd_send_string>
}
 8001d7a:	bf00      	nop
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	0800da78 	.word	0x0800da78

08001d88 <LCD_Menu_2_1>:
void LCD_Menu_2_1()
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b09a      	sub	sp, #104	; 0x68
 8001d8c:	af00      	add	r7, sp, #0
	char buffer_string[100];
	lcd_send_cmd(0x80 | 0x02); //PH
 8001d8e:	2082      	movs	r0, #130	; 0x82
 8001d90:	f7ff fe0c 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("PH:");
 8001d94:	4844      	ldr	r0, [pc, #272]	; (8001ea8 <LCD_Menu_2_1+0x120>)
 8001d96:	f7ff febd 	bl	8001b14 <lcd_send_string>
	lcd_send_cmd(0x80 | 0x42); //PH
 8001d9a:	20c2      	movs	r0, #194	; 0xc2
 8001d9c:	f7ff fe06 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("PH_Thr:");
 8001da0:	4842      	ldr	r0, [pc, #264]	; (8001eac <LCD_Menu_2_1+0x124>)
 8001da2:	f7ff feb7 	bl	8001b14 <lcd_send_string>
	lcd_send_cmd(0x80 | 0x16); //PH
 8001da6:	2096      	movs	r0, #150	; 0x96
 8001da8:	f7ff fe00 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("TDS:");
 8001dac:	4840      	ldr	r0, [pc, #256]	; (8001eb0 <LCD_Menu_2_1+0x128>)
 8001dae:	f7ff feb1 	bl	8001b14 <lcd_send_string>
	lcd_send_cmd(0x80 | 0x56); //PH
 8001db2:	20d6      	movs	r0, #214	; 0xd6
 8001db4:	f7ff fdfa 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("TDS_Thr:");
 8001db8:	483e      	ldr	r0, [pc, #248]	; (8001eb4 <LCD_Menu_2_1+0x12c>)
 8001dba:	f7ff feab 	bl	8001b14 <lcd_send_string>


	lcd_send_cmd(0x80 | 0x0B); //PH_Setpoint
 8001dbe:	208b      	movs	r0, #139	; 0x8b
 8001dc0:	f7ff fdf4 	bl	80019ac <lcd_send_cmd>
	sprintf(buffer_string,"%.2f",PH_SetPoint);
 8001dc4:	4b3c      	ldr	r3, [pc, #240]	; (8001eb8 <LCD_Menu_2_1+0x130>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7fe fbbd 	bl	8000548 <__aeabi_f2d>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	1d38      	adds	r0, r7, #4
 8001dd4:	4939      	ldr	r1, [pc, #228]	; (8001ebc <LCD_Menu_2_1+0x134>)
 8001dd6:	f008 f85b 	bl	8009e90 <siprintf>
	lcd_send_string(buffer_string);
 8001dda:	1d3b      	adds	r3, r7, #4
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7ff fe99 	bl	8001b14 <lcd_send_string>
	memset(buffer_string,0,strlen(buffer_string));
 8001de2:	1d3b      	adds	r3, r7, #4
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7fe f9f3 	bl	80001d0 <strlen>
 8001dea:	4602      	mov	r2, r0
 8001dec:	1d3b      	adds	r3, r7, #4
 8001dee:	2100      	movs	r1, #0
 8001df0:	4618      	mov	r0, r3
 8001df2:	f007 f9c5 	bl	8009180 <memset>


	lcd_send_cmd(0x80 | 0x4B); //PH_THR_Setpoint
 8001df6:	20cb      	movs	r0, #203	; 0xcb
 8001df8:	f7ff fdd8 	bl	80019ac <lcd_send_cmd>
	sprintf(buffer_string,"%.2f",PH_THR_SetPoint);
 8001dfc:	4b30      	ldr	r3, [pc, #192]	; (8001ec0 <LCD_Menu_2_1+0x138>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7fe fba1 	bl	8000548 <__aeabi_f2d>
 8001e06:	4602      	mov	r2, r0
 8001e08:	460b      	mov	r3, r1
 8001e0a:	1d38      	adds	r0, r7, #4
 8001e0c:	492b      	ldr	r1, [pc, #172]	; (8001ebc <LCD_Menu_2_1+0x134>)
 8001e0e:	f008 f83f 	bl	8009e90 <siprintf>
	lcd_send_string(buffer_string);
 8001e12:	1d3b      	adds	r3, r7, #4
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7ff fe7d 	bl	8001b14 <lcd_send_string>
	memset(buffer_string,0,strlen(buffer_string));
 8001e1a:	1d3b      	adds	r3, r7, #4
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7fe f9d7 	bl	80001d0 <strlen>
 8001e22:	4602      	mov	r2, r0
 8001e24:	1d3b      	adds	r3, r7, #4
 8001e26:	2100      	movs	r1, #0
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f007 f9a9 	bl	8009180 <memset>

	lcd_send_cmd(0x80 | 0x1F); //TDS_Setpoint
 8001e2e:	209f      	movs	r0, #159	; 0x9f
 8001e30:	f7ff fdbc 	bl	80019ac <lcd_send_cmd>
	sprintf(buffer_string,"%.2f",TDS_SetPoint);
 8001e34:	4b23      	ldr	r3, [pc, #140]	; (8001ec4 <LCD_Menu_2_1+0x13c>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7fe fb85 	bl	8000548 <__aeabi_f2d>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	460b      	mov	r3, r1
 8001e42:	1d38      	adds	r0, r7, #4
 8001e44:	491d      	ldr	r1, [pc, #116]	; (8001ebc <LCD_Menu_2_1+0x134>)
 8001e46:	f008 f823 	bl	8009e90 <siprintf>
	lcd_send_string(buffer_string);
 8001e4a:	1d3b      	adds	r3, r7, #4
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff fe61 	bl	8001b14 <lcd_send_string>
	memset(buffer_string,0,strlen(buffer_string));
 8001e52:	1d3b      	adds	r3, r7, #4
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7fe f9bb 	bl	80001d0 <strlen>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	1d3b      	adds	r3, r7, #4
 8001e5e:	2100      	movs	r1, #0
 8001e60:	4618      	mov	r0, r3
 8001e62:	f007 f98d 	bl	8009180 <memset>


	lcd_send_cmd(0x80 | 0x5F); //TDS_THR_Setpoint
 8001e66:	20df      	movs	r0, #223	; 0xdf
 8001e68:	f7ff fda0 	bl	80019ac <lcd_send_cmd>
	sprintf(buffer_string,"%.2f",TDS_THR_SetPoint);
 8001e6c:	4b16      	ldr	r3, [pc, #88]	; (8001ec8 <LCD_Menu_2_1+0x140>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7fe fb69 	bl	8000548 <__aeabi_f2d>
 8001e76:	4602      	mov	r2, r0
 8001e78:	460b      	mov	r3, r1
 8001e7a:	1d38      	adds	r0, r7, #4
 8001e7c:	490f      	ldr	r1, [pc, #60]	; (8001ebc <LCD_Menu_2_1+0x134>)
 8001e7e:	f008 f807 	bl	8009e90 <siprintf>
	lcd_send_string(buffer_string);
 8001e82:	1d3b      	adds	r3, r7, #4
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff fe45 	bl	8001b14 <lcd_send_string>
	memset(buffer_string,0,strlen(buffer_string));
 8001e8a:	1d3b      	adds	r3, r7, #4
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f7fe f99f 	bl	80001d0 <strlen>
 8001e92:	4602      	mov	r2, r0
 8001e94:	1d3b      	adds	r3, r7, #4
 8001e96:	2100      	movs	r1, #0
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f007 f971 	bl	8009180 <memset>
}
 8001e9e:	bf00      	nop
 8001ea0:	3768      	adds	r7, #104	; 0x68
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	0800da7c 	.word	0x0800da7c
 8001eac:	0800da80 	.word	0x0800da80
 8001eb0:	0800da88 	.word	0x0800da88
 8001eb4:	0800da90 	.word	0x0800da90
 8001eb8:	200004a0 	.word	0x200004a0
 8001ebc:	0800da9c 	.word	0x0800da9c
 8001ec0:	2000049c 	.word	0x2000049c
 8001ec4:	20000494 	.word	0x20000494
 8001ec8:	20000498 	.word	0x20000498

08001ecc <LCD_Menu_2_2>:
void LCD_Menu_2_2()
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x80 | 0x02); //PH
 8001ed0:	2082      	movs	r0, #130	; 0x82
 8001ed2:	f7ff fd6b 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("Pump 1:");
 8001ed6:	480b      	ldr	r0, [pc, #44]	; (8001f04 <LCD_Menu_2_2+0x38>)
 8001ed8:	f7ff fe1c 	bl	8001b14 <lcd_send_string>
	lcd_send_cmd(0x80 | 0x42); //PH
 8001edc:	20c2      	movs	r0, #194	; 0xc2
 8001ede:	f7ff fd65 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("Pump 2:");
 8001ee2:	4809      	ldr	r0, [pc, #36]	; (8001f08 <LCD_Menu_2_2+0x3c>)
 8001ee4:	f7ff fe16 	bl	8001b14 <lcd_send_string>
	lcd_send_cmd(0x80 | 0x16); //PH
 8001ee8:	2096      	movs	r0, #150	; 0x96
 8001eea:	f7ff fd5f 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("Pump 3:");
 8001eee:	4807      	ldr	r0, [pc, #28]	; (8001f0c <LCD_Menu_2_2+0x40>)
 8001ef0:	f7ff fe10 	bl	8001b14 <lcd_send_string>
	lcd_send_cmd(0x80 | 0x56); //PH
 8001ef4:	20d6      	movs	r0, #214	; 0xd6
 8001ef6:	f7ff fd59 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("Pump 4:");
 8001efa:	4805      	ldr	r0, [pc, #20]	; (8001f10 <LCD_Menu_2_2+0x44>)
 8001efc:	f7ff fe0a 	bl	8001b14 <lcd_send_string>
}
 8001f00:	bf00      	nop
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	0800daa4 	.word	0x0800daa4
 8001f08:	0800daac 	.word	0x0800daac
 8001f0c:	0800dab4 	.word	0x0800dab4
 8001f10:	0800dabc 	.word	0x0800dabc

08001f14 <LCD_Menu_2_3>:
void LCD_Menu_2_3()
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x80 | 0x02); //PH
 8001f18:	2082      	movs	r0, #130	; 0x82
 8001f1a:	f7ff fd47 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("PH:");
 8001f1e:	4807      	ldr	r0, [pc, #28]	; (8001f3c <LCD_Menu_2_3+0x28>)
 8001f20:	f7ff fdf8 	bl	8001b14 <lcd_send_string>
	lcd_send_cmd(0x80 | 0x42); //PH
 8001f24:	20c2      	movs	r0, #194	; 0xc2
 8001f26:	f7ff fd41 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("TDS:");
 8001f2a:	4805      	ldr	r0, [pc, #20]	; (8001f40 <LCD_Menu_2_3+0x2c>)
 8001f2c:	f7ff fdf2 	bl	8001b14 <lcd_send_string>
	lcd_send_cmd(0x80 | 0x16); //PH
 8001f30:	2096      	movs	r0, #150	; 0x96
 8001f32:	f7ff fd3b 	bl	80019ac <lcd_send_cmd>
}
 8001f36:	bf00      	nop
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	0800da7c 	.word	0x0800da7c
 8001f40:	0800da88 	.word	0x0800da88

08001f44 <LCD_Menu_2_4>:
void LCD_Menu_2_4()
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x80 | 0x02); //PH
 8001f48:	2082      	movs	r0, #130	; 0x82
 8001f4a:	f7ff fd2f 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("Go to the link:");
 8001f4e:	480b      	ldr	r0, [pc, #44]	; (8001f7c <LCD_Menu_2_4+0x38>)
 8001f50:	f7ff fde0 	bl	8001b14 <lcd_send_string>
	lcd_send_cmd(0x80 | 0x42); //PH
 8001f54:	20c2      	movs	r0, #194	; 0xc2
 8001f56:	f7ff fd29 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("setupwifi.com.vn");
 8001f5a:	4809      	ldr	r0, [pc, #36]	; (8001f80 <LCD_Menu_2_4+0x3c>)
 8001f5c:	f7ff fdda 	bl	8001b14 <lcd_send_string>
	lcd_send_cmd(0x80 | 0x16); //PH
 8001f60:	2096      	movs	r0, #150	; 0x96
 8001f62:	f7ff fd23 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("Start");
 8001f66:	4807      	ldr	r0, [pc, #28]	; (8001f84 <LCD_Menu_2_4+0x40>)
 8001f68:	f7ff fdd4 	bl	8001b14 <lcd_send_string>
	lcd_send_cmd(0x80 | 0x56); //PH
 8001f6c:	20d6      	movs	r0, #214	; 0xd6
 8001f6e:	f7ff fd1d 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("End");
 8001f72:	4805      	ldr	r0, [pc, #20]	; (8001f88 <LCD_Menu_2_4+0x44>)
 8001f74:	f7ff fdce 	bl	8001b14 <lcd_send_string>
}
 8001f78:	bf00      	nop
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	0800dac4 	.word	0x0800dac4
 8001f80:	0800dad4 	.word	0x0800dad4
 8001f84:	0800dae8 	.word	0x0800dae8
 8001f88:	0800daf0 	.word	0x0800daf0

08001f8c <LCD_Menu_1>:
void LCD_Menu_1()
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x80 | 0x02);
 8001f90:	2082      	movs	r0, #130	; 0x82
 8001f92:	f7ff fd0b 	bl	80019ac <lcd_send_cmd>
		lcd_send_string("Set point");
 8001f96:	480b      	ldr	r0, [pc, #44]	; (8001fc4 <LCD_Menu_1+0x38>)
 8001f98:	f7ff fdbc 	bl	8001b14 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x42);
 8001f9c:	20c2      	movs	r0, #194	; 0xc2
 8001f9e:	f7ff fd05 	bl	80019ac <lcd_send_cmd>
		lcd_send_string("Testing");
 8001fa2:	4809      	ldr	r0, [pc, #36]	; (8001fc8 <LCD_Menu_1+0x3c>)
 8001fa4:	f7ff fdb6 	bl	8001b14 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x16);
 8001fa8:	2096      	movs	r0, #150	; 0x96
 8001faa:	f7ff fcff 	bl	80019ac <lcd_send_cmd>
		lcd_send_string("Calibration sensor");
 8001fae:	4807      	ldr	r0, [pc, #28]	; (8001fcc <LCD_Menu_1+0x40>)
 8001fb0:	f7ff fdb0 	bl	8001b14 <lcd_send_string>
		lcd_send_cmd(0x80 | 0x56);
 8001fb4:	20d6      	movs	r0, #214	; 0xd6
 8001fb6:	f7ff fcf9 	bl	80019ac <lcd_send_cmd>
		lcd_send_string("Wifi Config");
 8001fba:	4805      	ldr	r0, [pc, #20]	; (8001fd0 <LCD_Menu_1+0x44>)
 8001fbc:	f7ff fdaa 	bl	8001b14 <lcd_send_string>
}
 8001fc0:	bf00      	nop
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	0800daf4 	.word	0x0800daf4
 8001fc8:	0800db00 	.word	0x0800db00
 8001fcc:	0800db08 	.word	0x0800db08
 8001fd0:	0800db1c 	.word	0x0800db1c

08001fd4 <LCD_Normal_Mode>:
void LCD_Normal_Mode()
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b09a      	sub	sp, #104	; 0x68
 8001fd8:	af00      	add	r7, sp, #0
	char String[100];
	sprintf(String,"PH  :%.2f   ",PH);
 8001fda:	4b2f      	ldr	r3, [pc, #188]	; (8002098 <LCD_Normal_Mode+0xc4>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7fe fab2 	bl	8000548 <__aeabi_f2d>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	460b      	mov	r3, r1
 8001fe8:	1d38      	adds	r0, r7, #4
 8001fea:	492c      	ldr	r1, [pc, #176]	; (800209c <LCD_Normal_Mode+0xc8>)
 8001fec:	f007 ff50 	bl	8009e90 <siprintf>
	lcd_send_cmd(0x80 | 0x03); //PH
 8001ff0:	2083      	movs	r0, #131	; 0x83
 8001ff2:	f7ff fcdb 	bl	80019ac <lcd_send_cmd>
	lcd_send_string(String) ;
 8001ff6:	1d3b      	adds	r3, r7, #4
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f7ff fd8b 	bl	8001b14 <lcd_send_string>
	memset(String,0,strlen(String));
 8001ffe:	1d3b      	adds	r3, r7, #4
 8002000:	4618      	mov	r0, r3
 8002002:	f7fe f8e5 	bl	80001d0 <strlen>
 8002006:	4602      	mov	r2, r0
 8002008:	1d3b      	adds	r3, r7, #4
 800200a:	2100      	movs	r1, #0
 800200c:	4618      	mov	r0, r3
 800200e:	f007 f8b7 	bl	8009180 <memset>

	sprintf(String,"TDS :%.0f   ",TDS);
 8002012:	4b23      	ldr	r3, [pc, #140]	; (80020a0 <LCD_Normal_Mode+0xcc>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4618      	mov	r0, r3
 8002018:	f7fe fa96 	bl	8000548 <__aeabi_f2d>
 800201c:	4602      	mov	r2, r0
 800201e:	460b      	mov	r3, r1
 8002020:	1d38      	adds	r0, r7, #4
 8002022:	4920      	ldr	r1, [pc, #128]	; (80020a4 <LCD_Normal_Mode+0xd0>)
 8002024:	f007 ff34 	bl	8009e90 <siprintf>
	lcd_send_cmd(0x80 | 0x43); //PH
 8002028:	20c3      	movs	r0, #195	; 0xc3
 800202a:	f7ff fcbf 	bl	80019ac <lcd_send_cmd>
	lcd_send_string(String);
 800202e:	1d3b      	adds	r3, r7, #4
 8002030:	4618      	mov	r0, r3
 8002032:	f7ff fd6f 	bl	8001b14 <lcd_send_string>
	memset(String,0,strlen(String));
 8002036:	1d3b      	adds	r3, r7, #4
 8002038:	4618      	mov	r0, r3
 800203a:	f7fe f8c9 	bl	80001d0 <strlen>
 800203e:	4602      	mov	r2, r0
 8002040:	1d3b      	adds	r3, r7, #4
 8002042:	2100      	movs	r1, #0
 8002044:	4618      	mov	r0, r3
 8002046:	f007 f89b 	bl	8009180 <memset>

	sprintf(String,"TEMP:%.2f   ",Temperature);
 800204a:	4b17      	ldr	r3, [pc, #92]	; (80020a8 <LCD_Normal_Mode+0xd4>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4618      	mov	r0, r3
 8002050:	f7fe fa7a 	bl	8000548 <__aeabi_f2d>
 8002054:	4602      	mov	r2, r0
 8002056:	460b      	mov	r3, r1
 8002058:	1d38      	adds	r0, r7, #4
 800205a:	4914      	ldr	r1, [pc, #80]	; (80020ac <LCD_Normal_Mode+0xd8>)
 800205c:	f007 ff18 	bl	8009e90 <siprintf>
	lcd_send_cmd(0x80 | 0x17); //PH
 8002060:	2097      	movs	r0, #151	; 0x97
 8002062:	f7ff fca3 	bl	80019ac <lcd_send_cmd>
	lcd_send_string(String);
 8002066:	1d3b      	adds	r3, r7, #4
 8002068:	4618      	mov	r0, r3
 800206a:	f7ff fd53 	bl	8001b14 <lcd_send_string>
	memset(String,0,strlen(String));
 800206e:	1d3b      	adds	r3, r7, #4
 8002070:	4618      	mov	r0, r3
 8002072:	f7fe f8ad 	bl	80001d0 <strlen>
 8002076:	4602      	mov	r2, r0
 8002078:	1d3b      	adds	r3, r7, #4
 800207a:	2100      	movs	r1, #0
 800207c:	4618      	mov	r0, r3
 800207e:	f007 f87f 	bl	8009180 <memset>
	lcd_send_cmd(0x80 | 0x54); //PH
 8002082:	20d4      	movs	r0, #212	; 0xd4
 8002084:	f7ff fc92 	bl	80019ac <lcd_send_cmd>
	lcd_send_string("PRESS TO CONFIG MODE");
 8002088:	4809      	ldr	r0, [pc, #36]	; (80020b0 <LCD_Normal_Mode+0xdc>)
 800208a:	f7ff fd43 	bl	8001b14 <lcd_send_string>
}
 800208e:	bf00      	nop
 8002090:	3768      	adds	r7, #104	; 0x68
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	20000008 	.word	0x20000008
 800209c:	0800db28 	.word	0x0800db28
 80020a0:	20000004 	.word	0x20000004
 80020a4:	0800db38 	.word	0x0800db38
 80020a8:	2000000c 	.word	0x2000000c
 80020ac:	0800db48 	.word	0x0800db48
 80020b0:	0800db58 	.word	0x0800db58

080020b4 <LCD_Display>:
void LCD_Display()
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
	float tamp  = 0;
 80020ba:	f04f 0300 	mov.w	r3, #0
 80020be:	607b      	str	r3, [r7, #4]
	float tamp2 = 0;
 80020c0:	f04f 0300 	mov.w	r3, #0
 80020c4:	603b      	str	r3, [r7, #0]
	{
	Push_Slect();
 80020c6:	f7ff fd85 	bl	8001bd4 <Push_Slect>
	if(Rpush_number == 0)
 80020ca:	4b93      	ldr	r3, [pc, #588]	; (8002318 <LCD_Display+0x264>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d103      	bne.n	80020da <LCD_Display+0x26>
	{
		Page = 0;
 80020d2:	4b92      	ldr	r3, [pc, #584]	; (800231c <LCD_Display+0x268>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	e102      	b.n	80022e0 <LCD_Display+0x22c>
	}
	else if(Rpush_number == 1)
 80020da:	4b8f      	ldr	r3, [pc, #572]	; (8002318 <LCD_Display+0x264>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d103      	bne.n	80020ea <LCD_Display+0x36>
	{
		Page = 1;
 80020e2:	4b8e      	ldr	r3, [pc, #568]	; (800231c <LCD_Display+0x268>)
 80020e4:	2201      	movs	r2, #1
 80020e6:	601a      	str	r2, [r3, #0]
 80020e8:	e0fa      	b.n	80022e0 <LCD_Display+0x22c>
	}
	else if(Rpush_number == 2)
 80020ea:	4b8b      	ldr	r3, [pc, #556]	; (8002318 <LCD_Display+0x264>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d149      	bne.n	8002186 <LCD_Display+0xd2>
	{
		if(button_flag ==0)
 80020f2:	4b8b      	ldr	r3, [pc, #556]	; (8002320 <LCD_Display+0x26c>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	f040 80f2 	bne.w	80022e0 <LCD_Display+0x22c>
		{
			switch(pointer_position)
 80020fc:	4b89      	ldr	r3, [pc, #548]	; (8002324 <LCD_Display+0x270>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2b08      	cmp	r3, #8
 8002102:	d83b      	bhi.n	800217c <LCD_Display+0xc8>
 8002104:	a201      	add	r2, pc, #4	; (adr r2, 800210c <LCD_Display+0x58>)
 8002106:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800210a:	bf00      	nop
 800210c:	08002131 	.word	0x08002131
 8002110:	0800217d 	.word	0x0800217d
 8002114:	0800213f 	.word	0x0800213f
 8002118:	0800217d 	.word	0x0800217d
 800211c:	0800214d 	.word	0x0800214d
 8002120:	0800217d 	.word	0x0800217d
 8002124:	0800215b 	.word	0x0800215b
 8002128:	0800217d 	.word	0x0800217d
 800212c:	08002169 	.word	0x08002169
		  {
			case 0:
				option_page_1 = Page1_SetPoint;
 8002130:	4b7d      	ldr	r3, [pc, #500]	; (8002328 <LCD_Display+0x274>)
 8002132:	2202      	movs	r2, #2
 8002134:	701a      	strb	r2, [r3, #0]
				Page = 2;
 8002136:	4b79      	ldr	r3, [pc, #484]	; (800231c <LCD_Display+0x268>)
 8002138:	2202      	movs	r2, #2
 800213a:	601a      	str	r2, [r3, #0]
				break;
 800213c:	e01f      	b.n	800217e <LCD_Display+0xca>
			case 2:
				option_page_1 = Page1_Testing;
 800213e:	4b7a      	ldr	r3, [pc, #488]	; (8002328 <LCD_Display+0x274>)
 8002140:	2203      	movs	r2, #3
 8002142:	701a      	strb	r2, [r3, #0]
				Page = 2;
 8002144:	4b75      	ldr	r3, [pc, #468]	; (800231c <LCD_Display+0x268>)
 8002146:	2202      	movs	r2, #2
 8002148:	601a      	str	r2, [r3, #0]
				break;
 800214a:	e018      	b.n	800217e <LCD_Display+0xca>
			case 4:
				option_page_1 = Page1_Calbration_sensor;
 800214c:	4b76      	ldr	r3, [pc, #472]	; (8002328 <LCD_Display+0x274>)
 800214e:	2204      	movs	r2, #4
 8002150:	701a      	strb	r2, [r3, #0]
				Page = 2;
 8002152:	4b72      	ldr	r3, [pc, #456]	; (800231c <LCD_Display+0x268>)
 8002154:	2202      	movs	r2, #2
 8002156:	601a      	str	r2, [r3, #0]
				break;
 8002158:	e011      	b.n	800217e <LCD_Display+0xca>
			case 6:
				option_page_1 = Page1_WifiConfig;
 800215a:	4b73      	ldr	r3, [pc, #460]	; (8002328 <LCD_Display+0x274>)
 800215c:	2205      	movs	r2, #5
 800215e:	701a      	strb	r2, [r3, #0]
				Page = 2;
 8002160:	4b6e      	ldr	r3, [pc, #440]	; (800231c <LCD_Display+0x268>)
 8002162:	2202      	movs	r2, #2
 8002164:	601a      	str	r2, [r3, #0]
				break;
 8002166:	e00a      	b.n	800217e <LCD_Display+0xca>
			case 8:
				option_page_1 = Page1_Back;
 8002168:	4b6f      	ldr	r3, [pc, #444]	; (8002328 <LCD_Display+0x274>)
 800216a:	2206      	movs	r2, #6
 800216c:	701a      	strb	r2, [r3, #0]
				Page = 0;
 800216e:	4b6b      	ldr	r3, [pc, #428]	; (800231c <LCD_Display+0x268>)
 8002170:	2200      	movs	r2, #0
 8002172:	601a      	str	r2, [r3, #0]
				Rpush_number = 0;
 8002174:	4b68      	ldr	r3, [pc, #416]	; (8002318 <LCD_Display+0x264>)
 8002176:	2200      	movs	r2, #0
 8002178:	601a      	str	r2, [r3, #0]
				break;
 800217a:	e000      	b.n	800217e <LCD_Display+0xca>
			default:
				break;
 800217c:	bf00      	nop
			}
			button_flag =1;
 800217e:	4b68      	ldr	r3, [pc, #416]	; (8002320 <LCD_Display+0x26c>)
 8002180:	2201      	movs	r2, #1
 8002182:	601a      	str	r2, [r3, #0]
 8002184:	e0ac      	b.n	80022e0 <LCD_Display+0x22c>
		}
	}
	else if(Rpush_number == 3)
 8002186:	4b64      	ldr	r3, [pc, #400]	; (8002318 <LCD_Display+0x264>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	2b03      	cmp	r3, #3
 800218c:	f040 8090 	bne.w	80022b0 <LCD_Display+0x1fc>
	{
			// OPTION SETPOINT AT PAGE 1
			if(option_page_1 == Page1_SetPoint)
 8002190:	4b65      	ldr	r3, [pc, #404]	; (8002328 <LCD_Display+0x274>)
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	2b02      	cmp	r3, #2
 8002196:	d127      	bne.n	80021e8 <LCD_Display+0x134>
			{
				if(pointer_position == 0)
 8002198:	4b62      	ldr	r3, [pc, #392]	; (8002324 <LCD_Display+0x270>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d103      	bne.n	80021a8 <LCD_Display+0xf4>
				{
					option_page_2 = Page2_ph;
 80021a0:	4b62      	ldr	r3, [pc, #392]	; (800232c <LCD_Display+0x278>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	701a      	strb	r2, [r3, #0]
 80021a6:	e09b      	b.n	80022e0 <LCD_Display+0x22c>
				}
				else if(pointer_position == 2)
 80021a8:	4b5e      	ldr	r3, [pc, #376]	; (8002324 <LCD_Display+0x270>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	2b02      	cmp	r3, #2
 80021ae:	d103      	bne.n	80021b8 <LCD_Display+0x104>
				{
					option_page_2 = Page2_ph_thr;
 80021b0:	4b5e      	ldr	r3, [pc, #376]	; (800232c <LCD_Display+0x278>)
 80021b2:	2201      	movs	r2, #1
 80021b4:	701a      	strb	r2, [r3, #0]
 80021b6:	e093      	b.n	80022e0 <LCD_Display+0x22c>
				}
				else if(pointer_position == 4)
 80021b8:	4b5a      	ldr	r3, [pc, #360]	; (8002324 <LCD_Display+0x270>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2b04      	cmp	r3, #4
 80021be:	d103      	bne.n	80021c8 <LCD_Display+0x114>
				{
					option_page_2 = Page2_tds;
 80021c0:	4b5a      	ldr	r3, [pc, #360]	; (800232c <LCD_Display+0x278>)
 80021c2:	2202      	movs	r2, #2
 80021c4:	701a      	strb	r2, [r3, #0]
 80021c6:	e08b      	b.n	80022e0 <LCD_Display+0x22c>
				}
				else if(pointer_position == 6)
 80021c8:	4b56      	ldr	r3, [pc, #344]	; (8002324 <LCD_Display+0x270>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2b06      	cmp	r3, #6
 80021ce:	d103      	bne.n	80021d8 <LCD_Display+0x124>
				{
					option_page_2 = Page2_tds_thr;
 80021d0:	4b56      	ldr	r3, [pc, #344]	; (800232c <LCD_Display+0x278>)
 80021d2:	2203      	movs	r2, #3
 80021d4:	701a      	strb	r2, [r3, #0]
 80021d6:	e083      	b.n	80022e0 <LCD_Display+0x22c>
				}
				else if(pointer_position == 8)
 80021d8:	4b52      	ldr	r3, [pc, #328]	; (8002324 <LCD_Display+0x270>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	2b08      	cmp	r3, #8
 80021de:	d17f      	bne.n	80022e0 <LCD_Display+0x22c>
				{
					option_page_2 = Page2_Back;
 80021e0:	4b52      	ldr	r3, [pc, #328]	; (800232c <LCD_Display+0x278>)
 80021e2:	220c      	movs	r2, #12
 80021e4:	701a      	strb	r2, [r3, #0]
 80021e6:	e07b      	b.n	80022e0 <LCD_Display+0x22c>
				}

			}
			//// OPTION TESTING AT PAGE 1
			else if (option_page_1 ==Page1_Testing)
 80021e8:	4b4f      	ldr	r3, [pc, #316]	; (8002328 <LCD_Display+0x274>)
 80021ea:	781b      	ldrb	r3, [r3, #0]
 80021ec:	2b03      	cmp	r3, #3
 80021ee:	d127      	bne.n	8002240 <LCD_Display+0x18c>
			{
				if(pointer_position == 0)
 80021f0:	4b4c      	ldr	r3, [pc, #304]	; (8002324 <LCD_Display+0x270>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d103      	bne.n	8002200 <LCD_Display+0x14c>
				{
					option_page_2 = Page2_pump_1;
 80021f8:	4b4c      	ldr	r3, [pc, #304]	; (800232c <LCD_Display+0x278>)
 80021fa:	2204      	movs	r2, #4
 80021fc:	701a      	strb	r2, [r3, #0]
 80021fe:	e06f      	b.n	80022e0 <LCD_Display+0x22c>
				}
				else if(pointer_position == 2)
 8002200:	4b48      	ldr	r3, [pc, #288]	; (8002324 <LCD_Display+0x270>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2b02      	cmp	r3, #2
 8002206:	d103      	bne.n	8002210 <LCD_Display+0x15c>
				{
					option_page_2 = Page2_pump_2;
 8002208:	4b48      	ldr	r3, [pc, #288]	; (800232c <LCD_Display+0x278>)
 800220a:	2205      	movs	r2, #5
 800220c:	701a      	strb	r2, [r3, #0]
 800220e:	e067      	b.n	80022e0 <LCD_Display+0x22c>
				}
				else if(pointer_position == 4)
 8002210:	4b44      	ldr	r3, [pc, #272]	; (8002324 <LCD_Display+0x270>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	2b04      	cmp	r3, #4
 8002216:	d103      	bne.n	8002220 <LCD_Display+0x16c>
				{
					option_page_2 = Page2_pump_3;
 8002218:	4b44      	ldr	r3, [pc, #272]	; (800232c <LCD_Display+0x278>)
 800221a:	2206      	movs	r2, #6
 800221c:	701a      	strb	r2, [r3, #0]
 800221e:	e05f      	b.n	80022e0 <LCD_Display+0x22c>
				}
				else if(pointer_position == 6)
 8002220:	4b40      	ldr	r3, [pc, #256]	; (8002324 <LCD_Display+0x270>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	2b06      	cmp	r3, #6
 8002226:	d103      	bne.n	8002230 <LCD_Display+0x17c>
				{
					option_page_2 = Page2_pump_4;
 8002228:	4b40      	ldr	r3, [pc, #256]	; (800232c <LCD_Display+0x278>)
 800222a:	2207      	movs	r2, #7
 800222c:	701a      	strb	r2, [r3, #0]
 800222e:	e057      	b.n	80022e0 <LCD_Display+0x22c>
				}
				else if(pointer_position == 8)
 8002230:	4b3c      	ldr	r3, [pc, #240]	; (8002324 <LCD_Display+0x270>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2b08      	cmp	r3, #8
 8002236:	d153      	bne.n	80022e0 <LCD_Display+0x22c>
				{
					option_page_2 = Page2_Back;
 8002238:	4b3c      	ldr	r3, [pc, #240]	; (800232c <LCD_Display+0x278>)
 800223a:	220c      	movs	r2, #12
 800223c:	701a      	strb	r2, [r3, #0]
 800223e:	e04f      	b.n	80022e0 <LCD_Display+0x22c>
				}

			}
			///// OPTION CALIB AT PAGE 1
			else if(option_page_1 == Page1_Calbration_sensor)
 8002240:	4b39      	ldr	r3, [pc, #228]	; (8002328 <LCD_Display+0x274>)
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	2b04      	cmp	r3, #4
 8002246:	d117      	bne.n	8002278 <LCD_Display+0x1c4>
			{

				if(pointer_position == 0)
 8002248:	4b36      	ldr	r3, [pc, #216]	; (8002324 <LCD_Display+0x270>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d103      	bne.n	8002258 <LCD_Display+0x1a4>
				{
					option_page_2 = Page2_calib_ph;
 8002250:	4b36      	ldr	r3, [pc, #216]	; (800232c <LCD_Display+0x278>)
 8002252:	2208      	movs	r2, #8
 8002254:	701a      	strb	r2, [r3, #0]
 8002256:	e043      	b.n	80022e0 <LCD_Display+0x22c>
				}
				else if(pointer_position == 2)
 8002258:	4b32      	ldr	r3, [pc, #200]	; (8002324 <LCD_Display+0x270>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2b02      	cmp	r3, #2
 800225e:	d103      	bne.n	8002268 <LCD_Display+0x1b4>
				{
					option_page_2 = Page2_calib_tds;
 8002260:	4b32      	ldr	r3, [pc, #200]	; (800232c <LCD_Display+0x278>)
 8002262:	2209      	movs	r2, #9
 8002264:	701a      	strb	r2, [r3, #0]
 8002266:	e03b      	b.n	80022e0 <LCD_Display+0x22c>
				}
				else if(pointer_position == 8)
 8002268:	4b2e      	ldr	r3, [pc, #184]	; (8002324 <LCD_Display+0x270>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2b08      	cmp	r3, #8
 800226e:	d137      	bne.n	80022e0 <LCD_Display+0x22c>
				{
					option_page_2 = Page2_Back;
 8002270:	4b2e      	ldr	r3, [pc, #184]	; (800232c <LCD_Display+0x278>)
 8002272:	220c      	movs	r2, #12
 8002274:	701a      	strb	r2, [r3, #0]
 8002276:	e033      	b.n	80022e0 <LCD_Display+0x22c>
				}

			}
			///OPTION WIFICONFIG PAGE 1
			else if(option_page_1 == Page1_WifiConfig)
 8002278:	4b2b      	ldr	r3, [pc, #172]	; (8002328 <LCD_Display+0x274>)
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	2b05      	cmp	r3, #5
 800227e:	d12f      	bne.n	80022e0 <LCD_Display+0x22c>
			{
				if(pointer_position == 4)
 8002280:	4b28      	ldr	r3, [pc, #160]	; (8002324 <LCD_Display+0x270>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2b04      	cmp	r3, #4
 8002286:	d103      	bne.n	8002290 <LCD_Display+0x1dc>
				{
					option_page_2 = Page2_start;
 8002288:	4b28      	ldr	r3, [pc, #160]	; (800232c <LCD_Display+0x278>)
 800228a:	220a      	movs	r2, #10
 800228c:	701a      	strb	r2, [r3, #0]
 800228e:	e027      	b.n	80022e0 <LCD_Display+0x22c>
				}
				else if(pointer_position == 6)
 8002290:	4b24      	ldr	r3, [pc, #144]	; (8002324 <LCD_Display+0x270>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2b06      	cmp	r3, #6
 8002296:	d103      	bne.n	80022a0 <LCD_Display+0x1ec>
				{
					option_page_2 = Page2_end;
 8002298:	4b24      	ldr	r3, [pc, #144]	; (800232c <LCD_Display+0x278>)
 800229a:	220b      	movs	r2, #11
 800229c:	701a      	strb	r2, [r3, #0]
 800229e:	e01f      	b.n	80022e0 <LCD_Display+0x22c>
				}
				else if(pointer_position == 8)
 80022a0:	4b20      	ldr	r3, [pc, #128]	; (8002324 <LCD_Display+0x270>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2b08      	cmp	r3, #8
 80022a6:	d11b      	bne.n	80022e0 <LCD_Display+0x22c>
				{
					option_page_2 = Page2_Back;
 80022a8:	4b20      	ldr	r3, [pc, #128]	; (800232c <LCD_Display+0x278>)
 80022aa:	220c      	movs	r2, #12
 80022ac:	701a      	strb	r2, [r3, #0]
 80022ae:	e017      	b.n	80022e0 <LCD_Display+0x22c>
				}
			}
		}
		else if(Rpush_number == 4)  // Only for Set up value
 80022b0:	4b19      	ldr	r3, [pc, #100]	; (8002318 <LCD_Display+0x264>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	2b04      	cmp	r3, #4
 80022b6:	d113      	bne.n	80022e0 <LCD_Display+0x22c>
		{
			if(option_page_1 == Page1_SetPoint)
 80022b8:	4b1b      	ldr	r3, [pc, #108]	; (8002328 <LCD_Display+0x274>)
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d10f      	bne.n	80022e0 <LCD_Display+0x22c>
			{
				option_page_2 = Page2_Nothing;
 80022c0:	4b1a      	ldr	r3, [pc, #104]	; (800232c <LCD_Display+0x278>)
 80022c2:	220d      	movs	r2, #13
 80022c4:	701a      	strb	r2, [r3, #0]
				Rpush_number = 2;
 80022c6:	4b14      	ldr	r3, [pc, #80]	; (8002318 <LCD_Display+0x264>)
 80022c8:	2202      	movs	r2, #2
 80022ca:	601a      	str	r2, [r3, #0]
				button_flag = 1;
 80022cc:	4b14      	ldr	r3, [pc, #80]	; (8002320 <LCD_Display+0x26c>)
 80022ce:	2201      	movs	r2, #1
 80022d0:	601a      	str	r2, [r3, #0]
				pointer_position = pointer_position + 1;
 80022d2:	4b14      	ldr	r3, [pc, #80]	; (8002324 <LCD_Display+0x270>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	3301      	adds	r3, #1
 80022d8:	4a12      	ldr	r2, [pc, #72]	; (8002324 <LCD_Display+0x270>)
 80022da:	6013      	str	r3, [r2, #0]
				lcd_clear();
 80022dc:	f7ff fbc6 	bl	8001a6c <lcd_clear>
			}
		}
	}
	switch(Page)
 80022e0:	4b0e      	ldr	r3, [pc, #56]	; (800231c <LCD_Display+0x268>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d023      	beq.n	8002330 <LCD_Display+0x27c>
 80022e8:	2b02      	cmp	r3, #2
 80022ea:	f200 81f6 	bhi.w	80026da <LCD_Display+0x626>
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d002      	beq.n	80022f8 <LCD_Display+0x244>
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d003      	beq.n	80022fe <LCD_Display+0x24a>
				}
			}
			break;

		default:
			break;
 80022f6:	e1f0      	b.n	80026da <LCD_Display+0x626>
			LCD_Normal_Mode();
 80022f8:	f7ff fe6c 	bl	8001fd4 <LCD_Normal_Mode>
			break;
 80022fc:	e1f0      	b.n	80026e0 <LCD_Display+0x62c>
			Pointer_Status(Rotary_volum());
 80022fe:	f7ff fc2f 	bl	8001b60 <Rotary_volum>
 8002302:	4603      	mov	r3, r0
 8002304:	4618      	mov	r0, r3
 8002306:	f7ff fc99 	bl	8001c3c <Pointer_Status>
			LCD_Menu_1(Rotary_volum());
 800230a:	f7ff fc29 	bl	8001b60 <Rotary_volum>
 800230e:	4603      	mov	r3, r0
 8002310:	4618      	mov	r0, r3
 8002312:	f7ff fe3b 	bl	8001f8c <LCD_Menu_1>
			break;
 8002316:	e1e3      	b.n	80026e0 <LCD_Display+0x62c>
 8002318:	2000022c 	.word	0x2000022c
 800231c:	20000234 	.word	0x20000234
 8002320:	20000230 	.word	0x20000230
 8002324:	20000228 	.word	0x20000228
 8002328:	20000001 	.word	0x20000001
 800232c:	20000002 	.word	0x20000002
			Pointer_Status(Rotary_volum());
 8002330:	f7ff fc16 	bl	8001b60 <Rotary_volum>
 8002334:	4603      	mov	r3, r0
 8002336:	4618      	mov	r0, r3
 8002338:	f7ff fc80 	bl	8001c3c <Pointer_Status>
			if(option_page_1 == Page1_SetPoint)
 800233c:	4bb4      	ldr	r3, [pc, #720]	; (8002610 <LCD_Display+0x55c>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	2b02      	cmp	r3, #2
 8002342:	f040 8128 	bne.w	8002596 <LCD_Display+0x4e2>
				  Read_SetPoint(flash_setpoint);
 8002346:	2000      	movs	r0, #0
 8002348:	f000 fa6a 	bl	8002820 <Read_SetPoint>
				  LCD_Menu_2_1();
 800234c:	f7ff fd1c 	bl	8001d88 <LCD_Menu_2_1>
				  if(option_page_2 == Page2_ph)
 8002350:	4bb0      	ldr	r3, [pc, #704]	; (8002614 <LCD_Display+0x560>)
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d137      	bne.n	80023c8 <LCD_Display+0x314>
					  lcd_pointer_1 = PH_SetPoint;
 8002358:	4baf      	ldr	r3, [pc, #700]	; (8002618 <LCD_Display+0x564>)
 800235a:	edd3 7a00 	vldr	s15, [r3]
 800235e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002362:	ee17 2a90 	vmov	r2, s15
 8002366:	4bad      	ldr	r3, [pc, #692]	; (800261c <LCD_Display+0x568>)
 8002368:	601a      	str	r2, [r3, #0]
					  tamp = PH_SetPoint;
 800236a:	4bab      	ldr	r3, [pc, #684]	; (8002618 <LCD_Display+0x564>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	607b      	str	r3, [r7, #4]
					  HAL_TIM_Base_Stop_IT(&htim4);
 8002370:	48ab      	ldr	r0, [pc, #684]	; (8002620 <LCD_Display+0x56c>)
 8002372:	f004 ffe1 	bl	8007338 <HAL_TIM_Base_Stop_IT>
						while(Rpush_number == 3) 		// Setting setpoint for PH
 8002376:	e022      	b.n	80023be <LCD_Display+0x30a>
											LCD_Menu_2_1();
 8002378:	f7ff fd06 	bl	8001d88 <LCD_Menu_2_1>
											Push_Slect();
 800237c:	f7ff fc2a 	bl	8001bd4 <Push_Slect>
											Pointer_2_Status(0);
 8002380:	2000      	movs	r0, #0
 8002382:	f7ff fccf 	bl	8001d24 <Pointer_2_Status>
											tamp2= (float)((Rotary_volum()- tamp)/10);
 8002386:	f7ff fbeb 	bl	8001b60 <Rotary_volum>
 800238a:	ee07 0a90 	vmov	s15, r0
 800238e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002392:	edd7 7a01 	vldr	s15, [r7, #4]
 8002396:	ee37 7a67 	vsub.f32	s14, s14, s15
 800239a:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800239e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023a2:	edc7 7a00 	vstr	s15, [r7]
											PH_SetPoint = tamp2 + tamp;
 80023a6:	ed97 7a00 	vldr	s14, [r7]
 80023aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80023ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023b2:	4b99      	ldr	r3, [pc, #612]	; (8002618 <LCD_Display+0x564>)
 80023b4:	edc3 7a00 	vstr	s15, [r3]
											HAL_IWDG_Refresh(&hiwdg);
 80023b8:	489a      	ldr	r0, [pc, #616]	; (8002624 <LCD_Display+0x570>)
 80023ba:	f003 fcde 	bl	8005d7a <HAL_IWDG_Refresh>
						while(Rpush_number == 3) 		// Setting setpoint for PH
 80023be:	4b9a      	ldr	r3, [pc, #616]	; (8002628 <LCD_Display+0x574>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2b03      	cmp	r3, #3
 80023c4:	d0d8      	beq.n	8002378 <LCD_Display+0x2c4>
 80023c6:	e0db      	b.n	8002580 <LCD_Display+0x4cc>
				  else if(option_page_2== Page2_ph_thr) // Setting setpoint for PH_THR
 80023c8:	4b92      	ldr	r3, [pc, #584]	; (8002614 <LCD_Display+0x560>)
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d137      	bne.n	8002440 <LCD_Display+0x38c>
					  lcd_pointer_1 = PH_THR_SetPoint;
 80023d0:	4b96      	ldr	r3, [pc, #600]	; (800262c <LCD_Display+0x578>)
 80023d2:	edd3 7a00 	vldr	s15, [r3]
 80023d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023da:	ee17 2a90 	vmov	r2, s15
 80023de:	4b8f      	ldr	r3, [pc, #572]	; (800261c <LCD_Display+0x568>)
 80023e0:	601a      	str	r2, [r3, #0]
				  	  tamp = PH_THR_SetPoint;
 80023e2:	4b92      	ldr	r3, [pc, #584]	; (800262c <LCD_Display+0x578>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	607b      	str	r3, [r7, #4]
					  HAL_TIM_Base_Stop_IT(&htim4);
 80023e8:	488d      	ldr	r0, [pc, #564]	; (8002620 <LCD_Display+0x56c>)
 80023ea:	f004 ffa5 	bl	8007338 <HAL_TIM_Base_Stop_IT>
						while(Rpush_number== 3)
 80023ee:	e022      	b.n	8002436 <LCD_Display+0x382>
											LCD_Menu_2_1();
 80023f0:	f7ff fcca 	bl	8001d88 <LCD_Menu_2_1>
											Push_Slect();
 80023f4:	f7ff fbee 	bl	8001bd4 <Push_Slect>
											Pointer_2_Status(2);
 80023f8:	2002      	movs	r0, #2
 80023fa:	f7ff fc93 	bl	8001d24 <Pointer_2_Status>
											tamp2 = (float)((Rotary_volum()- tamp)/10);
 80023fe:	f7ff fbaf 	bl	8001b60 <Rotary_volum>
 8002402:	ee07 0a90 	vmov	s15, r0
 8002406:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800240a:	edd7 7a01 	vldr	s15, [r7, #4]
 800240e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002412:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002416:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800241a:	edc7 7a00 	vstr	s15, [r7]
											PH_THR_SetPoint =  tamp2 + tamp;
 800241e:	ed97 7a00 	vldr	s14, [r7]
 8002422:	edd7 7a01 	vldr	s15, [r7, #4]
 8002426:	ee77 7a27 	vadd.f32	s15, s14, s15
 800242a:	4b80      	ldr	r3, [pc, #512]	; (800262c <LCD_Display+0x578>)
 800242c:	edc3 7a00 	vstr	s15, [r3]
											HAL_IWDG_Refresh(&hiwdg);
 8002430:	487c      	ldr	r0, [pc, #496]	; (8002624 <LCD_Display+0x570>)
 8002432:	f003 fca2 	bl	8005d7a <HAL_IWDG_Refresh>
						while(Rpush_number== 3)
 8002436:	4b7c      	ldr	r3, [pc, #496]	; (8002628 <LCD_Display+0x574>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	2b03      	cmp	r3, #3
 800243c:	d0d8      	beq.n	80023f0 <LCD_Display+0x33c>
 800243e:	e09f      	b.n	8002580 <LCD_Display+0x4cc>
				  else if(option_page_2==Page2_tds)		// Setting setpoint for TDS
 8002440:	4b74      	ldr	r3, [pc, #464]	; (8002614 <LCD_Display+0x560>)
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	2b02      	cmp	r3, #2
 8002446:	d142      	bne.n	80024ce <LCD_Display+0x41a>
					  lcd_pointer_1 = TDS_SetPoint;
 8002448:	4b79      	ldr	r3, [pc, #484]	; (8002630 <LCD_Display+0x57c>)
 800244a:	edd3 7a00 	vldr	s15, [r3]
 800244e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002452:	ee17 2a90 	vmov	r2, s15
 8002456:	4b71      	ldr	r3, [pc, #452]	; (800261c <LCD_Display+0x568>)
 8002458:	601a      	str	r2, [r3, #0]
					  tamp = TDS_SetPoint;
 800245a:	4b75      	ldr	r3, [pc, #468]	; (8002630 <LCD_Display+0x57c>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	607b      	str	r3, [r7, #4]
					  HAL_TIM_Base_Stop_IT(&htim4);
 8002460:	486f      	ldr	r0, [pc, #444]	; (8002620 <LCD_Display+0x56c>)
 8002462:	f004 ff69 	bl	8007338 <HAL_TIM_Base_Stop_IT>
						while(Rpush_number== 3)
 8002466:	e02d      	b.n	80024c4 <LCD_Display+0x410>
											LCD_Menu_2_1();
 8002468:	f7ff fc8e 	bl	8001d88 <LCD_Menu_2_1>
											Push_Slect();
 800246c:	f7ff fbb2 	bl	8001bd4 <Push_Slect>
											Pointer_2_Status(4);
 8002470:	2004      	movs	r0, #4
 8002472:	f7ff fc57 	bl	8001d24 <Pointer_2_Status>
											tamp2 = ((Rotary_volum()- tamp)*10);
 8002476:	f7ff fb73 	bl	8001b60 <Rotary_volum>
 800247a:	ee07 0a90 	vmov	s15, r0
 800247e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002482:	edd7 7a01 	vldr	s15, [r7, #4]
 8002486:	ee77 7a67 	vsub.f32	s15, s14, s15
 800248a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800248e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002492:	edc7 7a00 	vstr	s15, [r7]
											TDS_SetPoint =  (int)tamp2 + (int)tamp;
 8002496:	edd7 7a00 	vldr	s15, [r7]
 800249a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800249e:	ee17 2a90 	vmov	r2, s15
 80024a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80024a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024aa:	ee17 3a90 	vmov	r3, s15
 80024ae:	4413      	add	r3, r2
 80024b0:	ee07 3a90 	vmov	s15, r3
 80024b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024b8:	4b5d      	ldr	r3, [pc, #372]	; (8002630 <LCD_Display+0x57c>)
 80024ba:	edc3 7a00 	vstr	s15, [r3]
											HAL_IWDG_Refresh(&hiwdg);
 80024be:	4859      	ldr	r0, [pc, #356]	; (8002624 <LCD_Display+0x570>)
 80024c0:	f003 fc5b 	bl	8005d7a <HAL_IWDG_Refresh>
						while(Rpush_number== 3)
 80024c4:	4b58      	ldr	r3, [pc, #352]	; (8002628 <LCD_Display+0x574>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2b03      	cmp	r3, #3
 80024ca:	d0cd      	beq.n	8002468 <LCD_Display+0x3b4>
 80024cc:	e058      	b.n	8002580 <LCD_Display+0x4cc>
				  else if(option_page_2==Page2_tds_thr)	// Setting setpoint for TDS_thr
 80024ce:	4b51      	ldr	r3, [pc, #324]	; (8002614 <LCD_Display+0x560>)
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	2b03      	cmp	r3, #3
 80024d4:	d142      	bne.n	800255c <LCD_Display+0x4a8>
					  	HAL_TIM_Base_Stop_IT(&htim4);
 80024d6:	4852      	ldr	r0, [pc, #328]	; (8002620 <LCD_Display+0x56c>)
 80024d8:	f004 ff2e 	bl	8007338 <HAL_TIM_Base_Stop_IT>
					  	tamp = TDS_THR_SetPoint;
 80024dc:	4b55      	ldr	r3, [pc, #340]	; (8002634 <LCD_Display+0x580>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	607b      	str	r3, [r7, #4]
					    lcd_pointer_1 = TDS_THR_SetPoint;
 80024e2:	4b54      	ldr	r3, [pc, #336]	; (8002634 <LCD_Display+0x580>)
 80024e4:	edd3 7a00 	vldr	s15, [r3]
 80024e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024ec:	ee17 2a90 	vmov	r2, s15
 80024f0:	4b4a      	ldr	r3, [pc, #296]	; (800261c <LCD_Display+0x568>)
 80024f2:	601a      	str	r2, [r3, #0]
						while(Rpush_number == 3)
 80024f4:	e02d      	b.n	8002552 <LCD_Display+0x49e>
											LCD_Menu_2_1();
 80024f6:	f7ff fc47 	bl	8001d88 <LCD_Menu_2_1>
											Push_Slect();
 80024fa:	f7ff fb6b 	bl	8001bd4 <Push_Slect>
											Pointer_2_Status(6);
 80024fe:	2006      	movs	r0, #6
 8002500:	f7ff fc10 	bl	8001d24 <Pointer_2_Status>
											tamp2 = ((Rotary_volum()- tamp)*10);
 8002504:	f7ff fb2c 	bl	8001b60 <Rotary_volum>
 8002508:	ee07 0a90 	vmov	s15, r0
 800250c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002510:	edd7 7a01 	vldr	s15, [r7, #4]
 8002514:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002518:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800251c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002520:	edc7 7a00 	vstr	s15, [r7]
											TDS_THR_SetPoint = (int)tamp2 + (int)tamp;
 8002524:	edd7 7a00 	vldr	s15, [r7]
 8002528:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800252c:	ee17 2a90 	vmov	r2, s15
 8002530:	edd7 7a01 	vldr	s15, [r7, #4]
 8002534:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002538:	ee17 3a90 	vmov	r3, s15
 800253c:	4413      	add	r3, r2
 800253e:	ee07 3a90 	vmov	s15, r3
 8002542:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002546:	4b3b      	ldr	r3, [pc, #236]	; (8002634 <LCD_Display+0x580>)
 8002548:	edc3 7a00 	vstr	s15, [r3]
											HAL_IWDG_Refresh(&hiwdg);
 800254c:	4835      	ldr	r0, [pc, #212]	; (8002624 <LCD_Display+0x570>)
 800254e:	f003 fc14 	bl	8005d7a <HAL_IWDG_Refresh>
						while(Rpush_number == 3)
 8002552:	4b35      	ldr	r3, [pc, #212]	; (8002628 <LCD_Display+0x574>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2b03      	cmp	r3, #3
 8002558:	d0cd      	beq.n	80024f6 <LCD_Display+0x442>
 800255a:	e011      	b.n	8002580 <LCD_Display+0x4cc>
				  else if(option_page_2 == Page2_Back)	//Back option
 800255c:	4b2d      	ldr	r3, [pc, #180]	; (8002614 <LCD_Display+0x560>)
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	2b0c      	cmp	r3, #12
 8002562:	d10d      	bne.n	8002580 <LCD_Display+0x4cc>
					  Page = 1;
 8002564:	4b34      	ldr	r3, [pc, #208]	; (8002638 <LCD_Display+0x584>)
 8002566:	2201      	movs	r2, #1
 8002568:	601a      	str	r2, [r3, #0]
					  Rpush_number = 1;
 800256a:	4b2f      	ldr	r3, [pc, #188]	; (8002628 <LCD_Display+0x574>)
 800256c:	2201      	movs	r2, #1
 800256e:	601a      	str	r2, [r3, #0]
					  button_flag = 0;
 8002570:	4b32      	ldr	r3, [pc, #200]	; (800263c <LCD_Display+0x588>)
 8002572:	2200      	movs	r2, #0
 8002574:	601a      	str	r2, [r3, #0]
					  option_page_2 = Page2_Nothing;
 8002576:	4b27      	ldr	r3, [pc, #156]	; (8002614 <LCD_Display+0x560>)
 8002578:	220d      	movs	r2, #13
 800257a:	701a      	strb	r2, [r3, #0]
					  lcd_clear();
 800257c:	f7ff fa76 	bl	8001a6c <lcd_clear>
				  if(Rpush_number == 4)			// Out of set value mode
 8002580:	4b29      	ldr	r3, [pc, #164]	; (8002628 <LCD_Display+0x574>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2b04      	cmp	r3, #4
 8002586:	f040 80aa 	bne.w	80026de <LCD_Display+0x62a>
					  Save_SetPoint();
 800258a:	f000 f8fb 	bl	8002784 <Save_SetPoint>
					  HAL_TIM_Base_Start_IT(&htim4);
 800258e:	4824      	ldr	r0, [pc, #144]	; (8002620 <LCD_Display+0x56c>)
 8002590:	f004 fe62 	bl	8007258 <HAL_TIM_Base_Start_IT>
			break;
 8002594:	e0a3      	b.n	80026de <LCD_Display+0x62a>
			else if(option_page_1 == Page1_Testing) // Display with option testing
 8002596:	4b1e      	ldr	r3, [pc, #120]	; (8002610 <LCD_Display+0x55c>)
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	2b03      	cmp	r3, #3
 800259c:	d129      	bne.n	80025f2 <LCD_Display+0x53e>
				 LCD_Menu_2_2();
 800259e:	f7ff fc95 	bl	8001ecc <LCD_Menu_2_2>
				  if(option_page_2 == Page2_pump_1)
 80025a2:	4b1c      	ldr	r3, [pc, #112]	; (8002614 <LCD_Display+0x560>)
 80025a4:	781b      	ldrb	r3, [r3, #0]
 80025a6:	2b04      	cmp	r3, #4
 80025a8:	f000 8099 	beq.w	80026de <LCD_Display+0x62a>
				  else if(option_page_2== Page2_pump_2)
 80025ac:	4b19      	ldr	r3, [pc, #100]	; (8002614 <LCD_Display+0x560>)
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	2b05      	cmp	r3, #5
 80025b2:	f000 8094 	beq.w	80026de <LCD_Display+0x62a>
				  else if(option_page_2==Page2_pump_3)
 80025b6:	4b17      	ldr	r3, [pc, #92]	; (8002614 <LCD_Display+0x560>)
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	2b06      	cmp	r3, #6
 80025bc:	f000 808f 	beq.w	80026de <LCD_Display+0x62a>
				  else if(option_page_2==Page2_pump_4)
 80025c0:	4b14      	ldr	r3, [pc, #80]	; (8002614 <LCD_Display+0x560>)
 80025c2:	781b      	ldrb	r3, [r3, #0]
 80025c4:	2b07      	cmp	r3, #7
 80025c6:	f000 808a 	beq.w	80026de <LCD_Display+0x62a>
				  else if(option_page_2 == Page2_Back)
 80025ca:	4b12      	ldr	r3, [pc, #72]	; (8002614 <LCD_Display+0x560>)
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	2b0c      	cmp	r3, #12
 80025d0:	f040 8085 	bne.w	80026de <LCD_Display+0x62a>
					  Page = 1;
 80025d4:	4b18      	ldr	r3, [pc, #96]	; (8002638 <LCD_Display+0x584>)
 80025d6:	2201      	movs	r2, #1
 80025d8:	601a      	str	r2, [r3, #0]
					  Rpush_number = 1;
 80025da:	4b13      	ldr	r3, [pc, #76]	; (8002628 <LCD_Display+0x574>)
 80025dc:	2201      	movs	r2, #1
 80025de:	601a      	str	r2, [r3, #0]
					  button_flag = 0;
 80025e0:	4b16      	ldr	r3, [pc, #88]	; (800263c <LCD_Display+0x588>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	601a      	str	r2, [r3, #0]
					  option_page_2 = Page2_Nothing;
 80025e6:	4b0b      	ldr	r3, [pc, #44]	; (8002614 <LCD_Display+0x560>)
 80025e8:	220d      	movs	r2, #13
 80025ea:	701a      	strb	r2, [r3, #0]
					  lcd_clear();
 80025ec:	f7ff fa3e 	bl	8001a6c <lcd_clear>
			break;
 80025f0:	e075      	b.n	80026de <LCD_Display+0x62a>
			else if(option_page_1 == Page1_Calbration_sensor) // Display with calibration
 80025f2:	4b07      	ldr	r3, [pc, #28]	; (8002610 <LCD_Display+0x55c>)
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	2b04      	cmp	r3, #4
 80025f8:	d14e      	bne.n	8002698 <LCD_Display+0x5e4>
					LCD_Menu_2_3();
 80025fa:	f7ff fc8b 	bl	8001f14 <LCD_Menu_2_3>
					if(option_page_2 == Page2_calib_ph)
 80025fe:	4b05      	ldr	r3, [pc, #20]	; (8002614 <LCD_Display+0x560>)
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	2b08      	cmp	r3, #8
 8002604:	d131      	bne.n	800266a <LCD_Display+0x5b6>
						HAL_TIM_Base_Stop_IT(&htim4);
 8002606:	4806      	ldr	r0, [pc, #24]	; (8002620 <LCD_Display+0x56c>)
 8002608:	f004 fe96 	bl	8007338 <HAL_TIM_Base_Stop_IT>
						while(Rpush_number == 3)
 800260c:	e028      	b.n	8002660 <LCD_Display+0x5ac>
 800260e:	bf00      	nop
 8002610:	20000001 	.word	0x20000001
 8002614:	20000002 	.word	0x20000002
 8002618:	200004a0 	.word	0x200004a0
 800261c:	20000238 	.word	0x20000238
 8002620:	200003a8 	.word	0x200003a8
 8002624:	20000344 	.word	0x20000344
 8002628:	2000022c 	.word	0x2000022c
 800262c:	2000049c 	.word	0x2000049c
 8002630:	20000494 	.word	0x20000494
 8002634:	20000498 	.word	0x20000498
 8002638:	20000234 	.word	0x20000234
 800263c:	20000230 	.word	0x20000230
											LCD_Menu_2_3();
 8002640:	f7ff fc68 	bl	8001f14 <LCD_Menu_2_3>
											Push_Slect();
 8002644:	f7ff fac6 	bl	8001bd4 <Push_Slect>
											Pointer_2_Status(0);
 8002648:	2000      	movs	r0, #0
 800264a:	f7ff fb6b 	bl	8001d24 <Pointer_2_Status>
											lcd_send_cmd(0x80|0x16);
 800264e:	2096      	movs	r0, #150	; 0x96
 8002650:	f7ff f9ac 	bl	80019ac <lcd_send_cmd>
											lcd_send_string("Please put sensor into PH7 or PH4");
 8002654:	4824      	ldr	r0, [pc, #144]	; (80026e8 <LCD_Display+0x634>)
 8002656:	f7ff fa5d 	bl	8001b14 <lcd_send_string>
											HAL_IWDG_Refresh(&hiwdg);
 800265a:	4824      	ldr	r0, [pc, #144]	; (80026ec <LCD_Display+0x638>)
 800265c:	f003 fb8d 	bl	8005d7a <HAL_IWDG_Refresh>
						while(Rpush_number == 3)
 8002660:	4b23      	ldr	r3, [pc, #140]	; (80026f0 <LCD_Display+0x63c>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2b03      	cmp	r3, #3
 8002666:	d0eb      	beq.n	8002640 <LCD_Display+0x58c>
			break;
 8002668:	e039      	b.n	80026de <LCD_Display+0x62a>
					else if(option_page_2 == Page2_calib_tds)
 800266a:	4b22      	ldr	r3, [pc, #136]	; (80026f4 <LCD_Display+0x640>)
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	2b09      	cmp	r3, #9
 8002670:	d035      	beq.n	80026de <LCD_Display+0x62a>
					else if(option_page_2 == Page2_Back)
 8002672:	4b20      	ldr	r3, [pc, #128]	; (80026f4 <LCD_Display+0x640>)
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	2b0c      	cmp	r3, #12
 8002678:	d131      	bne.n	80026de <LCD_Display+0x62a>
					  Page = 1;
 800267a:	4b1f      	ldr	r3, [pc, #124]	; (80026f8 <LCD_Display+0x644>)
 800267c:	2201      	movs	r2, #1
 800267e:	601a      	str	r2, [r3, #0]
					  Rpush_number = 1;
 8002680:	4b1b      	ldr	r3, [pc, #108]	; (80026f0 <LCD_Display+0x63c>)
 8002682:	2201      	movs	r2, #1
 8002684:	601a      	str	r2, [r3, #0]
					  button_flag = 0;
 8002686:	4b1d      	ldr	r3, [pc, #116]	; (80026fc <LCD_Display+0x648>)
 8002688:	2200      	movs	r2, #0
 800268a:	601a      	str	r2, [r3, #0]
					  option_page_2 = Page2_Nothing;
 800268c:	4b19      	ldr	r3, [pc, #100]	; (80026f4 <LCD_Display+0x640>)
 800268e:	220d      	movs	r2, #13
 8002690:	701a      	strb	r2, [r3, #0]
					  lcd_clear();
 8002692:	f7ff f9eb 	bl	8001a6c <lcd_clear>
			break;
 8002696:	e022      	b.n	80026de <LCD_Display+0x62a>
			else if(option_page_1 == Page1_WifiConfig)
 8002698:	4b19      	ldr	r3, [pc, #100]	; (8002700 <LCD_Display+0x64c>)
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	2b05      	cmp	r3, #5
 800269e:	d11e      	bne.n	80026de <LCD_Display+0x62a>
				LCD_Menu_2_4();
 80026a0:	f7ff fc50 	bl	8001f44 <LCD_Menu_2_4>
				if(option_page_2 == Page2_start)
 80026a4:	4b13      	ldr	r3, [pc, #76]	; (80026f4 <LCD_Display+0x640>)
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	2b0a      	cmp	r3, #10
 80026aa:	d018      	beq.n	80026de <LCD_Display+0x62a>
				else if(option_page_2 == Page2_end)
 80026ac:	4b11      	ldr	r3, [pc, #68]	; (80026f4 <LCD_Display+0x640>)
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	2b0b      	cmp	r3, #11
 80026b2:	d014      	beq.n	80026de <LCD_Display+0x62a>
				else if(option_page_2 == Page2_Back)
 80026b4:	4b0f      	ldr	r3, [pc, #60]	; (80026f4 <LCD_Display+0x640>)
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	2b0c      	cmp	r3, #12
 80026ba:	d110      	bne.n	80026de <LCD_Display+0x62a>
				  Page = 1;
 80026bc:	4b0e      	ldr	r3, [pc, #56]	; (80026f8 <LCD_Display+0x644>)
 80026be:	2201      	movs	r2, #1
 80026c0:	601a      	str	r2, [r3, #0]
				  Rpush_number = 1;
 80026c2:	4b0b      	ldr	r3, [pc, #44]	; (80026f0 <LCD_Display+0x63c>)
 80026c4:	2201      	movs	r2, #1
 80026c6:	601a      	str	r2, [r3, #0]
				  button_flag = 0;
 80026c8:	4b0c      	ldr	r3, [pc, #48]	; (80026fc <LCD_Display+0x648>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	601a      	str	r2, [r3, #0]
				  option_page_2 = Page2_Nothing;
 80026ce:	4b09      	ldr	r3, [pc, #36]	; (80026f4 <LCD_Display+0x640>)
 80026d0:	220d      	movs	r2, #13
 80026d2:	701a      	strb	r2, [r3, #0]
				  lcd_clear();
 80026d4:	f7ff f9ca 	bl	8001a6c <lcd_clear>
			break;
 80026d8:	e001      	b.n	80026de <LCD_Display+0x62a>
			break;
 80026da:	bf00      	nop
 80026dc:	e000      	b.n	80026e0 <LCD_Display+0x62c>
			break;
 80026de:	bf00      	nop
	}
 }
 80026e0:	bf00      	nop
 80026e2:	3708      	adds	r7, #8
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	0800db70 	.word	0x0800db70
 80026ec:	20000344 	.word	0x20000344
 80026f0:	2000022c 	.word	0x2000022c
 80026f4:	20000002 	.word	0x20000002
 80026f8:	20000234 	.word	0x20000234
 80026fc:	20000230 	.word	0x20000230
 8002700:	20000001 	.word	0x20000001

08002704 <HAL_UARTEx_RxEventCallback>:
	Value,
	Volume
}Message_type;

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
 800270c:	460b      	mov	r3, r1
 800270e:	807b      	strh	r3, [r7, #2]
	memset(UART1_MAINBUFFER,0,strlen((char*)UART1_MAINBUFFER));
 8002710:	4817      	ldr	r0, [pc, #92]	; (8002770 <HAL_UARTEx_RxEventCallback+0x6c>)
 8002712:	f7fd fd5d 	bl	80001d0 <strlen>
 8002716:	4603      	mov	r3, r0
 8002718:	461a      	mov	r2, r3
 800271a:	2100      	movs	r1, #0
 800271c:	4814      	ldr	r0, [pc, #80]	; (8002770 <HAL_UARTEx_RxEventCallback+0x6c>)
 800271e:	f006 fd2f 	bl	8009180 <memset>
	if(huart->Instance == USART1)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a13      	ldr	r2, [pc, #76]	; (8002774 <HAL_UARTEx_RxEventCallback+0x70>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d112      	bne.n	8002752 <HAL_UARTEx_RxEventCallback+0x4e>
	{
		memcpy(UART1_MAINBUFFER,UART1_TEMPBUFFER, Size);
 800272c:	887b      	ldrh	r3, [r7, #2]
 800272e:	461a      	mov	r2, r3
 8002730:	4911      	ldr	r1, [pc, #68]	; (8002778 <HAL_UARTEx_RxEventCallback+0x74>)
 8002732:	480f      	ldr	r0, [pc, #60]	; (8002770 <HAL_UARTEx_RxEventCallback+0x6c>)
 8002734:	f006 fd16 	bl	8009164 <memcpy>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1,UART1_TEMPBUFFER,SIZEOF_COMMAND);
 8002738:	223c      	movs	r2, #60	; 0x3c
 800273a:	490f      	ldr	r1, [pc, #60]	; (8002778 <HAL_UARTEx_RxEventCallback+0x74>)
 800273c:	480f      	ldr	r0, [pc, #60]	; (800277c <HAL_UARTEx_RxEventCallback+0x78>)
 800273e:	f005 faca 	bl	8007cd6 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart1_rx,DMA_IT_HT);
 8002742:	4b0f      	ldr	r3, [pc, #60]	; (8002780 <HAL_UARTEx_RxEventCallback+0x7c>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	4b0d      	ldr	r3, [pc, #52]	; (8002780 <HAL_UARTEx_RxEventCallback+0x7c>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f022 0208 	bic.w	r2, r2, #8
 8002750:	601a      	str	r2, [r3, #0]
	}
	HAL_UART_Transmit(&huart1, UART1_MAINBUFFER,strlen((char*)UART1_MAINBUFFER), 500);
 8002752:	4807      	ldr	r0, [pc, #28]	; (8002770 <HAL_UARTEx_RxEventCallback+0x6c>)
 8002754:	f7fd fd3c 	bl	80001d0 <strlen>
 8002758:	4603      	mov	r3, r0
 800275a:	b29a      	uxth	r2, r3
 800275c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002760:	4903      	ldr	r1, [pc, #12]	; (8002770 <HAL_UARTEx_RxEventCallback+0x6c>)
 8002762:	4806      	ldr	r0, [pc, #24]	; (800277c <HAL_UARTEx_RxEventCallback+0x78>)
 8002764:	f005 fa25 	bl	8007bb2 <HAL_UART_Transmit>
}
 8002768:	bf00      	nop
 800276a:	3708      	adds	r7, #8
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}
 8002770:	200004e0 	.word	0x200004e0
 8002774:	40011000 	.word	0x40011000
 8002778:	200004a4 	.word	0x200004a4
 800277c:	200003f0 	.word	0x200003f0
 8002780:	20000434 	.word	0x20000434

08002784 <Save_SetPoint>:




void Save_SetPoint(Save_Flash_Type tp)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b082      	sub	sp, #8
 8002788:	af00      	add	r7, sp, #0
 800278a:	4603      	mov	r3, r0
 800278c:	71fb      	strb	r3, [r7, #7]
	if(tp == flash_setpoint)
 800278e:	79fb      	ldrb	r3, [r7, #7]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d124      	bne.n	80027de <Save_SetPoint+0x5a>
	{
		W25qxx_EraseSector(1);
 8002794:	2001      	movs	r0, #1
 8002796:	f001 f861 	bl	800385c <W25qxx_EraseSector>
		W25qxx_EraseSector(2);
 800279a:	2002      	movs	r0, #2
 800279c:	f001 f85e 	bl	800385c <W25qxx_EraseSector>
		W25qxx_EraseSector(3);
 80027a0:	2003      	movs	r0, #3
 80027a2:	f001 f85b 	bl	800385c <W25qxx_EraseSector>
		W25qxx_EraseSector(4);
 80027a6:	2004      	movs	r0, #4
 80027a8:	f001 f858 	bl	800385c <W25qxx_EraseSector>
		W25qxx_WriteSector(&PH_SetPoint, 1, 0, 4);
 80027ac:	2304      	movs	r3, #4
 80027ae:	2200      	movs	r2, #0
 80027b0:	2101      	movs	r1, #1
 80027b2:	4817      	ldr	r0, [pc, #92]	; (8002810 <Save_SetPoint+0x8c>)
 80027b4:	f001 f944 	bl	8003a40 <W25qxx_WriteSector>
		W25qxx_WriteSector(&PH_THR_SetPoint, 2, 0, 4);
 80027b8:	2304      	movs	r3, #4
 80027ba:	2200      	movs	r2, #0
 80027bc:	2102      	movs	r1, #2
 80027be:	4815      	ldr	r0, [pc, #84]	; (8002814 <Save_SetPoint+0x90>)
 80027c0:	f001 f93e 	bl	8003a40 <W25qxx_WriteSector>
		W25qxx_WriteSector(&TDS_SetPoint, 3, 0, 4);
 80027c4:	2304      	movs	r3, #4
 80027c6:	2200      	movs	r2, #0
 80027c8:	2103      	movs	r1, #3
 80027ca:	4813      	ldr	r0, [pc, #76]	; (8002818 <Save_SetPoint+0x94>)
 80027cc:	f001 f938 	bl	8003a40 <W25qxx_WriteSector>
		W25qxx_WriteSector(&TDS_THR_SetPoint, 4, 0, 4);
 80027d0:	2304      	movs	r3, #4
 80027d2:	2200      	movs	r2, #0
 80027d4:	2104      	movs	r1, #4
 80027d6:	4811      	ldr	r0, [pc, #68]	; (800281c <Save_SetPoint+0x98>)
 80027d8:	f001 f932 	bl	8003a40 <W25qxx_WriteSector>
		W25qxx_EraseSector(6);
		W25qxx_WriteSector(&PH_SetPoint, 5, 0, 4);
		W25qxx_WriteSector(&PH_SetPoint, 6, 0, 4);
	}

}
 80027dc:	e014      	b.n	8002808 <Save_SetPoint+0x84>
	else if(tp ==flash_calibration)
 80027de:	79fb      	ldrb	r3, [r7, #7]
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d111      	bne.n	8002808 <Save_SetPoint+0x84>
		W25qxx_EraseSector(5);
 80027e4:	2005      	movs	r0, #5
 80027e6:	f001 f839 	bl	800385c <W25qxx_EraseSector>
		W25qxx_EraseSector(6);
 80027ea:	2006      	movs	r0, #6
 80027ec:	f001 f836 	bl	800385c <W25qxx_EraseSector>
		W25qxx_WriteSector(&PH_SetPoint, 5, 0, 4);
 80027f0:	2304      	movs	r3, #4
 80027f2:	2200      	movs	r2, #0
 80027f4:	2105      	movs	r1, #5
 80027f6:	4806      	ldr	r0, [pc, #24]	; (8002810 <Save_SetPoint+0x8c>)
 80027f8:	f001 f922 	bl	8003a40 <W25qxx_WriteSector>
		W25qxx_WriteSector(&PH_SetPoint, 6, 0, 4);
 80027fc:	2304      	movs	r3, #4
 80027fe:	2200      	movs	r2, #0
 8002800:	2106      	movs	r1, #6
 8002802:	4803      	ldr	r0, [pc, #12]	; (8002810 <Save_SetPoint+0x8c>)
 8002804:	f001 f91c 	bl	8003a40 <W25qxx_WriteSector>
}
 8002808:	bf00      	nop
 800280a:	3708      	adds	r7, #8
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	200004a0 	.word	0x200004a0
 8002814:	2000049c 	.word	0x2000049c
 8002818:	20000494 	.word	0x20000494
 800281c:	20000498 	.word	0x20000498

08002820 <Read_SetPoint>:
void Read_SetPoint()
{
 8002820:	b580      	push	{r7, lr}
 8002822:	af00      	add	r7, sp, #0
	W25qxx_ReadSector(&PH_SetPoint, 1, 0, 4);
 8002824:	2304      	movs	r3, #4
 8002826:	2200      	movs	r2, #0
 8002828:	2101      	movs	r1, #1
 800282a:	480b      	ldr	r0, [pc, #44]	; (8002858 <Read_SetPoint+0x38>)
 800282c:	f001 f9e8 	bl	8003c00 <W25qxx_ReadSector>
	W25qxx_ReadSector(&PH_THR_SetPoint, 2, 0, 4);
 8002830:	2304      	movs	r3, #4
 8002832:	2200      	movs	r2, #0
 8002834:	2102      	movs	r1, #2
 8002836:	4809      	ldr	r0, [pc, #36]	; (800285c <Read_SetPoint+0x3c>)
 8002838:	f001 f9e2 	bl	8003c00 <W25qxx_ReadSector>
	W25qxx_ReadSector(&TDS_SetPoint, 3, 0, 4);
 800283c:	2304      	movs	r3, #4
 800283e:	2200      	movs	r2, #0
 8002840:	2103      	movs	r1, #3
 8002842:	4807      	ldr	r0, [pc, #28]	; (8002860 <Read_SetPoint+0x40>)
 8002844:	f001 f9dc 	bl	8003c00 <W25qxx_ReadSector>
	W25qxx_ReadSector(&TDS_THR_SetPoint, 4, 0, 4);
 8002848:	2304      	movs	r3, #4
 800284a:	2200      	movs	r2, #0
 800284c:	2104      	movs	r1, #4
 800284e:	4805      	ldr	r0, [pc, #20]	; (8002864 <Read_SetPoint+0x44>)
 8002850:	f001 f9d6 	bl	8003c00 <W25qxx_ReadSector>
}
 8002854:	bf00      	nop
 8002856:	bd80      	pop	{r7, pc}
 8002858:	200004a0 	.word	0x200004a0
 800285c:	2000049c 	.word	0x2000049c
 8002860:	20000494 	.word	0x20000494
 8002864:	20000498 	.word	0x20000498

08002868 <HAL_TIM_PeriodElapsedCallback>:

/*=====================================Interrupt_Start=========================*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
	 if(htim->Instance == htim4.Instance)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	4b06      	ldr	r3, [pc, #24]	; (8002890 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	429a      	cmp	r2, r3
 800287a:	d105      	bne.n	8002888 <HAL_TIM_PeriodElapsedCallback+0x20>
	 {
	   HAL_GPIO_TogglePin(test_pin_GPIO_Port,test_pin_Pin);
 800287c:	2140      	movs	r1, #64	; 0x40
 800287e:	4805      	ldr	r0, [pc, #20]	; (8002894 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002880:	f002 fdd3 	bl	800542a <HAL_GPIO_TogglePin>
	   lcd_clear();
 8002884:	f7ff f8f2 	bl	8001a6c <lcd_clear>
	 }
}
 8002888:	bf00      	nop
 800288a:	3708      	adds	r7, #8
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	200003a8 	.word	0x200003a8
 8002894:	40020000 	.word	0x40020000

08002898 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800289e:	f001 fa3b 	bl	8003d18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028a2:	f000 f855 	bl	8002950 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80028a6:	f000 fa3b 	bl	8002d20 <MX_GPIO_Init>
  MX_DMA_Init();
 80028aa:	f000 fa11 	bl	8002cd0 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80028ae:	f000 f9e5 	bl	8002c7c <MX_USART1_UART_Init>
  MX_SPI1_Init();
 80028b2:	f000 f95f 	bl	8002b74 <MX_SPI1_Init>
  MX_FATFS_Init();
 80028b6:	f006 fb63 	bl	8008f80 <MX_FATFS_Init>
  MX_ADC1_Init();
 80028ba:	f000 f8b3 	bl	8002a24 <MX_ADC1_Init>
  MX_I2C1_Init();
 80028be:	f000 f911 	bl	8002ae4 <MX_I2C1_Init>
  MX_TIM4_Init();
 80028c2:	f000 f98d 	bl	8002be0 <MX_TIM4_Init>
  MX_IWDG_Init();
 80028c6:	f000 f93b 	bl	8002b40 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim4);
 80028ca:	481c      	ldr	r0, [pc, #112]	; (800293c <main+0xa4>)
 80028cc:	f004 fcc4 	bl	8007258 <HAL_TIM_Base_Start_IT>
//  SD_Handling(SPI1_SD_ReadBufferData);
//  SD_Write(FileName, "Truong was here!!!\n");
//  SD_Read(FileName, SPI1_SD_ReadBufferData);
//
//  SEND_UART1(SPI1_SD_ReadBufferData);
  for(int i =0;i<5;i++)
 80028d0:	2300      	movs	r3, #0
 80028d2:	607b      	str	r3, [r7, #4]
 80028d4:	e009      	b.n	80028ea <main+0x52>
  {
	  HAL_GPIO_TogglePin(test_pin_GPIO_Port,test_pin_Pin);
 80028d6:	2140      	movs	r1, #64	; 0x40
 80028d8:	4819      	ldr	r0, [pc, #100]	; (8002940 <main+0xa8>)
 80028da:	f002 fda6 	bl	800542a <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 80028de:	2064      	movs	r0, #100	; 0x64
 80028e0:	f001 fa8c 	bl	8003dfc <HAL_Delay>
  for(int i =0;i<5;i++)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	3301      	adds	r3, #1
 80028e8:	607b      	str	r3, [r7, #4]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2b04      	cmp	r3, #4
 80028ee:	ddf2      	ble.n	80028d6 <main+0x3e>
  }

  HAL_Delay(50);
 80028f0:	2032      	movs	r0, #50	; 0x32
 80028f2:	f001 fa83 	bl	8003dfc <HAL_Delay>
  lcd_init();
 80028f6:	f7ff f8d0 	bl	8001a9a <lcd_init>
  Rotary_init();
 80028fa:	f7ff f921 	bl	8001b40 <Rotary_init>
  lcd_clear();
 80028fe:	f7ff f8b5 	bl	8001a6c <lcd_clear>

  W25qxx_Init();
 8002902:	f000 fed9 	bl	80036b8 <W25qxx_Init>
  HAL_ADC_Start_DMA(&hadc1,(uint32_t*)ADC_Value, 2);
 8002906:	2202      	movs	r2, #2
 8002908:	490e      	ldr	r1, [pc, #56]	; (8002944 <main+0xac>)
 800290a:	480f      	ldr	r0, [pc, #60]	; (8002948 <main+0xb0>)
 800290c:	f001 fade 	bl	8003ecc <HAL_ADC_Start_DMA>
//  Save_SetPoint();
  uint32_t time_read= 0;
 8002910:	2300      	movs	r3, #0
 8002912:	603b      	str	r3, [r7, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  LCD_Display();
 8002914:	f7ff fbce 	bl	80020b4 <LCD_Display>
	  if(time_read == 100)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	2b64      	cmp	r3, #100	; 0x64
 800291c:	d106      	bne.n	800292c <main+0x94>
	  {
		  HAL_ADC_Start_DMA(&hadc1,(uint32_t*)ADC_Value, 2);
 800291e:	2202      	movs	r2, #2
 8002920:	4908      	ldr	r1, [pc, #32]	; (8002944 <main+0xac>)
 8002922:	4809      	ldr	r0, [pc, #36]	; (8002948 <main+0xb0>)
 8002924:	f001 fad2 	bl	8003ecc <HAL_ADC_Start_DMA>
		  time_read = 0;
 8002928:	2300      	movs	r3, #0
 800292a:	603b      	str	r3, [r7, #0]
	  }

	  HAL_IWDG_Refresh(&hiwdg);
 800292c:	4807      	ldr	r0, [pc, #28]	; (800294c <main+0xb4>)
 800292e:	f003 fa24 	bl	8005d7a <HAL_IWDG_Refresh>
	  time_read++;
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	3301      	adds	r3, #1
 8002936:	603b      	str	r3, [r7, #0]
	  LCD_Display();
 8002938:	e7ec      	b.n	8002914 <main+0x7c>
 800293a:	bf00      	nop
 800293c:	200003a8 	.word	0x200003a8
 8002940:	40020000 	.word	0x40020000
 8002944:	200008e0 	.word	0x200008e0
 8002948:	20000248 	.word	0x20000248
 800294c:	20000344 	.word	0x20000344

08002950 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b094      	sub	sp, #80	; 0x50
 8002954:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002956:	f107 0320 	add.w	r3, r7, #32
 800295a:	2230      	movs	r2, #48	; 0x30
 800295c:	2100      	movs	r1, #0
 800295e:	4618      	mov	r0, r3
 8002960:	f006 fc0e 	bl	8009180 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002964:	f107 030c 	add.w	r3, r7, #12
 8002968:	2200      	movs	r2, #0
 800296a:	601a      	str	r2, [r3, #0]
 800296c:	605a      	str	r2, [r3, #4]
 800296e:	609a      	str	r2, [r3, #8]
 8002970:	60da      	str	r2, [r3, #12]
 8002972:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002974:	2300      	movs	r3, #0
 8002976:	60bb      	str	r3, [r7, #8]
 8002978:	4b28      	ldr	r3, [pc, #160]	; (8002a1c <SystemClock_Config+0xcc>)
 800297a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297c:	4a27      	ldr	r2, [pc, #156]	; (8002a1c <SystemClock_Config+0xcc>)
 800297e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002982:	6413      	str	r3, [r2, #64]	; 0x40
 8002984:	4b25      	ldr	r3, [pc, #148]	; (8002a1c <SystemClock_Config+0xcc>)
 8002986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002988:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800298c:	60bb      	str	r3, [r7, #8]
 800298e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002990:	2300      	movs	r3, #0
 8002992:	607b      	str	r3, [r7, #4]
 8002994:	4b22      	ldr	r3, [pc, #136]	; (8002a20 <SystemClock_Config+0xd0>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a21      	ldr	r2, [pc, #132]	; (8002a20 <SystemClock_Config+0xd0>)
 800299a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800299e:	6013      	str	r3, [r2, #0]
 80029a0:	4b1f      	ldr	r3, [pc, #124]	; (8002a20 <SystemClock_Config+0xd0>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029a8:	607b      	str	r3, [r7, #4]
 80029aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80029ac:	230a      	movs	r3, #10
 80029ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80029b0:	2301      	movs	r3, #1
 80029b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80029b4:	2310      	movs	r3, #16
 80029b6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80029b8:	2301      	movs	r3, #1
 80029ba:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80029bc:	2302      	movs	r3, #2
 80029be:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80029c0:	2300      	movs	r3, #0
 80029c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80029c4:	2308      	movs	r3, #8
 80029c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80029c8:	2348      	movs	r3, #72	; 0x48
 80029ca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80029cc:	2302      	movs	r3, #2
 80029ce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80029d0:	2304      	movs	r3, #4
 80029d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029d4:	f107 0320 	add.w	r3, r7, #32
 80029d8:	4618      	mov	r0, r3
 80029da:	f003 f9df 	bl	8005d9c <HAL_RCC_OscConfig>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d001      	beq.n	80029e8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80029e4:	f000 fa1e 	bl	8002e24 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029e8:	230f      	movs	r3, #15
 80029ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029ec:	2302      	movs	r3, #2
 80029ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029f0:	2300      	movs	r3, #0
 80029f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80029f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029fa:	2300      	movs	r3, #0
 80029fc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80029fe:	f107 030c 	add.w	r3, r7, #12
 8002a02:	2102      	movs	r1, #2
 8002a04:	4618      	mov	r0, r3
 8002a06:	f003 fc41 	bl	800628c <HAL_RCC_ClockConfig>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d001      	beq.n	8002a14 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002a10:	f000 fa08 	bl	8002e24 <Error_Handler>
  }
}
 8002a14:	bf00      	nop
 8002a16:	3750      	adds	r7, #80	; 0x50
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	40023800 	.word	0x40023800
 8002a20:	40007000 	.word	0x40007000

08002a24 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b084      	sub	sp, #16
 8002a28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002a2a:	463b      	mov	r3, r7
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	601a      	str	r2, [r3, #0]
 8002a30:	605a      	str	r2, [r3, #4]
 8002a32:	609a      	str	r2, [r3, #8]
 8002a34:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002a36:	4b28      	ldr	r3, [pc, #160]	; (8002ad8 <MX_ADC1_Init+0xb4>)
 8002a38:	4a28      	ldr	r2, [pc, #160]	; (8002adc <MX_ADC1_Init+0xb8>)
 8002a3a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002a3c:	4b26      	ldr	r3, [pc, #152]	; (8002ad8 <MX_ADC1_Init+0xb4>)
 8002a3e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002a42:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002a44:	4b24      	ldr	r3, [pc, #144]	; (8002ad8 <MX_ADC1_Init+0xb4>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002a4a:	4b23      	ldr	r3, [pc, #140]	; (8002ad8 <MX_ADC1_Init+0xb4>)
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002a50:	4b21      	ldr	r3, [pc, #132]	; (8002ad8 <MX_ADC1_Init+0xb4>)
 8002a52:	2201      	movs	r2, #1
 8002a54:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002a56:	4b20      	ldr	r3, [pc, #128]	; (8002ad8 <MX_ADC1_Init+0xb4>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002a5e:	4b1e      	ldr	r3, [pc, #120]	; (8002ad8 <MX_ADC1_Init+0xb4>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002a64:	4b1c      	ldr	r3, [pc, #112]	; (8002ad8 <MX_ADC1_Init+0xb4>)
 8002a66:	4a1e      	ldr	r2, [pc, #120]	; (8002ae0 <MX_ADC1_Init+0xbc>)
 8002a68:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002a6a:	4b1b      	ldr	r3, [pc, #108]	; (8002ad8 <MX_ADC1_Init+0xb4>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8002a70:	4b19      	ldr	r3, [pc, #100]	; (8002ad8 <MX_ADC1_Init+0xb4>)
 8002a72:	2202      	movs	r2, #2
 8002a74:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002a76:	4b18      	ldr	r3, [pc, #96]	; (8002ad8 <MX_ADC1_Init+0xb4>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002a7e:	4b16      	ldr	r3, [pc, #88]	; (8002ad8 <MX_ADC1_Init+0xb4>)
 8002a80:	2201      	movs	r2, #1
 8002a82:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002a84:	4814      	ldr	r0, [pc, #80]	; (8002ad8 <MX_ADC1_Init+0xb4>)
 8002a86:	f001 f9dd 	bl	8003e44 <HAL_ADC_Init>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002a90:	f000 f9c8 	bl	8002e24 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002a94:	2300      	movs	r3, #0
 8002a96:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8002a9c:	2306      	movs	r3, #6
 8002a9e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002aa0:	463b      	mov	r3, r7
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	480c      	ldr	r0, [pc, #48]	; (8002ad8 <MX_ADC1_Init+0xb4>)
 8002aa6:	f001 fb3f 	bl	8004128 <HAL_ADC_ConfigChannel>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d001      	beq.n	8002ab4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002ab0:	f000 f9b8 	bl	8002e24 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8002ab8:	2302      	movs	r3, #2
 8002aba:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002abc:	463b      	mov	r3, r7
 8002abe:	4619      	mov	r1, r3
 8002ac0:	4805      	ldr	r0, [pc, #20]	; (8002ad8 <MX_ADC1_Init+0xb4>)
 8002ac2:	f001 fb31 	bl	8004128 <HAL_ADC_ConfigChannel>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d001      	beq.n	8002ad0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8002acc:	f000 f9aa 	bl	8002e24 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002ad0:	bf00      	nop
 8002ad2:	3710      	adds	r7, #16
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	20000248 	.word	0x20000248
 8002adc:	40012000 	.word	0x40012000
 8002ae0:	0f000001 	.word	0x0f000001

08002ae4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002ae8:	4b12      	ldr	r3, [pc, #72]	; (8002b34 <MX_I2C1_Init+0x50>)
 8002aea:	4a13      	ldr	r2, [pc, #76]	; (8002b38 <MX_I2C1_Init+0x54>)
 8002aec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002aee:	4b11      	ldr	r3, [pc, #68]	; (8002b34 <MX_I2C1_Init+0x50>)
 8002af0:	4a12      	ldr	r2, [pc, #72]	; (8002b3c <MX_I2C1_Init+0x58>)
 8002af2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002af4:	4b0f      	ldr	r3, [pc, #60]	; (8002b34 <MX_I2C1_Init+0x50>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002afa:	4b0e      	ldr	r3, [pc, #56]	; (8002b34 <MX_I2C1_Init+0x50>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b00:	4b0c      	ldr	r3, [pc, #48]	; (8002b34 <MX_I2C1_Init+0x50>)
 8002b02:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002b06:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b08:	4b0a      	ldr	r3, [pc, #40]	; (8002b34 <MX_I2C1_Init+0x50>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002b0e:	4b09      	ldr	r3, [pc, #36]	; (8002b34 <MX_I2C1_Init+0x50>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b14:	4b07      	ldr	r3, [pc, #28]	; (8002b34 <MX_I2C1_Init+0x50>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b1a:	4b06      	ldr	r3, [pc, #24]	; (8002b34 <MX_I2C1_Init+0x50>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002b20:	4804      	ldr	r0, [pc, #16]	; (8002b34 <MX_I2C1_Init+0x50>)
 8002b22:	f002 fc9d 	bl	8005460 <HAL_I2C_Init>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d001      	beq.n	8002b30 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002b2c:	f000 f97a 	bl	8002e24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002b30:	bf00      	nop
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	200002f0 	.word	0x200002f0
 8002b38:	40005400 	.word	0x40005400
 8002b3c:	000186a0 	.word	0x000186a0

08002b40 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8002b44:	4b09      	ldr	r3, [pc, #36]	; (8002b6c <MX_IWDG_Init+0x2c>)
 8002b46:	4a0a      	ldr	r2, [pc, #40]	; (8002b70 <MX_IWDG_Init+0x30>)
 8002b48:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8002b4a:	4b08      	ldr	r3, [pc, #32]	; (8002b6c <MX_IWDG_Init+0x2c>)
 8002b4c:	2206      	movs	r2, #6
 8002b4e:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 2499;
 8002b50:	4b06      	ldr	r3, [pc, #24]	; (8002b6c <MX_IWDG_Init+0x2c>)
 8002b52:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8002b56:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002b58:	4804      	ldr	r0, [pc, #16]	; (8002b6c <MX_IWDG_Init+0x2c>)
 8002b5a:	f003 f8cc 	bl	8005cf6 <HAL_IWDG_Init>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d001      	beq.n	8002b68 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8002b64:	f000 f95e 	bl	8002e24 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8002b68:	bf00      	nop
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	20000344 	.word	0x20000344
 8002b70:	40003000 	.word	0x40003000

08002b74 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002b78:	4b17      	ldr	r3, [pc, #92]	; (8002bd8 <MX_SPI1_Init+0x64>)
 8002b7a:	4a18      	ldr	r2, [pc, #96]	; (8002bdc <MX_SPI1_Init+0x68>)
 8002b7c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002b7e:	4b16      	ldr	r3, [pc, #88]	; (8002bd8 <MX_SPI1_Init+0x64>)
 8002b80:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002b84:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002b86:	4b14      	ldr	r3, [pc, #80]	; (8002bd8 <MX_SPI1_Init+0x64>)
 8002b88:	2200      	movs	r2, #0
 8002b8a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002b8c:	4b12      	ldr	r3, [pc, #72]	; (8002bd8 <MX_SPI1_Init+0x64>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b92:	4b11      	ldr	r3, [pc, #68]	; (8002bd8 <MX_SPI1_Init+0x64>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002b98:	4b0f      	ldr	r3, [pc, #60]	; (8002bd8 <MX_SPI1_Init+0x64>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002b9e:	4b0e      	ldr	r3, [pc, #56]	; (8002bd8 <MX_SPI1_Init+0x64>)
 8002ba0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ba4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002ba6:	4b0c      	ldr	r3, [pc, #48]	; (8002bd8 <MX_SPI1_Init+0x64>)
 8002ba8:	2218      	movs	r2, #24
 8002baa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002bac:	4b0a      	ldr	r3, [pc, #40]	; (8002bd8 <MX_SPI1_Init+0x64>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002bb2:	4b09      	ldr	r3, [pc, #36]	; (8002bd8 <MX_SPI1_Init+0x64>)
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002bb8:	4b07      	ldr	r3, [pc, #28]	; (8002bd8 <MX_SPI1_Init+0x64>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002bbe:	4b06      	ldr	r3, [pc, #24]	; (8002bd8 <MX_SPI1_Init+0x64>)
 8002bc0:	220a      	movs	r2, #10
 8002bc2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002bc4:	4804      	ldr	r0, [pc, #16]	; (8002bd8 <MX_SPI1_Init+0x64>)
 8002bc6:	f003 fd41 	bl	800664c <HAL_SPI_Init>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d001      	beq.n	8002bd4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002bd0:	f000 f928 	bl	8002e24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002bd4:	bf00      	nop
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	20000350 	.word	0x20000350
 8002bdc:	40013000 	.word	0x40013000

08002be0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b086      	sub	sp, #24
 8002be4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002be6:	f107 0308 	add.w	r3, r7, #8
 8002bea:	2200      	movs	r2, #0
 8002bec:	601a      	str	r2, [r3, #0]
 8002bee:	605a      	str	r2, [r3, #4]
 8002bf0:	609a      	str	r2, [r3, #8]
 8002bf2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bf4:	463b      	mov	r3, r7
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	601a      	str	r2, [r3, #0]
 8002bfa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002bfc:	4b1d      	ldr	r3, [pc, #116]	; (8002c74 <MX_TIM4_Init+0x94>)
 8002bfe:	4a1e      	ldr	r2, [pc, #120]	; (8002c78 <MX_TIM4_Init+0x98>)
 8002c00:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 50000-1;
 8002c02:	4b1c      	ldr	r3, [pc, #112]	; (8002c74 <MX_TIM4_Init+0x94>)
 8002c04:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8002c08:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c0a:	4b1a      	ldr	r3, [pc, #104]	; (8002c74 <MX_TIM4_Init+0x94>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 14400-1;
 8002c10:	4b18      	ldr	r3, [pc, #96]	; (8002c74 <MX_TIM4_Init+0x94>)
 8002c12:	f643 023f 	movw	r2, #14399	; 0x383f
 8002c16:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c18:	4b16      	ldr	r3, [pc, #88]	; (8002c74 <MX_TIM4_Init+0x94>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c1e:	4b15      	ldr	r3, [pc, #84]	; (8002c74 <MX_TIM4_Init+0x94>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002c24:	4813      	ldr	r0, [pc, #76]	; (8002c74 <MX_TIM4_Init+0x94>)
 8002c26:	f004 fac7 	bl	80071b8 <HAL_TIM_Base_Init>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d001      	beq.n	8002c34 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002c30:	f000 f8f8 	bl	8002e24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c38:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002c3a:	f107 0308 	add.w	r3, r7, #8
 8002c3e:	4619      	mov	r1, r3
 8002c40:	480c      	ldr	r0, [pc, #48]	; (8002c74 <MX_TIM4_Init+0x94>)
 8002c42:	f004 fcb0 	bl	80075a6 <HAL_TIM_ConfigClockSource>
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d001      	beq.n	8002c50 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002c4c:	f000 f8ea 	bl	8002e24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c50:	2300      	movs	r3, #0
 8002c52:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c54:	2300      	movs	r3, #0
 8002c56:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002c58:	463b      	mov	r3, r7
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	4805      	ldr	r0, [pc, #20]	; (8002c74 <MX_TIM4_Init+0x94>)
 8002c5e:	f004 fecb 	bl	80079f8 <HAL_TIMEx_MasterConfigSynchronization>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d001      	beq.n	8002c6c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002c68:	f000 f8dc 	bl	8002e24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002c6c:	bf00      	nop
 8002c6e:	3718      	adds	r7, #24
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	200003a8 	.word	0x200003a8
 8002c78:	40000800 	.word	0x40000800

08002c7c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c80:	4b11      	ldr	r3, [pc, #68]	; (8002cc8 <MX_USART1_UART_Init+0x4c>)
 8002c82:	4a12      	ldr	r2, [pc, #72]	; (8002ccc <MX_USART1_UART_Init+0x50>)
 8002c84:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002c86:	4b10      	ldr	r3, [pc, #64]	; (8002cc8 <MX_USART1_UART_Init+0x4c>)
 8002c88:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c8c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c8e:	4b0e      	ldr	r3, [pc, #56]	; (8002cc8 <MX_USART1_UART_Init+0x4c>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c94:	4b0c      	ldr	r3, [pc, #48]	; (8002cc8 <MX_USART1_UART_Init+0x4c>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c9a:	4b0b      	ldr	r3, [pc, #44]	; (8002cc8 <MX_USART1_UART_Init+0x4c>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ca0:	4b09      	ldr	r3, [pc, #36]	; (8002cc8 <MX_USART1_UART_Init+0x4c>)
 8002ca2:	220c      	movs	r2, #12
 8002ca4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ca6:	4b08      	ldr	r3, [pc, #32]	; (8002cc8 <MX_USART1_UART_Init+0x4c>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cac:	4b06      	ldr	r3, [pc, #24]	; (8002cc8 <MX_USART1_UART_Init+0x4c>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002cb2:	4805      	ldr	r0, [pc, #20]	; (8002cc8 <MX_USART1_UART_Init+0x4c>)
 8002cb4:	f004 ff30 	bl	8007b18 <HAL_UART_Init>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d001      	beq.n	8002cc2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002cbe:	f000 f8b1 	bl	8002e24 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002cc2:	bf00      	nop
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	200003f0 	.word	0x200003f0
 8002ccc:	40011000 	.word	0x40011000

08002cd0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	607b      	str	r3, [r7, #4]
 8002cda:	4b10      	ldr	r3, [pc, #64]	; (8002d1c <MX_DMA_Init+0x4c>)
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cde:	4a0f      	ldr	r2, [pc, #60]	; (8002d1c <MX_DMA_Init+0x4c>)
 8002ce0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ce4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ce6:	4b0d      	ldr	r3, [pc, #52]	; (8002d1c <MX_DMA_Init+0x4c>)
 8002ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cee:	607b      	str	r3, [r7, #4]
 8002cf0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	2100      	movs	r1, #0
 8002cf6:	2038      	movs	r0, #56	; 0x38
 8002cf8:	f001 fd91 	bl	800481e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002cfc:	2038      	movs	r0, #56	; 0x38
 8002cfe:	f001 fdaa 	bl	8004856 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8002d02:	2200      	movs	r2, #0
 8002d04:	2100      	movs	r1, #0
 8002d06:	203a      	movs	r0, #58	; 0x3a
 8002d08:	f001 fd89 	bl	800481e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002d0c:	203a      	movs	r0, #58	; 0x3a
 8002d0e:	f001 fda2 	bl	8004856 <HAL_NVIC_EnableIRQ>

}
 8002d12:	bf00      	nop
 8002d14:	3708      	adds	r7, #8
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	40023800 	.word	0x40023800

08002d20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b08a      	sub	sp, #40	; 0x28
 8002d24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d26:	f107 0314 	add.w	r3, r7, #20
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	601a      	str	r2, [r3, #0]
 8002d2e:	605a      	str	r2, [r3, #4]
 8002d30:	609a      	str	r2, [r3, #8]
 8002d32:	60da      	str	r2, [r3, #12]
 8002d34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d36:	2300      	movs	r3, #0
 8002d38:	613b      	str	r3, [r7, #16]
 8002d3a:	4b36      	ldr	r3, [pc, #216]	; (8002e14 <MX_GPIO_Init+0xf4>)
 8002d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3e:	4a35      	ldr	r2, [pc, #212]	; (8002e14 <MX_GPIO_Init+0xf4>)
 8002d40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d44:	6313      	str	r3, [r2, #48]	; 0x30
 8002d46:	4b33      	ldr	r3, [pc, #204]	; (8002e14 <MX_GPIO_Init+0xf4>)
 8002d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d4e:	613b      	str	r3, [r7, #16]
 8002d50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d52:	2300      	movs	r3, #0
 8002d54:	60fb      	str	r3, [r7, #12]
 8002d56:	4b2f      	ldr	r3, [pc, #188]	; (8002e14 <MX_GPIO_Init+0xf4>)
 8002d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d5a:	4a2e      	ldr	r2, [pc, #184]	; (8002e14 <MX_GPIO_Init+0xf4>)
 8002d5c:	f043 0301 	orr.w	r3, r3, #1
 8002d60:	6313      	str	r3, [r2, #48]	; 0x30
 8002d62:	4b2c      	ldr	r3, [pc, #176]	; (8002e14 <MX_GPIO_Init+0xf4>)
 8002d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d66:	f003 0301 	and.w	r3, r3, #1
 8002d6a:	60fb      	str	r3, [r7, #12]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d6e:	2300      	movs	r3, #0
 8002d70:	60bb      	str	r3, [r7, #8]
 8002d72:	4b28      	ldr	r3, [pc, #160]	; (8002e14 <MX_GPIO_Init+0xf4>)
 8002d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d76:	4a27      	ldr	r2, [pc, #156]	; (8002e14 <MX_GPIO_Init+0xf4>)
 8002d78:	f043 0302 	orr.w	r3, r3, #2
 8002d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d7e:	4b25      	ldr	r3, [pc, #148]	; (8002e14 <MX_GPIO_Init+0xf4>)
 8002d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d82:	f003 0302 	and.w	r3, r3, #2
 8002d86:	60bb      	str	r3, [r7, #8]
 8002d88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	607b      	str	r3, [r7, #4]
 8002d8e:	4b21      	ldr	r3, [pc, #132]	; (8002e14 <MX_GPIO_Init+0xf4>)
 8002d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d92:	4a20      	ldr	r2, [pc, #128]	; (8002e14 <MX_GPIO_Init+0xf4>)
 8002d94:	f043 0310 	orr.w	r3, r3, #16
 8002d98:	6313      	str	r3, [r2, #48]	; 0x30
 8002d9a:	4b1e      	ldr	r3, [pc, #120]	; (8002e14 <MX_GPIO_Init+0xf4>)
 8002d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9e:	f003 0310 	and.w	r3, r3, #16
 8002da2:	607b      	str	r3, [r7, #4]
 8002da4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|test_pin_Pin, GPIO_PIN_RESET);
 8002da6:	2200      	movs	r2, #0
 8002da8:	2150      	movs	r1, #80	; 0x50
 8002daa:	481b      	ldr	r0, [pc, #108]	; (8002e18 <MX_GPIO_Init+0xf8>)
 8002dac:	f002 fb24 	bl	80053f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_CS_GPIO_Port, FLASH_CS_Pin, GPIO_PIN_RESET);
 8002db0:	2200      	movs	r2, #0
 8002db2:	2101      	movs	r1, #1
 8002db4:	4819      	ldr	r0, [pc, #100]	; (8002e1c <MX_GPIO_Init+0xfc>)
 8002db6:	f002 fb1f 	bl	80053f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI1_CS_Pin test_pin_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|test_pin_Pin;
 8002dba:	2350      	movs	r3, #80	; 0x50
 8002dbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dca:	f107 0314 	add.w	r3, r7, #20
 8002dce:	4619      	mov	r1, r3
 8002dd0:	4811      	ldr	r0, [pc, #68]	; (8002e18 <MX_GPIO_Init+0xf8>)
 8002dd2:	f002 f95d 	bl	8005090 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH_CS_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_Pin;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dde:	2300      	movs	r3, #0
 8002de0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002de2:	2300      	movs	r3, #0
 8002de4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(FLASH_CS_GPIO_Port, &GPIO_InitStruct);
 8002de6:	f107 0314 	add.w	r3, r7, #20
 8002dea:	4619      	mov	r1, r3
 8002dec:	480b      	ldr	r0, [pc, #44]	; (8002e1c <MX_GPIO_Init+0xfc>)
 8002dee:	f002 f94f 	bl	8005090 <HAL_GPIO_Init>

  /*Configure GPIO pins : Rotary_CLK_Pin Rotary_DT_Pin Rotary_SW_Pin */
  GPIO_InitStruct.Pin = Rotary_CLK_Pin|Rotary_DT_Pin|Rotary_SW_Pin;
 8002df2:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002df6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e00:	f107 0314 	add.w	r3, r7, #20
 8002e04:	4619      	mov	r1, r3
 8002e06:	4806      	ldr	r0, [pc, #24]	; (8002e20 <MX_GPIO_Init+0x100>)
 8002e08:	f002 f942 	bl	8005090 <HAL_GPIO_Init>

}
 8002e0c:	bf00      	nop
 8002e0e:	3728      	adds	r7, #40	; 0x28
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	40023800 	.word	0x40023800
 8002e18:	40020000 	.word	0x40020000
 8002e1c:	40020400 	.word	0x40020400
 8002e20:	40021000 	.word	0x40021000

08002e24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e28:	b672      	cpsid	i
}
 8002e2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e2c:	e7fe      	b.n	8002e2c <Error_Handler+0x8>
	...

08002e30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e36:	2300      	movs	r3, #0
 8002e38:	607b      	str	r3, [r7, #4]
 8002e3a:	4b10      	ldr	r3, [pc, #64]	; (8002e7c <HAL_MspInit+0x4c>)
 8002e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e3e:	4a0f      	ldr	r2, [pc, #60]	; (8002e7c <HAL_MspInit+0x4c>)
 8002e40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e44:	6453      	str	r3, [r2, #68]	; 0x44
 8002e46:	4b0d      	ldr	r3, [pc, #52]	; (8002e7c <HAL_MspInit+0x4c>)
 8002e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e4e:	607b      	str	r3, [r7, #4]
 8002e50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e52:	2300      	movs	r3, #0
 8002e54:	603b      	str	r3, [r7, #0]
 8002e56:	4b09      	ldr	r3, [pc, #36]	; (8002e7c <HAL_MspInit+0x4c>)
 8002e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5a:	4a08      	ldr	r2, [pc, #32]	; (8002e7c <HAL_MspInit+0x4c>)
 8002e5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e60:	6413      	str	r3, [r2, #64]	; 0x40
 8002e62:	4b06      	ldr	r3, [pc, #24]	; (8002e7c <HAL_MspInit+0x4c>)
 8002e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e6a:	603b      	str	r3, [r7, #0]
 8002e6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e6e:	bf00      	nop
 8002e70:	370c      	adds	r7, #12
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop
 8002e7c:	40023800 	.word	0x40023800

08002e80 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b08a      	sub	sp, #40	; 0x28
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e88:	f107 0314 	add.w	r3, r7, #20
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	601a      	str	r2, [r3, #0]
 8002e90:	605a      	str	r2, [r3, #4]
 8002e92:	609a      	str	r2, [r3, #8]
 8002e94:	60da      	str	r2, [r3, #12]
 8002e96:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a2f      	ldr	r2, [pc, #188]	; (8002f5c <HAL_ADC_MspInit+0xdc>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d157      	bne.n	8002f52 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	613b      	str	r3, [r7, #16]
 8002ea6:	4b2e      	ldr	r3, [pc, #184]	; (8002f60 <HAL_ADC_MspInit+0xe0>)
 8002ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eaa:	4a2d      	ldr	r2, [pc, #180]	; (8002f60 <HAL_ADC_MspInit+0xe0>)
 8002eac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002eb0:	6453      	str	r3, [r2, #68]	; 0x44
 8002eb2:	4b2b      	ldr	r3, [pc, #172]	; (8002f60 <HAL_ADC_MspInit+0xe0>)
 8002eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eba:	613b      	str	r3, [r7, #16]
 8002ebc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	60fb      	str	r3, [r7, #12]
 8002ec2:	4b27      	ldr	r3, [pc, #156]	; (8002f60 <HAL_ADC_MspInit+0xe0>)
 8002ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec6:	4a26      	ldr	r2, [pc, #152]	; (8002f60 <HAL_ADC_MspInit+0xe0>)
 8002ec8:	f043 0301 	orr.w	r3, r3, #1
 8002ecc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ece:	4b24      	ldr	r3, [pc, #144]	; (8002f60 <HAL_ADC_MspInit+0xe0>)
 8002ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed2:	f003 0301 	and.w	r3, r3, #1
 8002ed6:	60fb      	str	r3, [r7, #12]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = ADC1_PH_Sensor_Pin|ADC1_TDS_Sensor_Pin;
 8002eda:	2303      	movs	r3, #3
 8002edc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ee6:	f107 0314 	add.w	r3, r7, #20
 8002eea:	4619      	mov	r1, r3
 8002eec:	481d      	ldr	r0, [pc, #116]	; (8002f64 <HAL_ADC_MspInit+0xe4>)
 8002eee:	f002 f8cf 	bl	8005090 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002ef2:	4b1d      	ldr	r3, [pc, #116]	; (8002f68 <HAL_ADC_MspInit+0xe8>)
 8002ef4:	4a1d      	ldr	r2, [pc, #116]	; (8002f6c <HAL_ADC_MspInit+0xec>)
 8002ef6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002ef8:	4b1b      	ldr	r3, [pc, #108]	; (8002f68 <HAL_ADC_MspInit+0xe8>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002efe:	4b1a      	ldr	r3, [pc, #104]	; (8002f68 <HAL_ADC_MspInit+0xe8>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f04:	4b18      	ldr	r3, [pc, #96]	; (8002f68 <HAL_ADC_MspInit+0xe8>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002f0a:	4b17      	ldr	r3, [pc, #92]	; (8002f68 <HAL_ADC_MspInit+0xe8>)
 8002f0c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f10:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002f12:	4b15      	ldr	r3, [pc, #84]	; (8002f68 <HAL_ADC_MspInit+0xe8>)
 8002f14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f18:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002f1a:	4b13      	ldr	r3, [pc, #76]	; (8002f68 <HAL_ADC_MspInit+0xe8>)
 8002f1c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f20:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002f22:	4b11      	ldr	r3, [pc, #68]	; (8002f68 <HAL_ADC_MspInit+0xe8>)
 8002f24:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f28:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002f2a:	4b0f      	ldr	r3, [pc, #60]	; (8002f68 <HAL_ADC_MspInit+0xe8>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f30:	4b0d      	ldr	r3, [pc, #52]	; (8002f68 <HAL_ADC_MspInit+0xe8>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002f36:	480c      	ldr	r0, [pc, #48]	; (8002f68 <HAL_ADC_MspInit+0xe8>)
 8002f38:	f001 fca8 	bl	800488c <HAL_DMA_Init>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d001      	beq.n	8002f46 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8002f42:	f7ff ff6f 	bl	8002e24 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a07      	ldr	r2, [pc, #28]	; (8002f68 <HAL_ADC_MspInit+0xe8>)
 8002f4a:	639a      	str	r2, [r3, #56]	; 0x38
 8002f4c:	4a06      	ldr	r2, [pc, #24]	; (8002f68 <HAL_ADC_MspInit+0xe8>)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002f52:	bf00      	nop
 8002f54:	3728      	adds	r7, #40	; 0x28
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	40012000 	.word	0x40012000
 8002f60:	40023800 	.word	0x40023800
 8002f64:	40020000 	.word	0x40020000
 8002f68:	20000290 	.word	0x20000290
 8002f6c:	40026410 	.word	0x40026410

08002f70 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b08a      	sub	sp, #40	; 0x28
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f78:	f107 0314 	add.w	r3, r7, #20
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	601a      	str	r2, [r3, #0]
 8002f80:	605a      	str	r2, [r3, #4]
 8002f82:	609a      	str	r2, [r3, #8]
 8002f84:	60da      	str	r2, [r3, #12]
 8002f86:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a19      	ldr	r2, [pc, #100]	; (8002ff4 <HAL_I2C_MspInit+0x84>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d12b      	bne.n	8002fea <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f92:	2300      	movs	r3, #0
 8002f94:	613b      	str	r3, [r7, #16]
 8002f96:	4b18      	ldr	r3, [pc, #96]	; (8002ff8 <HAL_I2C_MspInit+0x88>)
 8002f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f9a:	4a17      	ldr	r2, [pc, #92]	; (8002ff8 <HAL_I2C_MspInit+0x88>)
 8002f9c:	f043 0302 	orr.w	r3, r3, #2
 8002fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8002fa2:	4b15      	ldr	r3, [pc, #84]	; (8002ff8 <HAL_I2C_MspInit+0x88>)
 8002fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa6:	f003 0302 	and.w	r3, r3, #2
 8002faa:	613b      	str	r3, [r7, #16]
 8002fac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = LCD_I2C1_SCL_Pin|LCD_I2C1_SDA_Pin;
 8002fae:	23c0      	movs	r3, #192	; 0xc0
 8002fb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002fb2:	2312      	movs	r3, #18
 8002fb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002fbe:	2304      	movs	r3, #4
 8002fc0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fc2:	f107 0314 	add.w	r3, r7, #20
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	480c      	ldr	r0, [pc, #48]	; (8002ffc <HAL_I2C_MspInit+0x8c>)
 8002fca:	f002 f861 	bl	8005090 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002fce:	2300      	movs	r3, #0
 8002fd0:	60fb      	str	r3, [r7, #12]
 8002fd2:	4b09      	ldr	r3, [pc, #36]	; (8002ff8 <HAL_I2C_MspInit+0x88>)
 8002fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd6:	4a08      	ldr	r2, [pc, #32]	; (8002ff8 <HAL_I2C_MspInit+0x88>)
 8002fd8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002fdc:	6413      	str	r3, [r2, #64]	; 0x40
 8002fde:	4b06      	ldr	r3, [pc, #24]	; (8002ff8 <HAL_I2C_MspInit+0x88>)
 8002fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fe6:	60fb      	str	r3, [r7, #12]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002fea:	bf00      	nop
 8002fec:	3728      	adds	r7, #40	; 0x28
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	40005400 	.word	0x40005400
 8002ff8:	40023800 	.word	0x40023800
 8002ffc:	40020400 	.word	0x40020400

08003000 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b08a      	sub	sp, #40	; 0x28
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003008:	f107 0314 	add.w	r3, r7, #20
 800300c:	2200      	movs	r2, #0
 800300e:	601a      	str	r2, [r3, #0]
 8003010:	605a      	str	r2, [r3, #4]
 8003012:	609a      	str	r2, [r3, #8]
 8003014:	60da      	str	r2, [r3, #12]
 8003016:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a19      	ldr	r2, [pc, #100]	; (8003084 <HAL_SPI_MspInit+0x84>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d12b      	bne.n	800307a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003022:	2300      	movs	r3, #0
 8003024:	613b      	str	r3, [r7, #16]
 8003026:	4b18      	ldr	r3, [pc, #96]	; (8003088 <HAL_SPI_MspInit+0x88>)
 8003028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800302a:	4a17      	ldr	r2, [pc, #92]	; (8003088 <HAL_SPI_MspInit+0x88>)
 800302c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003030:	6453      	str	r3, [r2, #68]	; 0x44
 8003032:	4b15      	ldr	r3, [pc, #84]	; (8003088 <HAL_SPI_MspInit+0x88>)
 8003034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003036:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800303a:	613b      	str	r3, [r7, #16]
 800303c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800303e:	2300      	movs	r3, #0
 8003040:	60fb      	str	r3, [r7, #12]
 8003042:	4b11      	ldr	r3, [pc, #68]	; (8003088 <HAL_SPI_MspInit+0x88>)
 8003044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003046:	4a10      	ldr	r2, [pc, #64]	; (8003088 <HAL_SPI_MspInit+0x88>)
 8003048:	f043 0302 	orr.w	r3, r3, #2
 800304c:	6313      	str	r3, [r2, #48]	; 0x30
 800304e:	4b0e      	ldr	r3, [pc, #56]	; (8003088 <HAL_SPI_MspInit+0x88>)
 8003050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003052:	f003 0302 	and.w	r3, r3, #2
 8003056:	60fb      	str	r3, [r7, #12]
 8003058:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800305a:	2338      	movs	r3, #56	; 0x38
 800305c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800305e:	2302      	movs	r3, #2
 8003060:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003062:	2300      	movs	r3, #0
 8003064:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003066:	2303      	movs	r3, #3
 8003068:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800306a:	2305      	movs	r3, #5
 800306c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800306e:	f107 0314 	add.w	r3, r7, #20
 8003072:	4619      	mov	r1, r3
 8003074:	4805      	ldr	r0, [pc, #20]	; (800308c <HAL_SPI_MspInit+0x8c>)
 8003076:	f002 f80b 	bl	8005090 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800307a:	bf00      	nop
 800307c:	3728      	adds	r7, #40	; 0x28
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	40013000 	.word	0x40013000
 8003088:	40023800 	.word	0x40023800
 800308c:	40020400 	.word	0x40020400

08003090 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a0e      	ldr	r2, [pc, #56]	; (80030d8 <HAL_TIM_Base_MspInit+0x48>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d115      	bne.n	80030ce <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80030a2:	2300      	movs	r3, #0
 80030a4:	60fb      	str	r3, [r7, #12]
 80030a6:	4b0d      	ldr	r3, [pc, #52]	; (80030dc <HAL_TIM_Base_MspInit+0x4c>)
 80030a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030aa:	4a0c      	ldr	r2, [pc, #48]	; (80030dc <HAL_TIM_Base_MspInit+0x4c>)
 80030ac:	f043 0304 	orr.w	r3, r3, #4
 80030b0:	6413      	str	r3, [r2, #64]	; 0x40
 80030b2:	4b0a      	ldr	r3, [pc, #40]	; (80030dc <HAL_TIM_Base_MspInit+0x4c>)
 80030b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b6:	f003 0304 	and.w	r3, r3, #4
 80030ba:	60fb      	str	r3, [r7, #12]
 80030bc:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80030be:	2200      	movs	r2, #0
 80030c0:	2100      	movs	r1, #0
 80030c2:	201e      	movs	r0, #30
 80030c4:	f001 fbab 	bl	800481e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80030c8:	201e      	movs	r0, #30
 80030ca:	f001 fbc4 	bl	8004856 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80030ce:	bf00      	nop
 80030d0:	3710      	adds	r7, #16
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	40000800 	.word	0x40000800
 80030dc:	40023800 	.word	0x40023800

080030e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b08a      	sub	sp, #40	; 0x28
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030e8:	f107 0314 	add.w	r3, r7, #20
 80030ec:	2200      	movs	r2, #0
 80030ee:	601a      	str	r2, [r3, #0]
 80030f0:	605a      	str	r2, [r3, #4]
 80030f2:	609a      	str	r2, [r3, #8]
 80030f4:	60da      	str	r2, [r3, #12]
 80030f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a34      	ldr	r2, [pc, #208]	; (80031d0 <HAL_UART_MspInit+0xf0>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d162      	bne.n	80031c8 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003102:	2300      	movs	r3, #0
 8003104:	613b      	str	r3, [r7, #16]
 8003106:	4b33      	ldr	r3, [pc, #204]	; (80031d4 <HAL_UART_MspInit+0xf4>)
 8003108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800310a:	4a32      	ldr	r2, [pc, #200]	; (80031d4 <HAL_UART_MspInit+0xf4>)
 800310c:	f043 0310 	orr.w	r3, r3, #16
 8003110:	6453      	str	r3, [r2, #68]	; 0x44
 8003112:	4b30      	ldr	r3, [pc, #192]	; (80031d4 <HAL_UART_MspInit+0xf4>)
 8003114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003116:	f003 0310 	and.w	r3, r3, #16
 800311a:	613b      	str	r3, [r7, #16]
 800311c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800311e:	2300      	movs	r3, #0
 8003120:	60fb      	str	r3, [r7, #12]
 8003122:	4b2c      	ldr	r3, [pc, #176]	; (80031d4 <HAL_UART_MspInit+0xf4>)
 8003124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003126:	4a2b      	ldr	r2, [pc, #172]	; (80031d4 <HAL_UART_MspInit+0xf4>)
 8003128:	f043 0301 	orr.w	r3, r3, #1
 800312c:	6313      	str	r3, [r2, #48]	; 0x30
 800312e:	4b29      	ldr	r3, [pc, #164]	; (80031d4 <HAL_UART_MspInit+0xf4>)
 8003130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003132:	f003 0301 	and.w	r3, r3, #1
 8003136:	60fb      	str	r3, [r7, #12]
 8003138:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800313a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800313e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003140:	2302      	movs	r3, #2
 8003142:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003144:	2300      	movs	r3, #0
 8003146:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003148:	2303      	movs	r3, #3
 800314a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800314c:	2307      	movs	r3, #7
 800314e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003150:	f107 0314 	add.w	r3, r7, #20
 8003154:	4619      	mov	r1, r3
 8003156:	4820      	ldr	r0, [pc, #128]	; (80031d8 <HAL_UART_MspInit+0xf8>)
 8003158:	f001 ff9a 	bl	8005090 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800315c:	4b1f      	ldr	r3, [pc, #124]	; (80031dc <HAL_UART_MspInit+0xfc>)
 800315e:	4a20      	ldr	r2, [pc, #128]	; (80031e0 <HAL_UART_MspInit+0x100>)
 8003160:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003162:	4b1e      	ldr	r3, [pc, #120]	; (80031dc <HAL_UART_MspInit+0xfc>)
 8003164:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003168:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800316a:	4b1c      	ldr	r3, [pc, #112]	; (80031dc <HAL_UART_MspInit+0xfc>)
 800316c:	2200      	movs	r2, #0
 800316e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003170:	4b1a      	ldr	r3, [pc, #104]	; (80031dc <HAL_UART_MspInit+0xfc>)
 8003172:	2200      	movs	r2, #0
 8003174:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003176:	4b19      	ldr	r3, [pc, #100]	; (80031dc <HAL_UART_MspInit+0xfc>)
 8003178:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800317c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800317e:	4b17      	ldr	r3, [pc, #92]	; (80031dc <HAL_UART_MspInit+0xfc>)
 8003180:	2200      	movs	r2, #0
 8003182:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003184:	4b15      	ldr	r3, [pc, #84]	; (80031dc <HAL_UART_MspInit+0xfc>)
 8003186:	2200      	movs	r2, #0
 8003188:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800318a:	4b14      	ldr	r3, [pc, #80]	; (80031dc <HAL_UART_MspInit+0xfc>)
 800318c:	2200      	movs	r2, #0
 800318e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003190:	4b12      	ldr	r3, [pc, #72]	; (80031dc <HAL_UART_MspInit+0xfc>)
 8003192:	2200      	movs	r2, #0
 8003194:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003196:	4b11      	ldr	r3, [pc, #68]	; (80031dc <HAL_UART_MspInit+0xfc>)
 8003198:	2200      	movs	r2, #0
 800319a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800319c:	480f      	ldr	r0, [pc, #60]	; (80031dc <HAL_UART_MspInit+0xfc>)
 800319e:	f001 fb75 	bl	800488c <HAL_DMA_Init>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d001      	beq.n	80031ac <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80031a8:	f7ff fe3c 	bl	8002e24 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	4a0b      	ldr	r2, [pc, #44]	; (80031dc <HAL_UART_MspInit+0xfc>)
 80031b0:	639a      	str	r2, [r3, #56]	; 0x38
 80031b2:	4a0a      	ldr	r2, [pc, #40]	; (80031dc <HAL_UART_MspInit+0xfc>)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80031b8:	2200      	movs	r2, #0
 80031ba:	2100      	movs	r1, #0
 80031bc:	2025      	movs	r0, #37	; 0x25
 80031be:	f001 fb2e 	bl	800481e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80031c2:	2025      	movs	r0, #37	; 0x25
 80031c4:	f001 fb47 	bl	8004856 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80031c8:	bf00      	nop
 80031ca:	3728      	adds	r7, #40	; 0x28
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	40011000 	.word	0x40011000
 80031d4:	40023800 	.word	0x40023800
 80031d8:	40020000 	.word	0x40020000
 80031dc:	20000434 	.word	0x20000434
 80031e0:	40026440 	.word	0x40026440

080031e4 <SDTimer_Handler>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1,Timer2 = 0;
void SDTimer_Handler(void)
{
 80031e4:	b480      	push	{r7}
 80031e6:	af00      	add	r7, sp, #0
	if(Timer1>0)
 80031e8:	4b0e      	ldr	r3, [pc, #56]	; (8003224 <SDTimer_Handler+0x40>)
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d006      	beq.n	8003200 <SDTimer_Handler+0x1c>
	{
		Timer1--;
 80031f2:	4b0c      	ldr	r3, [pc, #48]	; (8003224 <SDTimer_Handler+0x40>)
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	3b01      	subs	r3, #1
 80031fa:	b2da      	uxtb	r2, r3
 80031fc:	4b09      	ldr	r3, [pc, #36]	; (8003224 <SDTimer_Handler+0x40>)
 80031fe:	701a      	strb	r2, [r3, #0]
	}

	if(Timer2>0)
 8003200:	4b09      	ldr	r3, [pc, #36]	; (8003228 <SDTimer_Handler+0x44>)
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	b2db      	uxtb	r3, r3
 8003206:	2b00      	cmp	r3, #0
 8003208:	d006      	beq.n	8003218 <SDTimer_Handler+0x34>
	{
		Timer2--;
 800320a:	4b07      	ldr	r3, [pc, #28]	; (8003228 <SDTimer_Handler+0x44>)
 800320c:	781b      	ldrb	r3, [r3, #0]
 800320e:	b2db      	uxtb	r3, r3
 8003210:	3b01      	subs	r3, #1
 8003212:	b2da      	uxtb	r2, r3
 8003214:	4b04      	ldr	r3, [pc, #16]	; (8003228 <SDTimer_Handler+0x44>)
 8003216:	701a      	strb	r2, [r3, #0]
	}
}
 8003218:	bf00      	nop
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	200008e5 	.word	0x200008e5
 8003228:	200008e6 	.word	0x200008e6

0800322c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800322c:	b480      	push	{r7}
 800322e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003230:	e7fe      	b.n	8003230 <NMI_Handler+0x4>

08003232 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003232:	b480      	push	{r7}
 8003234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003236:	e7fe      	b.n	8003236 <HardFault_Handler+0x4>

08003238 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003238:	b480      	push	{r7}
 800323a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800323c:	e7fe      	b.n	800323c <MemManage_Handler+0x4>

0800323e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800323e:	b480      	push	{r7}
 8003240:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003242:	e7fe      	b.n	8003242 <BusFault_Handler+0x4>

08003244 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003244:	b480      	push	{r7}
 8003246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003248:	e7fe      	b.n	8003248 <UsageFault_Handler+0x4>

0800324a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800324a:	b480      	push	{r7}
 800324c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800324e:	bf00      	nop
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr

08003258 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800325c:	bf00      	nop
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr

08003266 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003266:	b480      	push	{r7}
 8003268:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800326a:	bf00      	nop
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt++;
 8003278:	4b0a      	ldr	r3, [pc, #40]	; (80032a4 <SysTick_Handler+0x30>)
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	b2db      	uxtb	r3, r3
 800327e:	3301      	adds	r3, #1
 8003280:	b2da      	uxtb	r2, r3
 8003282:	4b08      	ldr	r3, [pc, #32]	; (80032a4 <SysTick_Handler+0x30>)
 8003284:	701a      	strb	r2, [r3, #0]
	if(FatFsCnt >=10)
 8003286:	4b07      	ldr	r3, [pc, #28]	; (80032a4 <SysTick_Handler+0x30>)
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	b2db      	uxtb	r3, r3
 800328c:	2b09      	cmp	r3, #9
 800328e:	d904      	bls.n	800329a <SysTick_Handler+0x26>
	{
		FatFsCnt=0;
 8003290:	4b04      	ldr	r3, [pc, #16]	; (80032a4 <SysTick_Handler+0x30>)
 8003292:	2200      	movs	r2, #0
 8003294:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 8003296:	f7ff ffa5 	bl	80031e4 <SDTimer_Handler>

	}
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800329a:	f000 fd8f 	bl	8003dbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800329e:	bf00      	nop
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	200008e4 	.word	0x200008e4

080032a8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80032ac:	4802      	ldr	r0, [pc, #8]	; (80032b8 <TIM4_IRQHandler+0x10>)
 80032ae:	f004 f872 	bl	8007396 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80032b2:	bf00      	nop
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	200003a8 	.word	0x200003a8

080032bc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80032c0:	4802      	ldr	r0, [pc, #8]	; (80032cc <USART1_IRQHandler+0x10>)
 80032c2:	f004 fd6d 	bl	8007da0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80032c6:	bf00      	nop
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	200003f0 	.word	0x200003f0

080032d0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80032d4:	4802      	ldr	r0, [pc, #8]	; (80032e0 <DMA2_Stream0_IRQHandler+0x10>)
 80032d6:	f001 fc71 	bl	8004bbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80032da:	bf00      	nop
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	20000290 	.word	0x20000290

080032e4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80032e8:	4802      	ldr	r0, [pc, #8]	; (80032f4 <DMA2_Stream2_IRQHandler+0x10>)
 80032ea:	f001 fc67 	bl	8004bbc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80032ee:	bf00      	nop
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	20000434 	.word	0x20000434

080032f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80032f8:	b480      	push	{r7}
 80032fa:	af00      	add	r7, sp, #0
  return 1;
 80032fc:	2301      	movs	r3, #1
}
 80032fe:	4618      	mov	r0, r3
 8003300:	46bd      	mov	sp, r7
 8003302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003306:	4770      	bx	lr

08003308 <_kill>:

int _kill(int pid, int sig)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003312:	f005 fefd 	bl	8009110 <__errno>
 8003316:	4603      	mov	r3, r0
 8003318:	2216      	movs	r2, #22
 800331a:	601a      	str	r2, [r3, #0]
  return -1;
 800331c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003320:	4618      	mov	r0, r3
 8003322:	3708      	adds	r7, #8
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}

08003328 <_exit>:

void _exit (int status)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003330:	f04f 31ff 	mov.w	r1, #4294967295
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f7ff ffe7 	bl	8003308 <_kill>
  while (1) {}    /* Make sure we hang here */
 800333a:	e7fe      	b.n	800333a <_exit+0x12>

0800333c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b086      	sub	sp, #24
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003348:	2300      	movs	r3, #0
 800334a:	617b      	str	r3, [r7, #20]
 800334c:	e00a      	b.n	8003364 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800334e:	f3af 8000 	nop.w
 8003352:	4601      	mov	r1, r0
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	1c5a      	adds	r2, r3, #1
 8003358:	60ba      	str	r2, [r7, #8]
 800335a:	b2ca      	uxtb	r2, r1
 800335c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	3301      	adds	r3, #1
 8003362:	617b      	str	r3, [r7, #20]
 8003364:	697a      	ldr	r2, [r7, #20]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	429a      	cmp	r2, r3
 800336a:	dbf0      	blt.n	800334e <_read+0x12>
  }

  return len;
 800336c:	687b      	ldr	r3, [r7, #4]
}
 800336e:	4618      	mov	r0, r3
 8003370:	3718      	adds	r7, #24
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}

08003376 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003376:	b580      	push	{r7, lr}
 8003378:	b086      	sub	sp, #24
 800337a:	af00      	add	r7, sp, #0
 800337c:	60f8      	str	r0, [r7, #12]
 800337e:	60b9      	str	r1, [r7, #8]
 8003380:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003382:	2300      	movs	r3, #0
 8003384:	617b      	str	r3, [r7, #20]
 8003386:	e009      	b.n	800339c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	1c5a      	adds	r2, r3, #1
 800338c:	60ba      	str	r2, [r7, #8]
 800338e:	781b      	ldrb	r3, [r3, #0]
 8003390:	4618      	mov	r0, r3
 8003392:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	3301      	adds	r3, #1
 800339a:	617b      	str	r3, [r7, #20]
 800339c:	697a      	ldr	r2, [r7, #20]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	dbf1      	blt.n	8003388 <_write+0x12>
  }
  return len;
 80033a4:	687b      	ldr	r3, [r7, #4]
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3718      	adds	r7, #24
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}

080033ae <_close>:

int _close(int file)
{
 80033ae:	b480      	push	{r7}
 80033b0:	b083      	sub	sp, #12
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80033b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	370c      	adds	r7, #12
 80033be:	46bd      	mov	sp, r7
 80033c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c4:	4770      	bx	lr

080033c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80033c6:	b480      	push	{r7}
 80033c8:	b083      	sub	sp, #12
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]
 80033ce:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80033d6:	605a      	str	r2, [r3, #4]
  return 0;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	370c      	adds	r7, #12
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr

080033e6 <_isatty>:

int _isatty(int file)
{
 80033e6:	b480      	push	{r7}
 80033e8:	b083      	sub	sp, #12
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80033ee:	2301      	movs	r3, #1
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr

080033fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b085      	sub	sp, #20
 8003400:	af00      	add	r7, sp, #0
 8003402:	60f8      	str	r0, [r7, #12]
 8003404:	60b9      	str	r1, [r7, #8]
 8003406:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003408:	2300      	movs	r3, #0
}
 800340a:	4618      	mov	r0, r3
 800340c:	3714      	adds	r7, #20
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
	...

08003418 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b086      	sub	sp, #24
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003420:	4a14      	ldr	r2, [pc, #80]	; (8003474 <_sbrk+0x5c>)
 8003422:	4b15      	ldr	r3, [pc, #84]	; (8003478 <_sbrk+0x60>)
 8003424:	1ad3      	subs	r3, r2, r3
 8003426:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800342c:	4b13      	ldr	r3, [pc, #76]	; (800347c <_sbrk+0x64>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d102      	bne.n	800343a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003434:	4b11      	ldr	r3, [pc, #68]	; (800347c <_sbrk+0x64>)
 8003436:	4a12      	ldr	r2, [pc, #72]	; (8003480 <_sbrk+0x68>)
 8003438:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800343a:	4b10      	ldr	r3, [pc, #64]	; (800347c <_sbrk+0x64>)
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4413      	add	r3, r2
 8003442:	693a      	ldr	r2, [r7, #16]
 8003444:	429a      	cmp	r2, r3
 8003446:	d207      	bcs.n	8003458 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003448:	f005 fe62 	bl	8009110 <__errno>
 800344c:	4603      	mov	r3, r0
 800344e:	220c      	movs	r2, #12
 8003450:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003452:	f04f 33ff 	mov.w	r3, #4294967295
 8003456:	e009      	b.n	800346c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003458:	4b08      	ldr	r3, [pc, #32]	; (800347c <_sbrk+0x64>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800345e:	4b07      	ldr	r3, [pc, #28]	; (800347c <_sbrk+0x64>)
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	4413      	add	r3, r2
 8003466:	4a05      	ldr	r2, [pc, #20]	; (800347c <_sbrk+0x64>)
 8003468:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800346a:	68fb      	ldr	r3, [r7, #12]
}
 800346c:	4618      	mov	r0, r3
 800346e:	3718      	adds	r7, #24
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}
 8003474:	20020000 	.word	0x20020000
 8003478:	00000400 	.word	0x00000400
 800347c:	200008e8 	.word	0x200008e8
 8003480:	20000940 	.word	0x20000940

08003484 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003484:	b480      	push	{r7}
 8003486:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003488:	4b06      	ldr	r3, [pc, #24]	; (80034a4 <SystemInit+0x20>)
 800348a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800348e:	4a05      	ldr	r2, [pc, #20]	; (80034a4 <SystemInit+0x20>)
 8003490:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003494:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003498:	bf00      	nop
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop
 80034a4:	e000ed00 	.word	0xe000ed00

080034a8 <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b086      	sub	sp, #24
 80034ac:	af02      	add	r7, sp, #8
 80034ae:	4603      	mov	r3, r0
 80034b0:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 80034b2:	f107 020f 	add.w	r2, r7, #15
 80034b6:	1df9      	adds	r1, r7, #7
 80034b8:	2364      	movs	r3, #100	; 0x64
 80034ba:	9300      	str	r3, [sp, #0]
 80034bc:	2301      	movs	r3, #1
 80034be:	4804      	ldr	r0, [pc, #16]	; (80034d0 <W25qxx_Spi+0x28>)
 80034c0:	f003 fb9a 	bl	8006bf8 <HAL_SPI_TransmitReceive>
	return ret;
 80034c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3710      	adds	r7, #16
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	20000350 	.word	0x20000350

080034d4 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b084      	sub	sp, #16
 80034d8:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 80034da:	2300      	movs	r3, #0
 80034dc:	60fb      	str	r3, [r7, #12]
 80034de:	2300      	movs	r3, #0
 80034e0:	60bb      	str	r3, [r7, #8]
 80034e2:	2300      	movs	r3, #0
 80034e4:	607b      	str	r3, [r7, #4]
 80034e6:	2300      	movs	r3, #0
 80034e8:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80034ea:	2200      	movs	r2, #0
 80034ec:	2101      	movs	r1, #1
 80034ee:	4813      	ldr	r0, [pc, #76]	; (800353c <W25qxx_ReadID+0x68>)
 80034f0:	f001 ff82 	bl	80053f8 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 80034f4:	209f      	movs	r0, #159	; 0x9f
 80034f6:	f7ff ffd7 	bl	80034a8 <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80034fa:	20a5      	movs	r0, #165	; 0xa5
 80034fc:	f7ff ffd4 	bl	80034a8 <W25qxx_Spi>
 8003500:	4603      	mov	r3, r0
 8003502:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003504:	20a5      	movs	r0, #165	; 0xa5
 8003506:	f7ff ffcf 	bl	80034a8 <W25qxx_Spi>
 800350a:	4603      	mov	r3, r0
 800350c:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800350e:	20a5      	movs	r0, #165	; 0xa5
 8003510:	f7ff ffca 	bl	80034a8 <W25qxx_Spi>
 8003514:	4603      	mov	r3, r0
 8003516:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003518:	2201      	movs	r2, #1
 800351a:	2101      	movs	r1, #1
 800351c:	4807      	ldr	r0, [pc, #28]	; (800353c <W25qxx_ReadID+0x68>)
 800351e:	f001 ff6b 	bl	80053f8 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 8003522:	68bb      	ldr	r3, [r7, #8]
 8003524:	041a      	lsls	r2, r3, #16
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	021b      	lsls	r3, r3, #8
 800352a:	4313      	orrs	r3, r2
 800352c:	683a      	ldr	r2, [r7, #0]
 800352e:	4313      	orrs	r3, r2
 8003530:	60fb      	str	r3, [r7, #12]
	return Temp;
 8003532:	68fb      	ldr	r3, [r7, #12]
}
 8003534:	4618      	mov	r0, r3
 8003536:	3710      	adds	r7, #16
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}
 800353c:	40020400 	.word	0x40020400

08003540 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 8003540:	b590      	push	{r4, r7, lr}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003546:	2200      	movs	r2, #0
 8003548:	2101      	movs	r1, #1
 800354a:	4816      	ldr	r0, [pc, #88]	; (80035a4 <W25qxx_ReadUniqID+0x64>)
 800354c:	f001 ff54 	bl	80053f8 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 8003550:	204b      	movs	r0, #75	; 0x4b
 8003552:	f7ff ffa9 	bl	80034a8 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8003556:	2300      	movs	r3, #0
 8003558:	71fb      	strb	r3, [r7, #7]
 800355a:	e005      	b.n	8003568 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800355c:	20a5      	movs	r0, #165	; 0xa5
 800355e:	f7ff ffa3 	bl	80034a8 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8003562:	79fb      	ldrb	r3, [r7, #7]
 8003564:	3301      	adds	r3, #1
 8003566:	71fb      	strb	r3, [r7, #7]
 8003568:	79fb      	ldrb	r3, [r7, #7]
 800356a:	2b03      	cmp	r3, #3
 800356c:	d9f6      	bls.n	800355c <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 800356e:	2300      	movs	r3, #0
 8003570:	71bb      	strb	r3, [r7, #6]
 8003572:	e00b      	b.n	800358c <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003574:	79bc      	ldrb	r4, [r7, #6]
 8003576:	20a5      	movs	r0, #165	; 0xa5
 8003578:	f7ff ff96 	bl	80034a8 <W25qxx_Spi>
 800357c:	4603      	mov	r3, r0
 800357e:	461a      	mov	r2, r3
 8003580:	4b09      	ldr	r3, [pc, #36]	; (80035a8 <W25qxx_ReadUniqID+0x68>)
 8003582:	4423      	add	r3, r4
 8003584:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 8003586:	79bb      	ldrb	r3, [r7, #6]
 8003588:	3301      	adds	r3, #1
 800358a:	71bb      	strb	r3, [r7, #6]
 800358c:	79bb      	ldrb	r3, [r7, #6]
 800358e:	2b07      	cmp	r3, #7
 8003590:	d9f0      	bls.n	8003574 <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003592:	2201      	movs	r2, #1
 8003594:	2101      	movs	r1, #1
 8003596:	4803      	ldr	r0, [pc, #12]	; (80035a4 <W25qxx_ReadUniqID+0x64>)
 8003598:	f001 ff2e 	bl	80053f8 <HAL_GPIO_WritePin>
}
 800359c:	bf00      	nop
 800359e:	370c      	adds	r7, #12
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd90      	pop	{r4, r7, pc}
 80035a4:	40020400 	.word	0x40020400
 80035a8:	200008ec 	.word	0x200008ec

080035ac <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80035b0:	2200      	movs	r2, #0
 80035b2:	2101      	movs	r1, #1
 80035b4:	4807      	ldr	r0, [pc, #28]	; (80035d4 <W25qxx_WriteEnable+0x28>)
 80035b6:	f001 ff1f 	bl	80053f8 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 80035ba:	2006      	movs	r0, #6
 80035bc:	f7ff ff74 	bl	80034a8 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80035c0:	2201      	movs	r2, #1
 80035c2:	2101      	movs	r1, #1
 80035c4:	4803      	ldr	r0, [pc, #12]	; (80035d4 <W25qxx_WriteEnable+0x28>)
 80035c6:	f001 ff17 	bl	80053f8 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 80035ca:	2001      	movs	r0, #1
 80035cc:	f000 fc16 	bl	8003dfc <HAL_Delay>
}
 80035d0:	bf00      	nop
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	40020400 	.word	0x40020400

080035d8 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b084      	sub	sp, #16
 80035dc:	af00      	add	r7, sp, #0
 80035de:	4603      	mov	r3, r0
 80035e0:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 80035e2:	2300      	movs	r3, #0
 80035e4:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80035e6:	2200      	movs	r2, #0
 80035e8:	2101      	movs	r1, #1
 80035ea:	481c      	ldr	r0, [pc, #112]	; (800365c <W25qxx_ReadStatusRegister+0x84>)
 80035ec:	f001 ff04 	bl	80053f8 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 80035f0:	79fb      	ldrb	r3, [r7, #7]
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d10c      	bne.n	8003610 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 80035f6:	2005      	movs	r0, #5
 80035f8:	f7ff ff56 	bl	80034a8 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80035fc:	20a5      	movs	r0, #165	; 0xa5
 80035fe:	f7ff ff53 	bl	80034a8 <W25qxx_Spi>
 8003602:	4603      	mov	r3, r0
 8003604:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 8003606:	4a16      	ldr	r2, [pc, #88]	; (8003660 <W25qxx_ReadStatusRegister+0x88>)
 8003608:	7bfb      	ldrb	r3, [r7, #15]
 800360a:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 800360e:	e01b      	b.n	8003648 <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 8003610:	79fb      	ldrb	r3, [r7, #7]
 8003612:	2b02      	cmp	r3, #2
 8003614:	d10c      	bne.n	8003630 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 8003616:	2035      	movs	r0, #53	; 0x35
 8003618:	f7ff ff46 	bl	80034a8 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800361c:	20a5      	movs	r0, #165	; 0xa5
 800361e:	f7ff ff43 	bl	80034a8 <W25qxx_Spi>
 8003622:	4603      	mov	r3, r0
 8003624:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 8003626:	4a0e      	ldr	r2, [pc, #56]	; (8003660 <W25qxx_ReadStatusRegister+0x88>)
 8003628:	7bfb      	ldrb	r3, [r7, #15]
 800362a:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 800362e:	e00b      	b.n	8003648 <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 8003630:	2015      	movs	r0, #21
 8003632:	f7ff ff39 	bl	80034a8 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003636:	20a5      	movs	r0, #165	; 0xa5
 8003638:	f7ff ff36 	bl	80034a8 <W25qxx_Spi>
 800363c:	4603      	mov	r3, r0
 800363e:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 8003640:	4a07      	ldr	r2, [pc, #28]	; (8003660 <W25qxx_ReadStatusRegister+0x88>)
 8003642:	7bfb      	ldrb	r3, [r7, #15]
 8003644:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003648:	2201      	movs	r2, #1
 800364a:	2101      	movs	r1, #1
 800364c:	4803      	ldr	r0, [pc, #12]	; (800365c <W25qxx_ReadStatusRegister+0x84>)
 800364e:	f001 fed3 	bl	80053f8 <HAL_GPIO_WritePin>
	return status;
 8003652:	7bfb      	ldrb	r3, [r7, #15]
}
 8003654:	4618      	mov	r0, r3
 8003656:	3710      	adds	r7, #16
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}
 800365c:	40020400 	.word	0x40020400
 8003660:	200008ec 	.word	0x200008ec

08003664 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 8003668:	2001      	movs	r0, #1
 800366a:	f000 fbc7 	bl	8003dfc <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800366e:	2200      	movs	r2, #0
 8003670:	2101      	movs	r1, #1
 8003672:	480f      	ldr	r0, [pc, #60]	; (80036b0 <W25qxx_WaitForWriteEnd+0x4c>)
 8003674:	f001 fec0 	bl	80053f8 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 8003678:	2005      	movs	r0, #5
 800367a:	f7ff ff15 	bl	80034a8 <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800367e:	20a5      	movs	r0, #165	; 0xa5
 8003680:	f7ff ff12 	bl	80034a8 <W25qxx_Spi>
 8003684:	4603      	mov	r3, r0
 8003686:	461a      	mov	r2, r3
 8003688:	4b0a      	ldr	r3, [pc, #40]	; (80036b4 <W25qxx_WaitForWriteEnd+0x50>)
 800368a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 800368e:	2001      	movs	r0, #1
 8003690:	f000 fbb4 	bl	8003dfc <HAL_Delay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8003694:	4b07      	ldr	r3, [pc, #28]	; (80036b4 <W25qxx_WaitForWriteEnd+0x50>)
 8003696:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800369a:	f003 0301 	and.w	r3, r3, #1
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d1ed      	bne.n	800367e <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80036a2:	2201      	movs	r2, #1
 80036a4:	2101      	movs	r1, #1
 80036a6:	4802      	ldr	r0, [pc, #8]	; (80036b0 <W25qxx_WaitForWriteEnd+0x4c>)
 80036a8:	f001 fea6 	bl	80053f8 <HAL_GPIO_WritePin>
}
 80036ac:	bf00      	nop
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	40020400 	.word	0x40020400
 80036b4:	200008ec 	.word	0x200008ec

080036b8 <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 80036be:	4b65      	ldr	r3, [pc, #404]	; (8003854 <W25qxx_Init+0x19c>)
 80036c0:	2201      	movs	r2, #1
 80036c2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 80036c6:	e002      	b.n	80036ce <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 80036c8:	2001      	movs	r0, #1
 80036ca:	f000 fb97 	bl	8003dfc <HAL_Delay>
	while (HAL_GetTick() < 100)
 80036ce:	f000 fb89 	bl	8003de4 <HAL_GetTick>
 80036d2:	4603      	mov	r3, r0
 80036d4:	2b63      	cmp	r3, #99	; 0x63
 80036d6:	d9f7      	bls.n	80036c8 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80036d8:	2201      	movs	r2, #1
 80036da:	2101      	movs	r1, #1
 80036dc:	485e      	ldr	r0, [pc, #376]	; (8003858 <W25qxx_Init+0x1a0>)
 80036de:	f001 fe8b 	bl	80053f8 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 80036e2:	2064      	movs	r0, #100	; 0x64
 80036e4:	f000 fb8a 	bl	8003dfc <HAL_Delay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
#endif
	id = W25qxx_ReadID();
 80036e8:	f7ff fef4 	bl	80034d4 <W25qxx_ReadID>
 80036ec:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
#endif
	switch (id & 0x000000FF)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	3b11      	subs	r3, #17
 80036f4:	2b0f      	cmp	r3, #15
 80036f6:	d86c      	bhi.n	80037d2 <W25qxx_Init+0x11a>
 80036f8:	a201      	add	r2, pc, #4	; (adr r2, 8003700 <W25qxx_Init+0x48>)
 80036fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036fe:	bf00      	nop
 8003700:	080037c5 	.word	0x080037c5
 8003704:	080037b7 	.word	0x080037b7
 8003708:	080037a9 	.word	0x080037a9
 800370c:	0800379b 	.word	0x0800379b
 8003710:	0800378d 	.word	0x0800378d
 8003714:	0800377f 	.word	0x0800377f
 8003718:	08003771 	.word	0x08003771
 800371c:	08003761 	.word	0x08003761
 8003720:	08003751 	.word	0x08003751
 8003724:	080037d3 	.word	0x080037d3
 8003728:	080037d3 	.word	0x080037d3
 800372c:	080037d3 	.word	0x080037d3
 8003730:	080037d3 	.word	0x080037d3
 8003734:	080037d3 	.word	0x080037d3
 8003738:	080037d3 	.word	0x080037d3
 800373c:	08003741 	.word	0x08003741
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 8003740:	4b44      	ldr	r3, [pc, #272]	; (8003854 <W25qxx_Init+0x19c>)
 8003742:	220a      	movs	r2, #10
 8003744:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 8003746:	4b43      	ldr	r3, [pc, #268]	; (8003854 <W25qxx_Init+0x19c>)
 8003748:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800374c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
#endif
		break;
 800374e:	e046      	b.n	80037de <W25qxx_Init+0x126>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 8003750:	4b40      	ldr	r3, [pc, #256]	; (8003854 <W25qxx_Init+0x19c>)
 8003752:	2209      	movs	r2, #9
 8003754:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 8003756:	4b3f      	ldr	r3, [pc, #252]	; (8003854 <W25qxx_Init+0x19c>)
 8003758:	f44f 7200 	mov.w	r2, #512	; 0x200
 800375c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
#endif
		break;
 800375e:	e03e      	b.n	80037de <W25qxx_Init+0x126>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 8003760:	4b3c      	ldr	r3, [pc, #240]	; (8003854 <W25qxx_Init+0x19c>)
 8003762:	2208      	movs	r2, #8
 8003764:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 8003766:	4b3b      	ldr	r3, [pc, #236]	; (8003854 <W25qxx_Init+0x19c>)
 8003768:	f44f 7280 	mov.w	r2, #256	; 0x100
 800376c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
#endif
		break;
 800376e:	e036      	b.n	80037de <W25qxx_Init+0x126>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 8003770:	4b38      	ldr	r3, [pc, #224]	; (8003854 <W25qxx_Init+0x19c>)
 8003772:	2207      	movs	r2, #7
 8003774:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 8003776:	4b37      	ldr	r3, [pc, #220]	; (8003854 <W25qxx_Init+0x19c>)
 8003778:	2280      	movs	r2, #128	; 0x80
 800377a:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
#endif
		break;
 800377c:	e02f      	b.n	80037de <W25qxx_Init+0x126>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 800377e:	4b35      	ldr	r3, [pc, #212]	; (8003854 <W25qxx_Init+0x19c>)
 8003780:	2206      	movs	r2, #6
 8003782:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 8003784:	4b33      	ldr	r3, [pc, #204]	; (8003854 <W25qxx_Init+0x19c>)
 8003786:	2240      	movs	r2, #64	; 0x40
 8003788:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
#endif
		break;
 800378a:	e028      	b.n	80037de <W25qxx_Init+0x126>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 800378c:	4b31      	ldr	r3, [pc, #196]	; (8003854 <W25qxx_Init+0x19c>)
 800378e:	2205      	movs	r2, #5
 8003790:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 8003792:	4b30      	ldr	r3, [pc, #192]	; (8003854 <W25qxx_Init+0x19c>)
 8003794:	2220      	movs	r2, #32
 8003796:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
#endif
		break;
 8003798:	e021      	b.n	80037de <W25qxx_Init+0x126>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 800379a:	4b2e      	ldr	r3, [pc, #184]	; (8003854 <W25qxx_Init+0x19c>)
 800379c:	2204      	movs	r2, #4
 800379e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 80037a0:	4b2c      	ldr	r3, [pc, #176]	; (8003854 <W25qxx_Init+0x19c>)
 80037a2:	2210      	movs	r2, #16
 80037a4:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
#endif
		break;
 80037a6:	e01a      	b.n	80037de <W25qxx_Init+0x126>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 80037a8:	4b2a      	ldr	r3, [pc, #168]	; (8003854 <W25qxx_Init+0x19c>)
 80037aa:	2203      	movs	r2, #3
 80037ac:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 80037ae:	4b29      	ldr	r3, [pc, #164]	; (8003854 <W25qxx_Init+0x19c>)
 80037b0:	2208      	movs	r2, #8
 80037b2:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
#endif
		break;
 80037b4:	e013      	b.n	80037de <W25qxx_Init+0x126>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 80037b6:	4b27      	ldr	r3, [pc, #156]	; (8003854 <W25qxx_Init+0x19c>)
 80037b8:	2202      	movs	r2, #2
 80037ba:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 80037bc:	4b25      	ldr	r3, [pc, #148]	; (8003854 <W25qxx_Init+0x19c>)
 80037be:	2204      	movs	r2, #4
 80037c0:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
#endif
		break;
 80037c2:	e00c      	b.n	80037de <W25qxx_Init+0x126>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 80037c4:	4b23      	ldr	r3, [pc, #140]	; (8003854 <W25qxx_Init+0x19c>)
 80037c6:	2201      	movs	r2, #1
 80037c8:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 80037ca:	4b22      	ldr	r3, [pc, #136]	; (8003854 <W25qxx_Init+0x19c>)
 80037cc:	2202      	movs	r2, #2
 80037ce:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
#endif
		break;
 80037d0:	e005      	b.n	80037de <W25qxx_Init+0x126>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
#endif
		w25qxx.Lock = 0;
 80037d2:	4b20      	ldr	r3, [pc, #128]	; (8003854 <W25qxx_Init+0x19c>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 80037da:	2300      	movs	r3, #0
 80037dc:	e036      	b.n	800384c <W25qxx_Init+0x194>
	}
	w25qxx.PageSize = 256;
 80037de:	4b1d      	ldr	r3, [pc, #116]	; (8003854 <W25qxx_Init+0x19c>)
 80037e0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80037e4:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 80037e6:	4b1b      	ldr	r3, [pc, #108]	; (8003854 <W25qxx_Init+0x19c>)
 80037e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80037ec:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 80037ee:	4b19      	ldr	r3, [pc, #100]	; (8003854 <W25qxx_Init+0x19c>)
 80037f0:	69db      	ldr	r3, [r3, #28]
 80037f2:	011b      	lsls	r3, r3, #4
 80037f4:	4a17      	ldr	r2, [pc, #92]	; (8003854 <W25qxx_Init+0x19c>)
 80037f6:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 80037f8:	4b16      	ldr	r3, [pc, #88]	; (8003854 <W25qxx_Init+0x19c>)
 80037fa:	695b      	ldr	r3, [r3, #20]
 80037fc:	4a15      	ldr	r2, [pc, #84]	; (8003854 <W25qxx_Init+0x19c>)
 80037fe:	6912      	ldr	r2, [r2, #16]
 8003800:	fb02 f303 	mul.w	r3, r2, r3
 8003804:	4a13      	ldr	r2, [pc, #76]	; (8003854 <W25qxx_Init+0x19c>)
 8003806:	8952      	ldrh	r2, [r2, #10]
 8003808:	fbb3 f3f2 	udiv	r3, r3, r2
 800380c:	4a11      	ldr	r2, [pc, #68]	; (8003854 <W25qxx_Init+0x19c>)
 800380e:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 8003810:	4b10      	ldr	r3, [pc, #64]	; (8003854 <W25qxx_Init+0x19c>)
 8003812:	691b      	ldr	r3, [r3, #16]
 8003814:	011b      	lsls	r3, r3, #4
 8003816:	4a0f      	ldr	r2, [pc, #60]	; (8003854 <W25qxx_Init+0x19c>)
 8003818:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 800381a:	4b0e      	ldr	r3, [pc, #56]	; (8003854 <W25qxx_Init+0x19c>)
 800381c:	695b      	ldr	r3, [r3, #20]
 800381e:	4a0d      	ldr	r2, [pc, #52]	; (8003854 <W25qxx_Init+0x19c>)
 8003820:	6912      	ldr	r2, [r2, #16]
 8003822:	fb02 f303 	mul.w	r3, r2, r3
 8003826:	0a9b      	lsrs	r3, r3, #10
 8003828:	4a0a      	ldr	r2, [pc, #40]	; (8003854 <W25qxx_Init+0x19c>)
 800382a:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 800382c:	f7ff fe88 	bl	8003540 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 8003830:	2001      	movs	r0, #1
 8003832:	f7ff fed1 	bl	80035d8 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 8003836:	2002      	movs	r0, #2
 8003838:	f7ff fece 	bl	80035d8 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 800383c:	2003      	movs	r0, #3
 800383e:	f7ff fecb 	bl	80035d8 <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
#endif
	w25qxx.Lock = 0;
 8003842:	4b04      	ldr	r3, [pc, #16]	; (8003854 <W25qxx_Init+0x19c>)
 8003844:	2200      	movs	r2, #0
 8003846:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 800384a:	2301      	movs	r3, #1
}
 800384c:	4618      	mov	r0, r3
 800384e:	3708      	adds	r7, #8
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	200008ec 	.word	0x200008ec
 8003858:	40020400 	.word	0x40020400

0800385c <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 8003864:	e002      	b.n	800386c <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 8003866:	2001      	movs	r0, #1
 8003868:	f000 fac8 	bl	8003dfc <HAL_Delay>
	while (w25qxx.Lock == 1)
 800386c:	4b25      	ldr	r3, [pc, #148]	; (8003904 <W25qxx_EraseSector+0xa8>)
 800386e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003872:	2b01      	cmp	r3, #1
 8003874:	d0f7      	beq.n	8003866 <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 8003876:	4b23      	ldr	r3, [pc, #140]	; (8003904 <W25qxx_EraseSector+0xa8>)
 8003878:	2201      	movs	r2, #1
 800387a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
#endif
	W25qxx_WaitForWriteEnd();
 800387e:	f7ff fef1 	bl	8003664 <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 8003882:	4b20      	ldr	r3, [pc, #128]	; (8003904 <W25qxx_EraseSector+0xa8>)
 8003884:	691a      	ldr	r2, [r3, #16]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	fb02 f303 	mul.w	r3, r2, r3
 800388c:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 800388e:	f7ff fe8d 	bl	80035ac <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003892:	2200      	movs	r2, #0
 8003894:	2101      	movs	r1, #1
 8003896:	481c      	ldr	r0, [pc, #112]	; (8003908 <W25qxx_EraseSector+0xac>)
 8003898:	f001 fdae 	bl	80053f8 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 800389c:	4b19      	ldr	r3, [pc, #100]	; (8003904 <W25qxx_EraseSector+0xa8>)
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	2b08      	cmp	r3, #8
 80038a2:	d909      	bls.n	80038b8 <W25qxx_EraseSector+0x5c>
	{
		W25qxx_Spi(0x21);
 80038a4:	2021      	movs	r0, #33	; 0x21
 80038a6:	f7ff fdff 	bl	80034a8 <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	0e1b      	lsrs	r3, r3, #24
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	4618      	mov	r0, r3
 80038b2:	f7ff fdf9 	bl	80034a8 <W25qxx_Spi>
 80038b6:	e002      	b.n	80038be <W25qxx_EraseSector+0x62>
	}
	else
	{
		W25qxx_Spi(0x20);
 80038b8:	2020      	movs	r0, #32
 80038ba:	f7ff fdf5 	bl	80034a8 <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	0c1b      	lsrs	r3, r3, #16
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	4618      	mov	r0, r3
 80038c6:	f7ff fdef 	bl	80034a8 <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	0a1b      	lsrs	r3, r3, #8
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	4618      	mov	r0, r3
 80038d2:	f7ff fde9 	bl	80034a8 <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	4618      	mov	r0, r3
 80038dc:	f7ff fde4 	bl	80034a8 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80038e0:	2201      	movs	r2, #1
 80038e2:	2101      	movs	r1, #1
 80038e4:	4808      	ldr	r0, [pc, #32]	; (8003908 <W25qxx_EraseSector+0xac>)
 80038e6:	f001 fd87 	bl	80053f8 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 80038ea:	f7ff febb 	bl	8003664 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
#endif
	W25qxx_Delay(1);
 80038ee:	2001      	movs	r0, #1
 80038f0:	f000 fa84 	bl	8003dfc <HAL_Delay>
	w25qxx.Lock = 0;
 80038f4:	4b03      	ldr	r3, [pc, #12]	; (8003904 <W25qxx_EraseSector+0xa8>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80038fc:	bf00      	nop
 80038fe:	3708      	adds	r7, #8
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}
 8003904:	200008ec 	.word	0x200008ec
 8003908:	40020400 	.word	0x40020400

0800390c <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 8003914:	4b07      	ldr	r3, [pc, #28]	; (8003934 <W25qxx_SectorToPage+0x28>)
 8003916:	691b      	ldr	r3, [r3, #16]
 8003918:	687a      	ldr	r2, [r7, #4]
 800391a:	fb02 f303 	mul.w	r3, r2, r3
 800391e:	4a05      	ldr	r2, [pc, #20]	; (8003934 <W25qxx_SectorToPage+0x28>)
 8003920:	8952      	ldrh	r2, [r2, #10]
 8003922:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8003926:	4618      	mov	r0, r3
 8003928:	370c      	adds	r7, #12
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop
 8003934:	200008ec 	.word	0x200008ec

08003938 <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b084      	sub	sp, #16
 800393c:	af00      	add	r7, sp, #0
 800393e:	60f8      	str	r0, [r7, #12]
 8003940:	60b9      	str	r1, [r7, #8]
 8003942:	607a      	str	r2, [r7, #4]
 8003944:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8003946:	e002      	b.n	800394e <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 8003948:	2001      	movs	r0, #1
 800394a:	f000 fa57 	bl	8003dfc <HAL_Delay>
	while (w25qxx.Lock == 1)
 800394e:	4b39      	ldr	r3, [pc, #228]	; (8003a34 <W25qxx_WritePage+0xfc>)
 8003950:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003954:	2b01      	cmp	r3, #1
 8003956:	d0f7      	beq.n	8003948 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 8003958:	4b36      	ldr	r3, [pc, #216]	; (8003a34 <W25qxx_WritePage+0xfc>)
 800395a:	2201      	movs	r2, #1
 800395c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 8003960:	683a      	ldr	r2, [r7, #0]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4413      	add	r3, r2
 8003966:	4a33      	ldr	r2, [pc, #204]	; (8003a34 <W25qxx_WritePage+0xfc>)
 8003968:	8952      	ldrh	r2, [r2, #10]
 800396a:	4293      	cmp	r3, r2
 800396c:	d802      	bhi.n	8003974 <W25qxx_WritePage+0x3c>
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d105      	bne.n	8003980 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8003974:	4b2f      	ldr	r3, [pc, #188]	; (8003a34 <W25qxx_WritePage+0xfc>)
 8003976:	895b      	ldrh	r3, [r3, #10]
 8003978:	461a      	mov	r2, r3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	4413      	add	r3, r2
 8003986:	4a2b      	ldr	r2, [pc, #172]	; (8003a34 <W25qxx_WritePage+0xfc>)
 8003988:	8952      	ldrh	r2, [r2, #10]
 800398a:	4293      	cmp	r3, r2
 800398c:	d905      	bls.n	800399a <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 800398e:	4b29      	ldr	r3, [pc, #164]	; (8003a34 <W25qxx_WritePage+0xfc>)
 8003990:	895b      	ldrh	r3, [r3, #10]
 8003992:	461a      	mov	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	1ad3      	subs	r3, r2, r3
 8003998:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	W25qxx_WaitForWriteEnd();
 800399a:	f7ff fe63 	bl	8003664 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 800399e:	f7ff fe05 	bl	80035ac <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80039a2:	2200      	movs	r2, #0
 80039a4:	2101      	movs	r1, #1
 80039a6:	4824      	ldr	r0, [pc, #144]	; (8003a38 <W25qxx_WritePage+0x100>)
 80039a8:	f001 fd26 	bl	80053f8 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 80039ac:	4b21      	ldr	r3, [pc, #132]	; (8003a34 <W25qxx_WritePage+0xfc>)
 80039ae:	895b      	ldrh	r3, [r3, #10]
 80039b0:	461a      	mov	r2, r3
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	fb02 f303 	mul.w	r3, r2, r3
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	4413      	add	r3, r2
 80039bc:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 80039be:	4b1d      	ldr	r3, [pc, #116]	; (8003a34 <W25qxx_WritePage+0xfc>)
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	2b08      	cmp	r3, #8
 80039c4:	d909      	bls.n	80039da <W25qxx_WritePage+0xa2>
	{
		W25qxx_Spi(0x12);
 80039c6:	2012      	movs	r0, #18
 80039c8:	f7ff fd6e 	bl	80034a8 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	0e1b      	lsrs	r3, r3, #24
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	4618      	mov	r0, r3
 80039d4:	f7ff fd68 	bl	80034a8 <W25qxx_Spi>
 80039d8:	e002      	b.n	80039e0 <W25qxx_WritePage+0xa8>
	}
	else
	{
		W25qxx_Spi(0x02);
 80039da:	2002      	movs	r0, #2
 80039dc:	f7ff fd64 	bl	80034a8 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	0c1b      	lsrs	r3, r3, #16
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	4618      	mov	r0, r3
 80039e8:	f7ff fd5e 	bl	80034a8 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	0a1b      	lsrs	r3, r3, #8
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	4618      	mov	r0, r3
 80039f4:	f7ff fd58 	bl	80034a8 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7ff fd53 	bl	80034a8 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	b29a      	uxth	r2, r3
 8003a06:	2364      	movs	r3, #100	; 0x64
 8003a08:	68f9      	ldr	r1, [r7, #12]
 8003a0a:	480c      	ldr	r0, [pc, #48]	; (8003a3c <W25qxx_WritePage+0x104>)
 8003a0c:	f002 fea7 	bl	800675e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003a10:	2201      	movs	r2, #1
 8003a12:	2101      	movs	r1, #1
 8003a14:	4808      	ldr	r0, [pc, #32]	; (8003a38 <W25qxx_WritePage+0x100>)
 8003a16:	f001 fcef 	bl	80053f8 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8003a1a:	f7ff fe23 	bl	8003664 <W25qxx_WaitForWriteEnd>
	}
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8003a1e:	2001      	movs	r0, #1
 8003a20:	f000 f9ec 	bl	8003dfc <HAL_Delay>
	w25qxx.Lock = 0;
 8003a24:	4b03      	ldr	r3, [pc, #12]	; (8003a34 <W25qxx_WritePage+0xfc>)
 8003a26:	2200      	movs	r2, #0
 8003a28:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8003a2c:	bf00      	nop
 8003a2e:	3710      	adds	r7, #16
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	200008ec 	.word	0x200008ec
 8003a38:	40020400 	.word	0x40020400
 8003a3c:	20000350 	.word	0x20000350

08003a40 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b088      	sub	sp, #32
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	60f8      	str	r0, [r7, #12]
 8003a48:	60b9      	str	r1, [r7, #8]
 8003a4a:	607a      	str	r2, [r7, #4]
 8003a4c:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 8003a4e:	4b2c      	ldr	r3, [pc, #176]	; (8003b00 <W25qxx_WriteSector+0xc0>)
 8003a50:	691b      	ldr	r3, [r3, #16]
 8003a52:	683a      	ldr	r2, [r7, #0]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d802      	bhi.n	8003a5e <W25qxx_WriteSector+0x1e>
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d102      	bne.n	8003a64 <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 8003a5e:	4b28      	ldr	r3, [pc, #160]	; (8003b00 <W25qxx_WriteSector+0xc0>)
 8003a60:	691b      	ldr	r3, [r3, #16]
 8003a62:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8003a64:	4b26      	ldr	r3, [pc, #152]	; (8003b00 <W25qxx_WriteSector+0xc0>)
 8003a66:	691b      	ldr	r3, [r3, #16]
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d243      	bcs.n	8003af6 <W25qxx_WriteSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8003a6e:	687a      	ldr	r2, [r7, #4]
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	441a      	add	r2, r3
 8003a74:	4b22      	ldr	r3, [pc, #136]	; (8003b00 <W25qxx_WriteSector+0xc0>)
 8003a76:	691b      	ldr	r3, [r3, #16]
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d905      	bls.n	8003a88 <W25qxx_WriteSector+0x48>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8003a7c:	4b20      	ldr	r3, [pc, #128]	; (8003b00 <W25qxx_WriteSector+0xc0>)
 8003a7e:	691a      	ldr	r2, [r3, #16]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	61bb      	str	r3, [r7, #24]
 8003a86:	e001      	b.n	8003a8c <W25qxx_WriteSector+0x4c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8003a8c:	68b8      	ldr	r0, [r7, #8]
 8003a8e:	f7ff ff3d 	bl	800390c <W25qxx_SectorToPage>
 8003a92:	4602      	mov	r2, r0
 8003a94:	4b1a      	ldr	r3, [pc, #104]	; (8003b00 <W25qxx_WriteSector+0xc0>)
 8003a96:	895b      	ldrh	r3, [r3, #10]
 8003a98:	4619      	mov	r1, r3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	fbb3 f3f1 	udiv	r3, r3, r1
 8003aa0:	4413      	add	r3, r2
 8003aa2:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8003aa4:	4b16      	ldr	r3, [pc, #88]	; (8003b00 <W25qxx_WriteSector+0xc0>)
 8003aa6:	895b      	ldrh	r3, [r3, #10]
 8003aa8:	461a      	mov	r2, r3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	fbb3 f1f2 	udiv	r1, r3, r2
 8003ab0:	fb01 f202 	mul.w	r2, r1, r2
 8003ab4:	1a9b      	subs	r3, r3, r2
 8003ab6:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 8003ab8:	69bb      	ldr	r3, [r7, #24]
 8003aba:	697a      	ldr	r2, [r7, #20]
 8003abc:	69f9      	ldr	r1, [r7, #28]
 8003abe:	68f8      	ldr	r0, [r7, #12]
 8003ac0:	f7ff ff3a 	bl	8003938 <W25qxx_WritePage>
		StartPage++;
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 8003aca:	4b0d      	ldr	r3, [pc, #52]	; (8003b00 <W25qxx_WriteSector+0xc0>)
 8003acc:	895b      	ldrh	r3, [r3, #10]
 8003ace:	461a      	mov	r2, r3
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	1a9a      	subs	r2, r3, r2
 8003ad4:	69bb      	ldr	r3, [r7, #24]
 8003ad6:	4413      	add	r3, r2
 8003ad8:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8003ada:	4b09      	ldr	r3, [pc, #36]	; (8003b00 <W25qxx_WriteSector+0xc0>)
 8003adc:	895b      	ldrh	r3, [r3, #10]
 8003ade:	461a      	mov	r2, r3
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	1ad3      	subs	r3, r2, r3
 8003ae4:	68fa      	ldr	r2, [r7, #12]
 8003ae6:	4413      	add	r3, r2
 8003ae8:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8003aea:	2300      	movs	r3, #0
 8003aec:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 8003aee:	69bb      	ldr	r3, [r7, #24]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	dce1      	bgt.n	8003ab8 <W25qxx_WriteSector+0x78>
 8003af4:	e000      	b.n	8003af8 <W25qxx_WriteSector+0xb8>
		return;
 8003af6:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8003af8:	3720      	adds	r7, #32
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	bf00      	nop
 8003b00:	200008ec 	.word	0x200008ec

08003b04 <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b084      	sub	sp, #16
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	607a      	str	r2, [r7, #4]
 8003b10:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8003b12:	e002      	b.n	8003b1a <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 8003b14:	2001      	movs	r0, #1
 8003b16:	f000 f971 	bl	8003dfc <HAL_Delay>
	while (w25qxx.Lock == 1)
 8003b1a:	4b36      	ldr	r3, [pc, #216]	; (8003bf4 <W25qxx_ReadPage+0xf0>)
 8003b1c:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d0f7      	beq.n	8003b14 <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 8003b24:	4b33      	ldr	r3, [pc, #204]	; (8003bf4 <W25qxx_ReadPage+0xf0>)
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 8003b2c:	4b31      	ldr	r3, [pc, #196]	; (8003bf4 <W25qxx_ReadPage+0xf0>)
 8003b2e:	895b      	ldrh	r3, [r3, #10]
 8003b30:	461a      	mov	r2, r3
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d802      	bhi.n	8003b3e <W25qxx_ReadPage+0x3a>
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d102      	bne.n	8003b44 <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 8003b3e:	4b2d      	ldr	r3, [pc, #180]	; (8003bf4 <W25qxx_ReadPage+0xf0>)
 8003b40:	895b      	ldrh	r3, [r3, #10]
 8003b42:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 8003b44:	687a      	ldr	r2, [r7, #4]
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	4413      	add	r3, r2
 8003b4a:	4a2a      	ldr	r2, [pc, #168]	; (8003bf4 <W25qxx_ReadPage+0xf0>)
 8003b4c:	8952      	ldrh	r2, [r2, #10]
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d905      	bls.n	8003b5e <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8003b52:	4b28      	ldr	r3, [pc, #160]	; (8003bf4 <W25qxx_ReadPage+0xf0>)
 8003b54:	895b      	ldrh	r3, [r3, #10]
 8003b56:	461a      	mov	r2, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 8003b5e:	4b25      	ldr	r3, [pc, #148]	; (8003bf4 <W25qxx_ReadPage+0xf0>)
 8003b60:	895b      	ldrh	r3, [r3, #10]
 8003b62:	461a      	mov	r2, r3
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	fb02 f303 	mul.w	r3, r2, r3
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	4413      	add	r3, r2
 8003b6e:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003b70:	2200      	movs	r2, #0
 8003b72:	2101      	movs	r1, #1
 8003b74:	4820      	ldr	r0, [pc, #128]	; (8003bf8 <W25qxx_ReadPage+0xf4>)
 8003b76:	f001 fc3f 	bl	80053f8 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8003b7a:	4b1e      	ldr	r3, [pc, #120]	; (8003bf4 <W25qxx_ReadPage+0xf0>)
 8003b7c:	781b      	ldrb	r3, [r3, #0]
 8003b7e:	2b08      	cmp	r3, #8
 8003b80:	d909      	bls.n	8003b96 <W25qxx_ReadPage+0x92>
	{
		W25qxx_Spi(0x0C);
 8003b82:	200c      	movs	r0, #12
 8003b84:	f7ff fc90 	bl	80034a8 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	0e1b      	lsrs	r3, r3, #24
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f7ff fc8a 	bl	80034a8 <W25qxx_Spi>
 8003b94:	e002      	b.n	8003b9c <W25qxx_ReadPage+0x98>
	}
	else
	{
		W25qxx_Spi(0x0B);
 8003b96:	200b      	movs	r0, #11
 8003b98:	f7ff fc86 	bl	80034a8 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	0c1b      	lsrs	r3, r3, #16
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f7ff fc80 	bl	80034a8 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	0a1b      	lsrs	r3, r3, #8
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f7ff fc7a 	bl	80034a8 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7ff fc75 	bl	80034a8 <W25qxx_Spi>
	W25qxx_Spi(0);
 8003bbe:	2000      	movs	r0, #0
 8003bc0:	f7ff fc72 	bl	80034a8 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	b29a      	uxth	r2, r3
 8003bc8:	2364      	movs	r3, #100	; 0x64
 8003bca:	68f9      	ldr	r1, [r7, #12]
 8003bcc:	480b      	ldr	r0, [pc, #44]	; (8003bfc <W25qxx_ReadPage+0xf8>)
 8003bce:	f002 ff02 	bl	80069d6 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	2101      	movs	r1, #1
 8003bd6:	4808      	ldr	r0, [pc, #32]	; (8003bf8 <W25qxx_ReadPage+0xf4>)
 8003bd8:	f001 fc0e 	bl	80053f8 <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8003bdc:	2001      	movs	r0, #1
 8003bde:	f000 f90d 	bl	8003dfc <HAL_Delay>
	w25qxx.Lock = 0;
 8003be2:	4b04      	ldr	r3, [pc, #16]	; (8003bf4 <W25qxx_ReadPage+0xf0>)
 8003be4:	2200      	movs	r2, #0
 8003be6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8003bea:	bf00      	nop
 8003bec:	3710      	adds	r7, #16
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	200008ec 	.word	0x200008ec
 8003bf8:	40020400 	.word	0x40020400
 8003bfc:	20000350 	.word	0x20000350

08003c00 <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b088      	sub	sp, #32
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	60f8      	str	r0, [r7, #12]
 8003c08:	60b9      	str	r1, [r7, #8]
 8003c0a:	607a      	str	r2, [r7, #4]
 8003c0c:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 8003c0e:	4b2c      	ldr	r3, [pc, #176]	; (8003cc0 <W25qxx_ReadSector+0xc0>)
 8003c10:	691b      	ldr	r3, [r3, #16]
 8003c12:	683a      	ldr	r2, [r7, #0]
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d802      	bhi.n	8003c1e <W25qxx_ReadSector+0x1e>
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d102      	bne.n	8003c24 <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 8003c1e:	4b28      	ldr	r3, [pc, #160]	; (8003cc0 <W25qxx_ReadSector+0xc0>)
 8003c20:	691b      	ldr	r3, [r3, #16]
 8003c22:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8003c24:	4b26      	ldr	r3, [pc, #152]	; (8003cc0 <W25qxx_ReadSector+0xc0>)
 8003c26:	691b      	ldr	r3, [r3, #16]
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d243      	bcs.n	8003cb6 <W25qxx_ReadSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	441a      	add	r2, r3
 8003c34:	4b22      	ldr	r3, [pc, #136]	; (8003cc0 <W25qxx_ReadSector+0xc0>)
 8003c36:	691b      	ldr	r3, [r3, #16]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d905      	bls.n	8003c48 <W25qxx_ReadSector+0x48>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8003c3c:	4b20      	ldr	r3, [pc, #128]	; (8003cc0 <W25qxx_ReadSector+0xc0>)
 8003c3e:	691a      	ldr	r2, [r3, #16]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	1ad3      	subs	r3, r2, r3
 8003c44:	61bb      	str	r3, [r7, #24]
 8003c46:	e001      	b.n	8003c4c <W25qxx_ReadSector+0x4c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8003c4c:	68b8      	ldr	r0, [r7, #8]
 8003c4e:	f7ff fe5d 	bl	800390c <W25qxx_SectorToPage>
 8003c52:	4602      	mov	r2, r0
 8003c54:	4b1a      	ldr	r3, [pc, #104]	; (8003cc0 <W25qxx_ReadSector+0xc0>)
 8003c56:	895b      	ldrh	r3, [r3, #10]
 8003c58:	4619      	mov	r1, r3
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c60:	4413      	add	r3, r2
 8003c62:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8003c64:	4b16      	ldr	r3, [pc, #88]	; (8003cc0 <W25qxx_ReadSector+0xc0>)
 8003c66:	895b      	ldrh	r3, [r3, #10]
 8003c68:	461a      	mov	r2, r3
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	fbb3 f1f2 	udiv	r1, r3, r2
 8003c70:	fb01 f202 	mul.w	r2, r1, r2
 8003c74:	1a9b      	subs	r3, r3, r2
 8003c76:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8003c78:	69bb      	ldr	r3, [r7, #24]
 8003c7a:	697a      	ldr	r2, [r7, #20]
 8003c7c:	69f9      	ldr	r1, [r7, #28]
 8003c7e:	68f8      	ldr	r0, [r7, #12]
 8003c80:	f7ff ff40 	bl	8003b04 <W25qxx_ReadPage>
		StartPage++;
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	3301      	adds	r3, #1
 8003c88:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 8003c8a:	4b0d      	ldr	r3, [pc, #52]	; (8003cc0 <W25qxx_ReadSector+0xc0>)
 8003c8c:	895b      	ldrh	r3, [r3, #10]
 8003c8e:	461a      	mov	r2, r3
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	1a9a      	subs	r2, r3, r2
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	4413      	add	r3, r2
 8003c98:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8003c9a:	4b09      	ldr	r3, [pc, #36]	; (8003cc0 <W25qxx_ReadSector+0xc0>)
 8003c9c:	895b      	ldrh	r3, [r3, #10]
 8003c9e:	461a      	mov	r2, r3
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	1ad3      	subs	r3, r2, r3
 8003ca4:	68fa      	ldr	r2, [r7, #12]
 8003ca6:	4413      	add	r3, r2
 8003ca8:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8003caa:	2300      	movs	r3, #0
 8003cac:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	dce1      	bgt.n	8003c78 <W25qxx_ReadSector+0x78>
 8003cb4:	e000      	b.n	8003cb8 <W25qxx_ReadSector+0xb8>
		return;
 8003cb6:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8003cb8:	3720      	adds	r7, #32
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	200008ec 	.word	0x200008ec

08003cc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003cc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003cfc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003cc8:	480d      	ldr	r0, [pc, #52]	; (8003d00 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003cca:	490e      	ldr	r1, [pc, #56]	; (8003d04 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003ccc:	4a0e      	ldr	r2, [pc, #56]	; (8003d08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003cce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003cd0:	e002      	b.n	8003cd8 <LoopCopyDataInit>

08003cd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003cd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003cd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003cd6:	3304      	adds	r3, #4

08003cd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003cd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003cda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003cdc:	d3f9      	bcc.n	8003cd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003cde:	4a0b      	ldr	r2, [pc, #44]	; (8003d0c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003ce0:	4c0b      	ldr	r4, [pc, #44]	; (8003d10 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003ce2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ce4:	e001      	b.n	8003cea <LoopFillZerobss>

08003ce6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ce6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ce8:	3204      	adds	r2, #4

08003cea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003cea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003cec:	d3fb      	bcc.n	8003ce6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003cee:	f7ff fbc9 	bl	8003484 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003cf2:	f005 fa13 	bl	800911c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003cf6:	f7fe fdcf 	bl	8002898 <main>
  bx  lr    
 8003cfa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003cfc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003d00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003d04:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8003d08:	0800e070 	.word	0x0800e070
  ldr r2, =_sbss
 8003d0c:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8003d10:	2000093c 	.word	0x2000093c

08003d14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003d14:	e7fe      	b.n	8003d14 <ADC_IRQHandler>
	...

08003d18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003d1c:	4b0e      	ldr	r3, [pc, #56]	; (8003d58 <HAL_Init+0x40>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a0d      	ldr	r2, [pc, #52]	; (8003d58 <HAL_Init+0x40>)
 8003d22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003d28:	4b0b      	ldr	r3, [pc, #44]	; (8003d58 <HAL_Init+0x40>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a0a      	ldr	r2, [pc, #40]	; (8003d58 <HAL_Init+0x40>)
 8003d2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003d34:	4b08      	ldr	r3, [pc, #32]	; (8003d58 <HAL_Init+0x40>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a07      	ldr	r2, [pc, #28]	; (8003d58 <HAL_Init+0x40>)
 8003d3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d40:	2003      	movs	r0, #3
 8003d42:	f000 fd61 	bl	8004808 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003d46:	200f      	movs	r0, #15
 8003d48:	f000 f808 	bl	8003d5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003d4c:	f7ff f870 	bl	8002e30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	40023c00 	.word	0x40023c00

08003d5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b082      	sub	sp, #8
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003d64:	4b12      	ldr	r3, [pc, #72]	; (8003db0 <HAL_InitTick+0x54>)
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	4b12      	ldr	r3, [pc, #72]	; (8003db4 <HAL_InitTick+0x58>)
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	4619      	mov	r1, r3
 8003d6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d72:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f000 fd79 	bl	8004872 <HAL_SYSTICK_Config>
 8003d80:	4603      	mov	r3, r0
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d001      	beq.n	8003d8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e00e      	b.n	8003da8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2b0f      	cmp	r3, #15
 8003d8e:	d80a      	bhi.n	8003da6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d90:	2200      	movs	r2, #0
 8003d92:	6879      	ldr	r1, [r7, #4]
 8003d94:	f04f 30ff 	mov.w	r0, #4294967295
 8003d98:	f000 fd41 	bl	800481e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003d9c:	4a06      	ldr	r2, [pc, #24]	; (8003db8 <HAL_InitTick+0x5c>)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003da2:	2300      	movs	r3, #0
 8003da4:	e000      	b.n	8003da8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3708      	adds	r7, #8
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	20000010 	.word	0x20000010
 8003db4:	20000018 	.word	0x20000018
 8003db8:	20000014 	.word	0x20000014

08003dbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003dc0:	4b06      	ldr	r3, [pc, #24]	; (8003ddc <HAL_IncTick+0x20>)
 8003dc2:	781b      	ldrb	r3, [r3, #0]
 8003dc4:	461a      	mov	r2, r3
 8003dc6:	4b06      	ldr	r3, [pc, #24]	; (8003de0 <HAL_IncTick+0x24>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4413      	add	r3, r2
 8003dcc:	4a04      	ldr	r2, [pc, #16]	; (8003de0 <HAL_IncTick+0x24>)
 8003dce:	6013      	str	r3, [r2, #0]
}
 8003dd0:	bf00      	nop
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr
 8003dda:	bf00      	nop
 8003ddc:	20000018 	.word	0x20000018
 8003de0:	20000914 	.word	0x20000914

08003de4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003de4:	b480      	push	{r7}
 8003de6:	af00      	add	r7, sp, #0
  return uwTick;
 8003de8:	4b03      	ldr	r3, [pc, #12]	; (8003df8 <HAL_GetTick+0x14>)
 8003dea:	681b      	ldr	r3, [r3, #0]
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop
 8003df8:	20000914 	.word	0x20000914

08003dfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b084      	sub	sp, #16
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003e04:	f7ff ffee 	bl	8003de4 <HAL_GetTick>
 8003e08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e14:	d005      	beq.n	8003e22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003e16:	4b0a      	ldr	r3, [pc, #40]	; (8003e40 <HAL_Delay+0x44>)
 8003e18:	781b      	ldrb	r3, [r3, #0]
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	4413      	add	r3, r2
 8003e20:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003e22:	bf00      	nop
 8003e24:	f7ff ffde 	bl	8003de4 <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	68fa      	ldr	r2, [r7, #12]
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d8f7      	bhi.n	8003e24 <HAL_Delay+0x28>
  {
  }
}
 8003e34:	bf00      	nop
 8003e36:	bf00      	nop
 8003e38:	3710      	adds	r7, #16
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}
 8003e3e:	bf00      	nop
 8003e40:	20000018 	.word	0x20000018

08003e44 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d101      	bne.n	8003e5a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e033      	b.n	8003ec2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d109      	bne.n	8003e76 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f7ff f80c 	bl	8002e80 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2200      	movs	r2, #0
 8003e72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7a:	f003 0310 	and.w	r3, r3, #16
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d118      	bne.n	8003eb4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e86:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003e8a:	f023 0302 	bic.w	r3, r3, #2
 8003e8e:	f043 0202 	orr.w	r2, r3, #2
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f000 fa68 	bl	800436c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea6:	f023 0303 	bic.w	r3, r3, #3
 8003eaa:	f043 0201 	orr.w	r2, r3, #1
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	641a      	str	r2, [r3, #64]	; 0x40
 8003eb2:	e001      	b.n	8003eb8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003ec0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3710      	adds	r7, #16
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
	...

08003ecc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b086      	sub	sp, #24
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	60f8      	str	r0, [r7, #12]
 8003ed4:	60b9      	str	r1, [r7, #8]
 8003ed6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d101      	bne.n	8003eea <HAL_ADC_Start_DMA+0x1e>
 8003ee6:	2302      	movs	r3, #2
 8003ee8:	e0e9      	b.n	80040be <HAL_ADC_Start_DMA+0x1f2>
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2201      	movs	r2, #1
 8003eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	f003 0301 	and.w	r3, r3, #1
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d018      	beq.n	8003f32 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	689a      	ldr	r2, [r3, #8]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f042 0201 	orr.w	r2, r2, #1
 8003f0e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003f10:	4b6d      	ldr	r3, [pc, #436]	; (80040c8 <HAL_ADC_Start_DMA+0x1fc>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a6d      	ldr	r2, [pc, #436]	; (80040cc <HAL_ADC_Start_DMA+0x200>)
 8003f16:	fba2 2303 	umull	r2, r3, r2, r3
 8003f1a:	0c9a      	lsrs	r2, r3, #18
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	005b      	lsls	r3, r3, #1
 8003f20:	4413      	add	r3, r2
 8003f22:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003f24:	e002      	b.n	8003f2c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	3b01      	subs	r3, #1
 8003f2a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d1f9      	bne.n	8003f26 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f40:	d107      	bne.n	8003f52 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	689a      	ldr	r2, [r3, #8]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003f50:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	f003 0301 	and.w	r3, r3, #1
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	f040 80a1 	bne.w	80040a4 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f66:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003f6a:	f023 0301 	bic.w	r3, r3, #1
 8003f6e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d007      	beq.n	8003f94 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f88:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003f8c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f98:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fa0:	d106      	bne.n	8003fb0 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fa6:	f023 0206 	bic.w	r2, r3, #6
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	645a      	str	r2, [r3, #68]	; 0x44
 8003fae:	e002      	b.n	8003fb6 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003fbe:	4b44      	ldr	r3, [pc, #272]	; (80040d0 <HAL_ADC_Start_DMA+0x204>)
 8003fc0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fc6:	4a43      	ldr	r2, [pc, #268]	; (80040d4 <HAL_ADC_Start_DMA+0x208>)
 8003fc8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fce:	4a42      	ldr	r2, [pc, #264]	; (80040d8 <HAL_ADC_Start_DMA+0x20c>)
 8003fd0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fd6:	4a41      	ldr	r2, [pc, #260]	; (80040dc <HAL_ADC_Start_DMA+0x210>)
 8003fd8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003fe2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	685a      	ldr	r2, [r3, #4]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003ff2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	689a      	ldr	r2, [r3, #8]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004002:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	334c      	adds	r3, #76	; 0x4c
 800400e:	4619      	mov	r1, r3
 8004010:	68ba      	ldr	r2, [r7, #8]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	f000 fce8 	bl	80049e8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f003 031f 	and.w	r3, r3, #31
 8004020:	2b00      	cmp	r3, #0
 8004022:	d12a      	bne.n	800407a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a2d      	ldr	r2, [pc, #180]	; (80040e0 <HAL_ADC_Start_DMA+0x214>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d015      	beq.n	800405a <HAL_ADC_Start_DMA+0x18e>
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a2c      	ldr	r2, [pc, #176]	; (80040e4 <HAL_ADC_Start_DMA+0x218>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d105      	bne.n	8004044 <HAL_ADC_Start_DMA+0x178>
 8004038:	4b25      	ldr	r3, [pc, #148]	; (80040d0 <HAL_ADC_Start_DMA+0x204>)
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	f003 031f 	and.w	r3, r3, #31
 8004040:	2b00      	cmp	r3, #0
 8004042:	d00a      	beq.n	800405a <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a27      	ldr	r2, [pc, #156]	; (80040e8 <HAL_ADC_Start_DMA+0x21c>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d136      	bne.n	80040bc <HAL_ADC_Start_DMA+0x1f0>
 800404e:	4b20      	ldr	r3, [pc, #128]	; (80040d0 <HAL_ADC_Start_DMA+0x204>)
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f003 0310 	and.w	r3, r3, #16
 8004056:	2b00      	cmp	r3, #0
 8004058:	d130      	bne.n	80040bc <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004064:	2b00      	cmp	r3, #0
 8004066:	d129      	bne.n	80040bc <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	689a      	ldr	r2, [r3, #8]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004076:	609a      	str	r2, [r3, #8]
 8004078:	e020      	b.n	80040bc <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a18      	ldr	r2, [pc, #96]	; (80040e0 <HAL_ADC_Start_DMA+0x214>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d11b      	bne.n	80040bc <HAL_ADC_Start_DMA+0x1f0>
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d114      	bne.n	80040bc <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	689a      	ldr	r2, [r3, #8]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80040a0:	609a      	str	r2, [r3, #8]
 80040a2:	e00b      	b.n	80040bc <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a8:	f043 0210 	orr.w	r2, r3, #16
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040b4:	f043 0201 	orr.w	r2, r3, #1
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80040bc:	2300      	movs	r3, #0
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3718      	adds	r7, #24
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	20000010 	.word	0x20000010
 80040cc:	431bde83 	.word	0x431bde83
 80040d0:	40012300 	.word	0x40012300
 80040d4:	08004565 	.word	0x08004565
 80040d8:	0800461f 	.word	0x0800461f
 80040dc:	0800463b 	.word	0x0800463b
 80040e0:	40012000 	.word	0x40012000
 80040e4:	40012100 	.word	0x40012100
 80040e8:	40012200 	.word	0x40012200

080040ec <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b083      	sub	sp, #12
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80040f4:	bf00      	nop
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr

08004100 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004108:	bf00      	nop
 800410a:	370c      	adds	r7, #12
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr

08004114 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004114:	b480      	push	{r7}
 8004116:	b083      	sub	sp, #12
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800411c:	bf00      	nop
 800411e:	370c      	adds	r7, #12
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr

08004128 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004128:	b480      	push	{r7}
 800412a:	b085      	sub	sp, #20
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
 8004130:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004132:	2300      	movs	r3, #0
 8004134:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800413c:	2b01      	cmp	r3, #1
 800413e:	d101      	bne.n	8004144 <HAL_ADC_ConfigChannel+0x1c>
 8004140:	2302      	movs	r3, #2
 8004142:	e105      	b.n	8004350 <HAL_ADC_ConfigChannel+0x228>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2201      	movs	r2, #1
 8004148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2b09      	cmp	r3, #9
 8004152:	d925      	bls.n	80041a0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	68d9      	ldr	r1, [r3, #12]
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	b29b      	uxth	r3, r3
 8004160:	461a      	mov	r2, r3
 8004162:	4613      	mov	r3, r2
 8004164:	005b      	lsls	r3, r3, #1
 8004166:	4413      	add	r3, r2
 8004168:	3b1e      	subs	r3, #30
 800416a:	2207      	movs	r2, #7
 800416c:	fa02 f303 	lsl.w	r3, r2, r3
 8004170:	43da      	mvns	r2, r3
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	400a      	ands	r2, r1
 8004178:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	68d9      	ldr	r1, [r3, #12]
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	689a      	ldr	r2, [r3, #8]
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	b29b      	uxth	r3, r3
 800418a:	4618      	mov	r0, r3
 800418c:	4603      	mov	r3, r0
 800418e:	005b      	lsls	r3, r3, #1
 8004190:	4403      	add	r3, r0
 8004192:	3b1e      	subs	r3, #30
 8004194:	409a      	lsls	r2, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	430a      	orrs	r2, r1
 800419c:	60da      	str	r2, [r3, #12]
 800419e:	e022      	b.n	80041e6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	6919      	ldr	r1, [r3, #16]
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	461a      	mov	r2, r3
 80041ae:	4613      	mov	r3, r2
 80041b0:	005b      	lsls	r3, r3, #1
 80041b2:	4413      	add	r3, r2
 80041b4:	2207      	movs	r2, #7
 80041b6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ba:	43da      	mvns	r2, r3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	400a      	ands	r2, r1
 80041c2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	6919      	ldr	r1, [r3, #16]
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	689a      	ldr	r2, [r3, #8]
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	b29b      	uxth	r3, r3
 80041d4:	4618      	mov	r0, r3
 80041d6:	4603      	mov	r3, r0
 80041d8:	005b      	lsls	r3, r3, #1
 80041da:	4403      	add	r3, r0
 80041dc:	409a      	lsls	r2, r3
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	430a      	orrs	r2, r1
 80041e4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	2b06      	cmp	r3, #6
 80041ec:	d824      	bhi.n	8004238 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	685a      	ldr	r2, [r3, #4]
 80041f8:	4613      	mov	r3, r2
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	4413      	add	r3, r2
 80041fe:	3b05      	subs	r3, #5
 8004200:	221f      	movs	r2, #31
 8004202:	fa02 f303 	lsl.w	r3, r2, r3
 8004206:	43da      	mvns	r2, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	400a      	ands	r2, r1
 800420e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	b29b      	uxth	r3, r3
 800421c:	4618      	mov	r0, r3
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	685a      	ldr	r2, [r3, #4]
 8004222:	4613      	mov	r3, r2
 8004224:	009b      	lsls	r3, r3, #2
 8004226:	4413      	add	r3, r2
 8004228:	3b05      	subs	r3, #5
 800422a:	fa00 f203 	lsl.w	r2, r0, r3
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	430a      	orrs	r2, r1
 8004234:	635a      	str	r2, [r3, #52]	; 0x34
 8004236:	e04c      	b.n	80042d2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	2b0c      	cmp	r3, #12
 800423e:	d824      	bhi.n	800428a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	685a      	ldr	r2, [r3, #4]
 800424a:	4613      	mov	r3, r2
 800424c:	009b      	lsls	r3, r3, #2
 800424e:	4413      	add	r3, r2
 8004250:	3b23      	subs	r3, #35	; 0x23
 8004252:	221f      	movs	r2, #31
 8004254:	fa02 f303 	lsl.w	r3, r2, r3
 8004258:	43da      	mvns	r2, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	400a      	ands	r2, r1
 8004260:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	b29b      	uxth	r3, r3
 800426e:	4618      	mov	r0, r3
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	685a      	ldr	r2, [r3, #4]
 8004274:	4613      	mov	r3, r2
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	4413      	add	r3, r2
 800427a:	3b23      	subs	r3, #35	; 0x23
 800427c:	fa00 f203 	lsl.w	r2, r0, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	430a      	orrs	r2, r1
 8004286:	631a      	str	r2, [r3, #48]	; 0x30
 8004288:	e023      	b.n	80042d2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	685a      	ldr	r2, [r3, #4]
 8004294:	4613      	mov	r3, r2
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	4413      	add	r3, r2
 800429a:	3b41      	subs	r3, #65	; 0x41
 800429c:	221f      	movs	r2, #31
 800429e:	fa02 f303 	lsl.w	r3, r2, r3
 80042a2:	43da      	mvns	r2, r3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	400a      	ands	r2, r1
 80042aa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	4618      	mov	r0, r3
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	685a      	ldr	r2, [r3, #4]
 80042be:	4613      	mov	r3, r2
 80042c0:	009b      	lsls	r3, r3, #2
 80042c2:	4413      	add	r3, r2
 80042c4:	3b41      	subs	r3, #65	; 0x41
 80042c6:	fa00 f203 	lsl.w	r2, r0, r3
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	430a      	orrs	r2, r1
 80042d0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80042d2:	4b22      	ldr	r3, [pc, #136]	; (800435c <HAL_ADC_ConfigChannel+0x234>)
 80042d4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a21      	ldr	r2, [pc, #132]	; (8004360 <HAL_ADC_ConfigChannel+0x238>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d109      	bne.n	80042f4 <HAL_ADC_ConfigChannel+0x1cc>
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	2b12      	cmp	r3, #18
 80042e6:	d105      	bne.n	80042f4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a19      	ldr	r2, [pc, #100]	; (8004360 <HAL_ADC_ConfigChannel+0x238>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d123      	bne.n	8004346 <HAL_ADC_ConfigChannel+0x21e>
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	2b10      	cmp	r3, #16
 8004304:	d003      	beq.n	800430e <HAL_ADC_ConfigChannel+0x1e6>
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	2b11      	cmp	r3, #17
 800430c:	d11b      	bne.n	8004346 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	2b10      	cmp	r3, #16
 8004320:	d111      	bne.n	8004346 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004322:	4b10      	ldr	r3, [pc, #64]	; (8004364 <HAL_ADC_ConfigChannel+0x23c>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a10      	ldr	r2, [pc, #64]	; (8004368 <HAL_ADC_ConfigChannel+0x240>)
 8004328:	fba2 2303 	umull	r2, r3, r2, r3
 800432c:	0c9a      	lsrs	r2, r3, #18
 800432e:	4613      	mov	r3, r2
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	4413      	add	r3, r2
 8004334:	005b      	lsls	r3, r3, #1
 8004336:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004338:	e002      	b.n	8004340 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	3b01      	subs	r3, #1
 800433e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d1f9      	bne.n	800433a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800434e:	2300      	movs	r3, #0
}
 8004350:	4618      	mov	r0, r3
 8004352:	3714      	adds	r7, #20
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr
 800435c:	40012300 	.word	0x40012300
 8004360:	40012000 	.word	0x40012000
 8004364:	20000010 	.word	0x20000010
 8004368:	431bde83 	.word	0x431bde83

0800436c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800436c:	b480      	push	{r7}
 800436e:	b085      	sub	sp, #20
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004374:	4b79      	ldr	r3, [pc, #484]	; (800455c <ADC_Init+0x1f0>)
 8004376:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	685a      	ldr	r2, [r3, #4]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	431a      	orrs	r2, r3
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	685a      	ldr	r2, [r3, #4]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80043a0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	6859      	ldr	r1, [r3, #4]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	691b      	ldr	r3, [r3, #16]
 80043ac:	021a      	lsls	r2, r3, #8
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	430a      	orrs	r2, r1
 80043b4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	685a      	ldr	r2, [r3, #4]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80043c4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	6859      	ldr	r1, [r3, #4]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	689a      	ldr	r2, [r3, #8]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	430a      	orrs	r2, r1
 80043d6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	689a      	ldr	r2, [r3, #8]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	6899      	ldr	r1, [r3, #8]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	68da      	ldr	r2, [r3, #12]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	430a      	orrs	r2, r1
 80043f8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043fe:	4a58      	ldr	r2, [pc, #352]	; (8004560 <ADC_Init+0x1f4>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d022      	beq.n	800444a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	689a      	ldr	r2, [r3, #8]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004412:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	6899      	ldr	r1, [r3, #8]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	430a      	orrs	r2, r1
 8004424:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	689a      	ldr	r2, [r3, #8]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004434:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	6899      	ldr	r1, [r3, #8]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	430a      	orrs	r2, r1
 8004446:	609a      	str	r2, [r3, #8]
 8004448:	e00f      	b.n	800446a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	689a      	ldr	r2, [r3, #8]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004458:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	689a      	ldr	r2, [r3, #8]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004468:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	689a      	ldr	r2, [r3, #8]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f022 0202 	bic.w	r2, r2, #2
 8004478:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	6899      	ldr	r1, [r3, #8]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	7e1b      	ldrb	r3, [r3, #24]
 8004484:	005a      	lsls	r2, r3, #1
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	430a      	orrs	r2, r1
 800448c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d01b      	beq.n	80044d0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	685a      	ldr	r2, [r3, #4]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044a6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	685a      	ldr	r2, [r3, #4]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80044b6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	6859      	ldr	r1, [r3, #4]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c2:	3b01      	subs	r3, #1
 80044c4:	035a      	lsls	r2, r3, #13
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	430a      	orrs	r2, r1
 80044cc:	605a      	str	r2, [r3, #4]
 80044ce:	e007      	b.n	80044e0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	685a      	ldr	r2, [r3, #4]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044de:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80044ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	69db      	ldr	r3, [r3, #28]
 80044fa:	3b01      	subs	r3, #1
 80044fc:	051a      	lsls	r2, r3, #20
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	430a      	orrs	r2, r1
 8004504:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	689a      	ldr	r2, [r3, #8]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004514:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	6899      	ldr	r1, [r3, #8]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004522:	025a      	lsls	r2, r3, #9
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	430a      	orrs	r2, r1
 800452a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	689a      	ldr	r2, [r3, #8]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800453a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	6899      	ldr	r1, [r3, #8]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	695b      	ldr	r3, [r3, #20]
 8004546:	029a      	lsls	r2, r3, #10
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	430a      	orrs	r2, r1
 800454e:	609a      	str	r2, [r3, #8]
}
 8004550:	bf00      	nop
 8004552:	3714      	adds	r7, #20
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr
 800455c:	40012300 	.word	0x40012300
 8004560:	0f000001 	.word	0x0f000001

08004564 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b084      	sub	sp, #16
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004570:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004576:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800457a:	2b00      	cmp	r3, #0
 800457c:	d13c      	bne.n	80045f8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004582:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004594:	2b00      	cmp	r3, #0
 8004596:	d12b      	bne.n	80045f0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800459c:	2b00      	cmp	r3, #0
 800459e:	d127      	bne.n	80045f0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d006      	beq.n	80045bc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d119      	bne.n	80045f0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	685a      	ldr	r2, [r3, #4]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f022 0220 	bic.w	r2, r2, #32
 80045ca:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d105      	bne.n	80045f0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e8:	f043 0201 	orr.w	r2, r3, #1
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80045f0:	68f8      	ldr	r0, [r7, #12]
 80045f2:	f7ff fd7b 	bl	80040ec <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80045f6:	e00e      	b.n	8004616 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fc:	f003 0310 	and.w	r3, r3, #16
 8004600:	2b00      	cmp	r3, #0
 8004602:	d003      	beq.n	800460c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004604:	68f8      	ldr	r0, [r7, #12]
 8004606:	f7ff fd85 	bl	8004114 <HAL_ADC_ErrorCallback>
}
 800460a:	e004      	b.n	8004616 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004610:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	4798      	blx	r3
}
 8004616:	bf00      	nop
 8004618:	3710      	adds	r7, #16
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}

0800461e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800461e:	b580      	push	{r7, lr}
 8004620:	b084      	sub	sp, #16
 8004622:	af00      	add	r7, sp, #0
 8004624:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800462a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800462c:	68f8      	ldr	r0, [r7, #12]
 800462e:	f7ff fd67 	bl	8004100 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004632:	bf00      	nop
 8004634:	3710      	adds	r7, #16
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}

0800463a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800463a:	b580      	push	{r7, lr}
 800463c:	b084      	sub	sp, #16
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004646:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2240      	movs	r2, #64	; 0x40
 800464c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004652:	f043 0204 	orr.w	r2, r3, #4
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800465a:	68f8      	ldr	r0, [r7, #12]
 800465c:	f7ff fd5a 	bl	8004114 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004660:	bf00      	nop
 8004662:	3710      	adds	r7, #16
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}

08004668 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004668:	b480      	push	{r7}
 800466a:	b085      	sub	sp, #20
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f003 0307 	and.w	r3, r3, #7
 8004676:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004678:	4b0c      	ldr	r3, [pc, #48]	; (80046ac <__NVIC_SetPriorityGrouping+0x44>)
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800467e:	68ba      	ldr	r2, [r7, #8]
 8004680:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004684:	4013      	ands	r3, r2
 8004686:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004690:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004694:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004698:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800469a:	4a04      	ldr	r2, [pc, #16]	; (80046ac <__NVIC_SetPriorityGrouping+0x44>)
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	60d3      	str	r3, [r2, #12]
}
 80046a0:	bf00      	nop
 80046a2:	3714      	adds	r7, #20
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr
 80046ac:	e000ed00 	.word	0xe000ed00

080046b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80046b0:	b480      	push	{r7}
 80046b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80046b4:	4b04      	ldr	r3, [pc, #16]	; (80046c8 <__NVIC_GetPriorityGrouping+0x18>)
 80046b6:	68db      	ldr	r3, [r3, #12]
 80046b8:	0a1b      	lsrs	r3, r3, #8
 80046ba:	f003 0307 	and.w	r3, r3, #7
}
 80046be:	4618      	mov	r0, r3
 80046c0:	46bd      	mov	sp, r7
 80046c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c6:	4770      	bx	lr
 80046c8:	e000ed00 	.word	0xe000ed00

080046cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b083      	sub	sp, #12
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	4603      	mov	r3, r0
 80046d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	db0b      	blt.n	80046f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80046de:	79fb      	ldrb	r3, [r7, #7]
 80046e0:	f003 021f 	and.w	r2, r3, #31
 80046e4:	4907      	ldr	r1, [pc, #28]	; (8004704 <__NVIC_EnableIRQ+0x38>)
 80046e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046ea:	095b      	lsrs	r3, r3, #5
 80046ec:	2001      	movs	r0, #1
 80046ee:	fa00 f202 	lsl.w	r2, r0, r2
 80046f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80046f6:	bf00      	nop
 80046f8:	370c      	adds	r7, #12
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	e000e100 	.word	0xe000e100

08004708 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
 800470e:	4603      	mov	r3, r0
 8004710:	6039      	str	r1, [r7, #0]
 8004712:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004718:	2b00      	cmp	r3, #0
 800471a:	db0a      	blt.n	8004732 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	b2da      	uxtb	r2, r3
 8004720:	490c      	ldr	r1, [pc, #48]	; (8004754 <__NVIC_SetPriority+0x4c>)
 8004722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004726:	0112      	lsls	r2, r2, #4
 8004728:	b2d2      	uxtb	r2, r2
 800472a:	440b      	add	r3, r1
 800472c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004730:	e00a      	b.n	8004748 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	b2da      	uxtb	r2, r3
 8004736:	4908      	ldr	r1, [pc, #32]	; (8004758 <__NVIC_SetPriority+0x50>)
 8004738:	79fb      	ldrb	r3, [r7, #7]
 800473a:	f003 030f 	and.w	r3, r3, #15
 800473e:	3b04      	subs	r3, #4
 8004740:	0112      	lsls	r2, r2, #4
 8004742:	b2d2      	uxtb	r2, r2
 8004744:	440b      	add	r3, r1
 8004746:	761a      	strb	r2, [r3, #24]
}
 8004748:	bf00      	nop
 800474a:	370c      	adds	r7, #12
 800474c:	46bd      	mov	sp, r7
 800474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004752:	4770      	bx	lr
 8004754:	e000e100 	.word	0xe000e100
 8004758:	e000ed00 	.word	0xe000ed00

0800475c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800475c:	b480      	push	{r7}
 800475e:	b089      	sub	sp, #36	; 0x24
 8004760:	af00      	add	r7, sp, #0
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	60b9      	str	r1, [r7, #8]
 8004766:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f003 0307 	and.w	r3, r3, #7
 800476e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004770:	69fb      	ldr	r3, [r7, #28]
 8004772:	f1c3 0307 	rsb	r3, r3, #7
 8004776:	2b04      	cmp	r3, #4
 8004778:	bf28      	it	cs
 800477a:	2304      	movcs	r3, #4
 800477c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	3304      	adds	r3, #4
 8004782:	2b06      	cmp	r3, #6
 8004784:	d902      	bls.n	800478c <NVIC_EncodePriority+0x30>
 8004786:	69fb      	ldr	r3, [r7, #28]
 8004788:	3b03      	subs	r3, #3
 800478a:	e000      	b.n	800478e <NVIC_EncodePriority+0x32>
 800478c:	2300      	movs	r3, #0
 800478e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004790:	f04f 32ff 	mov.w	r2, #4294967295
 8004794:	69bb      	ldr	r3, [r7, #24]
 8004796:	fa02 f303 	lsl.w	r3, r2, r3
 800479a:	43da      	mvns	r2, r3
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	401a      	ands	r2, r3
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80047a4:	f04f 31ff 	mov.w	r1, #4294967295
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	fa01 f303 	lsl.w	r3, r1, r3
 80047ae:	43d9      	mvns	r1, r3
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047b4:	4313      	orrs	r3, r2
         );
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3724      	adds	r7, #36	; 0x24
 80047ba:	46bd      	mov	sp, r7
 80047bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c0:	4770      	bx	lr
	...

080047c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	3b01      	subs	r3, #1
 80047d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80047d4:	d301      	bcc.n	80047da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80047d6:	2301      	movs	r3, #1
 80047d8:	e00f      	b.n	80047fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80047da:	4a0a      	ldr	r2, [pc, #40]	; (8004804 <SysTick_Config+0x40>)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	3b01      	subs	r3, #1
 80047e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80047e2:	210f      	movs	r1, #15
 80047e4:	f04f 30ff 	mov.w	r0, #4294967295
 80047e8:	f7ff ff8e 	bl	8004708 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80047ec:	4b05      	ldr	r3, [pc, #20]	; (8004804 <SysTick_Config+0x40>)
 80047ee:	2200      	movs	r2, #0
 80047f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80047f2:	4b04      	ldr	r3, [pc, #16]	; (8004804 <SysTick_Config+0x40>)
 80047f4:	2207      	movs	r2, #7
 80047f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80047f8:	2300      	movs	r3, #0
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3708      	adds	r7, #8
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}
 8004802:	bf00      	nop
 8004804:	e000e010 	.word	0xe000e010

08004808 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b082      	sub	sp, #8
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	f7ff ff29 	bl	8004668 <__NVIC_SetPriorityGrouping>
}
 8004816:	bf00      	nop
 8004818:	3708      	adds	r7, #8
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}

0800481e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800481e:	b580      	push	{r7, lr}
 8004820:	b086      	sub	sp, #24
 8004822:	af00      	add	r7, sp, #0
 8004824:	4603      	mov	r3, r0
 8004826:	60b9      	str	r1, [r7, #8]
 8004828:	607a      	str	r2, [r7, #4]
 800482a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800482c:	2300      	movs	r3, #0
 800482e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004830:	f7ff ff3e 	bl	80046b0 <__NVIC_GetPriorityGrouping>
 8004834:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004836:	687a      	ldr	r2, [r7, #4]
 8004838:	68b9      	ldr	r1, [r7, #8]
 800483a:	6978      	ldr	r0, [r7, #20]
 800483c:	f7ff ff8e 	bl	800475c <NVIC_EncodePriority>
 8004840:	4602      	mov	r2, r0
 8004842:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004846:	4611      	mov	r1, r2
 8004848:	4618      	mov	r0, r3
 800484a:	f7ff ff5d 	bl	8004708 <__NVIC_SetPriority>
}
 800484e:	bf00      	nop
 8004850:	3718      	adds	r7, #24
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}

08004856 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004856:	b580      	push	{r7, lr}
 8004858:	b082      	sub	sp, #8
 800485a:	af00      	add	r7, sp, #0
 800485c:	4603      	mov	r3, r0
 800485e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004860:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004864:	4618      	mov	r0, r3
 8004866:	f7ff ff31 	bl	80046cc <__NVIC_EnableIRQ>
}
 800486a:	bf00      	nop
 800486c:	3708      	adds	r7, #8
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}

08004872 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004872:	b580      	push	{r7, lr}
 8004874:	b082      	sub	sp, #8
 8004876:	af00      	add	r7, sp, #0
 8004878:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f7ff ffa2 	bl	80047c4 <SysTick_Config>
 8004880:	4603      	mov	r3, r0
}
 8004882:	4618      	mov	r0, r3
 8004884:	3708      	adds	r7, #8
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
	...

0800488c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b086      	sub	sp, #24
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004894:	2300      	movs	r3, #0
 8004896:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004898:	f7ff faa4 	bl	8003de4 <HAL_GetTick>
 800489c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d101      	bne.n	80048a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e099      	b.n	80049dc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2202      	movs	r2, #2
 80048ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f022 0201 	bic.w	r2, r2, #1
 80048c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80048c8:	e00f      	b.n	80048ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80048ca:	f7ff fa8b 	bl	8003de4 <HAL_GetTick>
 80048ce:	4602      	mov	r2, r0
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	1ad3      	subs	r3, r2, r3
 80048d4:	2b05      	cmp	r3, #5
 80048d6:	d908      	bls.n	80048ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2220      	movs	r2, #32
 80048dc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2203      	movs	r2, #3
 80048e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e078      	b.n	80049dc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f003 0301 	and.w	r3, r3, #1
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d1e8      	bne.n	80048ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004900:	697a      	ldr	r2, [r7, #20]
 8004902:	4b38      	ldr	r3, [pc, #224]	; (80049e4 <HAL_DMA_Init+0x158>)
 8004904:	4013      	ands	r3, r2
 8004906:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	685a      	ldr	r2, [r3, #4]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004916:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	691b      	ldr	r3, [r3, #16]
 800491c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004922:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	699b      	ldr	r3, [r3, #24]
 8004928:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800492e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6a1b      	ldr	r3, [r3, #32]
 8004934:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004936:	697a      	ldr	r2, [r7, #20]
 8004938:	4313      	orrs	r3, r2
 800493a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004940:	2b04      	cmp	r3, #4
 8004942:	d107      	bne.n	8004954 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800494c:	4313      	orrs	r3, r2
 800494e:	697a      	ldr	r2, [r7, #20]
 8004950:	4313      	orrs	r3, r2
 8004952:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	697a      	ldr	r2, [r7, #20]
 800495a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	695b      	ldr	r3, [r3, #20]
 8004962:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	f023 0307 	bic.w	r3, r3, #7
 800496a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004970:	697a      	ldr	r2, [r7, #20]
 8004972:	4313      	orrs	r3, r2
 8004974:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800497a:	2b04      	cmp	r3, #4
 800497c:	d117      	bne.n	80049ae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004982:	697a      	ldr	r2, [r7, #20]
 8004984:	4313      	orrs	r3, r2
 8004986:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800498c:	2b00      	cmp	r3, #0
 800498e:	d00e      	beq.n	80049ae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f000 fb01 	bl	8004f98 <DMA_CheckFifoParam>
 8004996:	4603      	mov	r3, r0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d008      	beq.n	80049ae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2240      	movs	r2, #64	; 0x40
 80049a0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2201      	movs	r2, #1
 80049a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80049aa:	2301      	movs	r3, #1
 80049ac:	e016      	b.n	80049dc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	697a      	ldr	r2, [r7, #20]
 80049b4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f000 fab8 	bl	8004f2c <DMA_CalcBaseAndBitshift>
 80049bc:	4603      	mov	r3, r0
 80049be:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049c4:	223f      	movs	r2, #63	; 0x3f
 80049c6:	409a      	lsls	r2, r3
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2200      	movs	r2, #0
 80049d0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2201      	movs	r2, #1
 80049d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3718      	adds	r7, #24
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	f010803f 	.word	0xf010803f

080049e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b086      	sub	sp, #24
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	60f8      	str	r0, [r7, #12]
 80049f0:	60b9      	str	r1, [r7, #8]
 80049f2:	607a      	str	r2, [r7, #4]
 80049f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049f6:	2300      	movs	r3, #0
 80049f8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049fe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d101      	bne.n	8004a0e <HAL_DMA_Start_IT+0x26>
 8004a0a:	2302      	movs	r3, #2
 8004a0c:	e040      	b.n	8004a90 <HAL_DMA_Start_IT+0xa8>
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2201      	movs	r2, #1
 8004a12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d12f      	bne.n	8004a82 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2202      	movs	r2, #2
 8004a26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	68b9      	ldr	r1, [r7, #8]
 8004a36:	68f8      	ldr	r0, [r7, #12]
 8004a38:	f000 fa4a 	bl	8004ed0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a40:	223f      	movs	r2, #63	; 0x3f
 8004a42:	409a      	lsls	r2, r3
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f042 0216 	orr.w	r2, r2, #22
 8004a56:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d007      	beq.n	8004a70 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f042 0208 	orr.w	r2, r2, #8
 8004a6e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f042 0201 	orr.w	r2, r2, #1
 8004a7e:	601a      	str	r2, [r3, #0]
 8004a80:	e005      	b.n	8004a8e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2200      	movs	r2, #0
 8004a86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004a8a:	2302      	movs	r3, #2
 8004a8c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004a8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3718      	adds	r7, #24
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}

08004a98 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b084      	sub	sp, #16
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aa4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004aa6:	f7ff f99d 	bl	8003de4 <HAL_GetTick>
 8004aaa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	2b02      	cmp	r3, #2
 8004ab6:	d008      	beq.n	8004aca <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2280      	movs	r2, #128	; 0x80
 8004abc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e052      	b.n	8004b70 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f022 0216 	bic.w	r2, r2, #22
 8004ad8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	695a      	ldr	r2, [r3, #20]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ae8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d103      	bne.n	8004afa <HAL_DMA_Abort+0x62>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d007      	beq.n	8004b0a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f022 0208 	bic.w	r2, r2, #8
 8004b08:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f022 0201 	bic.w	r2, r2, #1
 8004b18:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b1a:	e013      	b.n	8004b44 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004b1c:	f7ff f962 	bl	8003de4 <HAL_GetTick>
 8004b20:	4602      	mov	r2, r0
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	1ad3      	subs	r3, r2, r3
 8004b26:	2b05      	cmp	r3, #5
 8004b28:	d90c      	bls.n	8004b44 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2220      	movs	r2, #32
 8004b2e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2203      	movs	r2, #3
 8004b34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004b40:	2303      	movs	r3, #3
 8004b42:	e015      	b.n	8004b70 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 0301 	and.w	r3, r3, #1
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d1e4      	bne.n	8004b1c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b56:	223f      	movs	r2, #63	; 0x3f
 8004b58:	409a      	lsls	r2, r3
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2201      	movs	r2, #1
 8004b62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004b6e:	2300      	movs	r3, #0
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3710      	adds	r7, #16
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b083      	sub	sp, #12
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	2b02      	cmp	r3, #2
 8004b8a:	d004      	beq.n	8004b96 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2280      	movs	r2, #128	; 0x80
 8004b90:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e00c      	b.n	8004bb0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2205      	movs	r2, #5
 8004b9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f022 0201 	bic.w	r2, r2, #1
 8004bac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004bae:	2300      	movs	r3, #0
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	370c      	adds	r7, #12
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr

08004bbc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b086      	sub	sp, #24
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004bc8:	4b8e      	ldr	r3, [pc, #568]	; (8004e04 <HAL_DMA_IRQHandler+0x248>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a8e      	ldr	r2, [pc, #568]	; (8004e08 <HAL_DMA_IRQHandler+0x24c>)
 8004bce:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd2:	0a9b      	lsrs	r3, r3, #10
 8004bd4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bda:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004be6:	2208      	movs	r2, #8
 8004be8:	409a      	lsls	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	4013      	ands	r3, r2
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d01a      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0304 	and.w	r3, r3, #4
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d013      	beq.n	8004c28 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f022 0204 	bic.w	r2, r2, #4
 8004c0e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c14:	2208      	movs	r2, #8
 8004c16:	409a      	lsls	r2, r3
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c20:	f043 0201 	orr.w	r2, r3, #1
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	409a      	lsls	r2, r3
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	4013      	ands	r3, r2
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d012      	beq.n	8004c5e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	695b      	ldr	r3, [r3, #20]
 8004c3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d00b      	beq.n	8004c5e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	409a      	lsls	r2, r3
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c56:	f043 0202 	orr.w	r2, r3, #2
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c62:	2204      	movs	r2, #4
 8004c64:	409a      	lsls	r2, r3
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	4013      	ands	r3, r2
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d012      	beq.n	8004c94 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f003 0302 	and.w	r3, r3, #2
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00b      	beq.n	8004c94 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c80:	2204      	movs	r2, #4
 8004c82:	409a      	lsls	r2, r3
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c8c:	f043 0204 	orr.w	r2, r3, #4
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c98:	2210      	movs	r2, #16
 8004c9a:	409a      	lsls	r2, r3
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d043      	beq.n	8004d2c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 0308 	and.w	r3, r3, #8
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d03c      	beq.n	8004d2c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cb6:	2210      	movs	r2, #16
 8004cb8:	409a      	lsls	r2, r3
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d018      	beq.n	8004cfe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d108      	bne.n	8004cec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d024      	beq.n	8004d2c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	4798      	blx	r3
 8004cea:	e01f      	b.n	8004d2c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d01b      	beq.n	8004d2c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	4798      	blx	r3
 8004cfc:	e016      	b.n	8004d2c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d107      	bne.n	8004d1c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f022 0208 	bic.w	r2, r2, #8
 8004d1a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d003      	beq.n	8004d2c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d30:	2220      	movs	r2, #32
 8004d32:	409a      	lsls	r2, r3
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	4013      	ands	r3, r2
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	f000 808f 	beq.w	8004e5c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 0310 	and.w	r3, r3, #16
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	f000 8087 	beq.w	8004e5c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d52:	2220      	movs	r2, #32
 8004d54:	409a      	lsls	r2, r3
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	2b05      	cmp	r3, #5
 8004d64:	d136      	bne.n	8004dd4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f022 0216 	bic.w	r2, r2, #22
 8004d74:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	695a      	ldr	r2, [r3, #20]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d84:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d103      	bne.n	8004d96 <HAL_DMA_IRQHandler+0x1da>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d007      	beq.n	8004da6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f022 0208 	bic.w	r2, r2, #8
 8004da4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004daa:	223f      	movs	r2, #63	; 0x3f
 8004dac:	409a      	lsls	r2, r3
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2201      	movs	r2, #1
 8004db6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d07e      	beq.n	8004ec8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	4798      	blx	r3
        }
        return;
 8004dd2:	e079      	b.n	8004ec8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d01d      	beq.n	8004e1e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d10d      	bne.n	8004e0c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d031      	beq.n	8004e5c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dfc:	6878      	ldr	r0, [r7, #4]
 8004dfe:	4798      	blx	r3
 8004e00:	e02c      	b.n	8004e5c <HAL_DMA_IRQHandler+0x2a0>
 8004e02:	bf00      	nop
 8004e04:	20000010 	.word	0x20000010
 8004e08:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d023      	beq.n	8004e5c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	4798      	blx	r3
 8004e1c:	e01e      	b.n	8004e5c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d10f      	bne.n	8004e4c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f022 0210 	bic.w	r2, r2, #16
 8004e3a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d003      	beq.n	8004e5c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d032      	beq.n	8004eca <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e68:	f003 0301 	and.w	r3, r3, #1
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d022      	beq.n	8004eb6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2205      	movs	r2, #5
 8004e74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f022 0201 	bic.w	r2, r2, #1
 8004e86:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	3301      	adds	r3, #1
 8004e8c:	60bb      	str	r3, [r7, #8]
 8004e8e:	697a      	ldr	r2, [r7, #20]
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d307      	bcc.n	8004ea4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 0301 	and.w	r3, r3, #1
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d1f2      	bne.n	8004e88 <HAL_DMA_IRQHandler+0x2cc>
 8004ea2:	e000      	b.n	8004ea6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004ea4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d005      	beq.n	8004eca <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	4798      	blx	r3
 8004ec6:	e000      	b.n	8004eca <HAL_DMA_IRQHandler+0x30e>
        return;
 8004ec8:	bf00      	nop
    }
  }
}
 8004eca:	3718      	adds	r7, #24
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b085      	sub	sp, #20
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	60b9      	str	r1, [r7, #8]
 8004eda:	607a      	str	r2, [r7, #4]
 8004edc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004eec:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	683a      	ldr	r2, [r7, #0]
 8004ef4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	2b40      	cmp	r3, #64	; 0x40
 8004efc:	d108      	bne.n	8004f10 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	68ba      	ldr	r2, [r7, #8]
 8004f0c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004f0e:	e007      	b.n	8004f20 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68ba      	ldr	r2, [r7, #8]
 8004f16:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	60da      	str	r2, [r3, #12]
}
 8004f20:	bf00      	nop
 8004f22:	3714      	adds	r7, #20
 8004f24:	46bd      	mov	sp, r7
 8004f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2a:	4770      	bx	lr

08004f2c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b085      	sub	sp, #20
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	3b10      	subs	r3, #16
 8004f3c:	4a14      	ldr	r2, [pc, #80]	; (8004f90 <DMA_CalcBaseAndBitshift+0x64>)
 8004f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f42:	091b      	lsrs	r3, r3, #4
 8004f44:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004f46:	4a13      	ldr	r2, [pc, #76]	; (8004f94 <DMA_CalcBaseAndBitshift+0x68>)
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	4413      	add	r3, r2
 8004f4c:	781b      	ldrb	r3, [r3, #0]
 8004f4e:	461a      	mov	r2, r3
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2b03      	cmp	r3, #3
 8004f58:	d909      	bls.n	8004f6e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004f62:	f023 0303 	bic.w	r3, r3, #3
 8004f66:	1d1a      	adds	r2, r3, #4
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	659a      	str	r2, [r3, #88]	; 0x58
 8004f6c:	e007      	b.n	8004f7e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004f76:	f023 0303 	bic.w	r3, r3, #3
 8004f7a:	687a      	ldr	r2, [r7, #4]
 8004f7c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3714      	adds	r7, #20
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr
 8004f8e:	bf00      	nop
 8004f90:	aaaaaaab 	.word	0xaaaaaaab
 8004f94:	0800dbac 	.word	0x0800dbac

08004f98 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b085      	sub	sp, #20
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fa8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	699b      	ldr	r3, [r3, #24]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d11f      	bne.n	8004ff2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	2b03      	cmp	r3, #3
 8004fb6:	d856      	bhi.n	8005066 <DMA_CheckFifoParam+0xce>
 8004fb8:	a201      	add	r2, pc, #4	; (adr r2, 8004fc0 <DMA_CheckFifoParam+0x28>)
 8004fba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fbe:	bf00      	nop
 8004fc0:	08004fd1 	.word	0x08004fd1
 8004fc4:	08004fe3 	.word	0x08004fe3
 8004fc8:	08004fd1 	.word	0x08004fd1
 8004fcc:	08005067 	.word	0x08005067
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d046      	beq.n	800506a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004fe0:	e043      	b.n	800506a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fe6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004fea:	d140      	bne.n	800506e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ff0:	e03d      	b.n	800506e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	699b      	ldr	r3, [r3, #24]
 8004ff6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ffa:	d121      	bne.n	8005040 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	2b03      	cmp	r3, #3
 8005000:	d837      	bhi.n	8005072 <DMA_CheckFifoParam+0xda>
 8005002:	a201      	add	r2, pc, #4	; (adr r2, 8005008 <DMA_CheckFifoParam+0x70>)
 8005004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005008:	08005019 	.word	0x08005019
 800500c:	0800501f 	.word	0x0800501f
 8005010:	08005019 	.word	0x08005019
 8005014:	08005031 	.word	0x08005031
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	73fb      	strb	r3, [r7, #15]
      break;
 800501c:	e030      	b.n	8005080 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005022:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005026:	2b00      	cmp	r3, #0
 8005028:	d025      	beq.n	8005076 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800502e:	e022      	b.n	8005076 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005034:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005038:	d11f      	bne.n	800507a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800503e:	e01c      	b.n	800507a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	2b02      	cmp	r3, #2
 8005044:	d903      	bls.n	800504e <DMA_CheckFifoParam+0xb6>
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	2b03      	cmp	r3, #3
 800504a:	d003      	beq.n	8005054 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800504c:	e018      	b.n	8005080 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	73fb      	strb	r3, [r7, #15]
      break;
 8005052:	e015      	b.n	8005080 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005058:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800505c:	2b00      	cmp	r3, #0
 800505e:	d00e      	beq.n	800507e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	73fb      	strb	r3, [r7, #15]
      break;
 8005064:	e00b      	b.n	800507e <DMA_CheckFifoParam+0xe6>
      break;
 8005066:	bf00      	nop
 8005068:	e00a      	b.n	8005080 <DMA_CheckFifoParam+0xe8>
      break;
 800506a:	bf00      	nop
 800506c:	e008      	b.n	8005080 <DMA_CheckFifoParam+0xe8>
      break;
 800506e:	bf00      	nop
 8005070:	e006      	b.n	8005080 <DMA_CheckFifoParam+0xe8>
      break;
 8005072:	bf00      	nop
 8005074:	e004      	b.n	8005080 <DMA_CheckFifoParam+0xe8>
      break;
 8005076:	bf00      	nop
 8005078:	e002      	b.n	8005080 <DMA_CheckFifoParam+0xe8>
      break;   
 800507a:	bf00      	nop
 800507c:	e000      	b.n	8005080 <DMA_CheckFifoParam+0xe8>
      break;
 800507e:	bf00      	nop
    }
  } 
  
  return status; 
 8005080:	7bfb      	ldrb	r3, [r7, #15]
}
 8005082:	4618      	mov	r0, r3
 8005084:	3714      	adds	r7, #20
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr
 800508e:	bf00      	nop

08005090 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005090:	b480      	push	{r7}
 8005092:	b089      	sub	sp, #36	; 0x24
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800509a:	2300      	movs	r3, #0
 800509c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800509e:	2300      	movs	r3, #0
 80050a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80050a2:	2300      	movs	r3, #0
 80050a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80050a6:	2300      	movs	r3, #0
 80050a8:	61fb      	str	r3, [r7, #28]
 80050aa:	e16b      	b.n	8005384 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80050ac:	2201      	movs	r2, #1
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	fa02 f303 	lsl.w	r3, r2, r3
 80050b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	697a      	ldr	r2, [r7, #20]
 80050bc:	4013      	ands	r3, r2
 80050be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80050c0:	693a      	ldr	r2, [r7, #16]
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	429a      	cmp	r2, r3
 80050c6:	f040 815a 	bne.w	800537e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	f003 0303 	and.w	r3, r3, #3
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d005      	beq.n	80050e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80050de:	2b02      	cmp	r3, #2
 80050e0:	d130      	bne.n	8005144 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	005b      	lsls	r3, r3, #1
 80050ec:	2203      	movs	r2, #3
 80050ee:	fa02 f303 	lsl.w	r3, r2, r3
 80050f2:	43db      	mvns	r3, r3
 80050f4:	69ba      	ldr	r2, [r7, #24]
 80050f6:	4013      	ands	r3, r2
 80050f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	68da      	ldr	r2, [r3, #12]
 80050fe:	69fb      	ldr	r3, [r7, #28]
 8005100:	005b      	lsls	r3, r3, #1
 8005102:	fa02 f303 	lsl.w	r3, r2, r3
 8005106:	69ba      	ldr	r2, [r7, #24]
 8005108:	4313      	orrs	r3, r2
 800510a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	69ba      	ldr	r2, [r7, #24]
 8005110:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005118:	2201      	movs	r2, #1
 800511a:	69fb      	ldr	r3, [r7, #28]
 800511c:	fa02 f303 	lsl.w	r3, r2, r3
 8005120:	43db      	mvns	r3, r3
 8005122:	69ba      	ldr	r2, [r7, #24]
 8005124:	4013      	ands	r3, r2
 8005126:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	091b      	lsrs	r3, r3, #4
 800512e:	f003 0201 	and.w	r2, r3, #1
 8005132:	69fb      	ldr	r3, [r7, #28]
 8005134:	fa02 f303 	lsl.w	r3, r2, r3
 8005138:	69ba      	ldr	r2, [r7, #24]
 800513a:	4313      	orrs	r3, r2
 800513c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	69ba      	ldr	r2, [r7, #24]
 8005142:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	f003 0303 	and.w	r3, r3, #3
 800514c:	2b03      	cmp	r3, #3
 800514e:	d017      	beq.n	8005180 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005156:	69fb      	ldr	r3, [r7, #28]
 8005158:	005b      	lsls	r3, r3, #1
 800515a:	2203      	movs	r2, #3
 800515c:	fa02 f303 	lsl.w	r3, r2, r3
 8005160:	43db      	mvns	r3, r3
 8005162:	69ba      	ldr	r2, [r7, #24]
 8005164:	4013      	ands	r3, r2
 8005166:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	689a      	ldr	r2, [r3, #8]
 800516c:	69fb      	ldr	r3, [r7, #28]
 800516e:	005b      	lsls	r3, r3, #1
 8005170:	fa02 f303 	lsl.w	r3, r2, r3
 8005174:	69ba      	ldr	r2, [r7, #24]
 8005176:	4313      	orrs	r3, r2
 8005178:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	69ba      	ldr	r2, [r7, #24]
 800517e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	f003 0303 	and.w	r3, r3, #3
 8005188:	2b02      	cmp	r3, #2
 800518a:	d123      	bne.n	80051d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800518c:	69fb      	ldr	r3, [r7, #28]
 800518e:	08da      	lsrs	r2, r3, #3
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	3208      	adds	r2, #8
 8005194:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005198:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800519a:	69fb      	ldr	r3, [r7, #28]
 800519c:	f003 0307 	and.w	r3, r3, #7
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	220f      	movs	r2, #15
 80051a4:	fa02 f303 	lsl.w	r3, r2, r3
 80051a8:	43db      	mvns	r3, r3
 80051aa:	69ba      	ldr	r2, [r7, #24]
 80051ac:	4013      	ands	r3, r2
 80051ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	691a      	ldr	r2, [r3, #16]
 80051b4:	69fb      	ldr	r3, [r7, #28]
 80051b6:	f003 0307 	and.w	r3, r3, #7
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	fa02 f303 	lsl.w	r3, r2, r3
 80051c0:	69ba      	ldr	r2, [r7, #24]
 80051c2:	4313      	orrs	r3, r2
 80051c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	08da      	lsrs	r2, r3, #3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	3208      	adds	r2, #8
 80051ce:	69b9      	ldr	r1, [r7, #24]
 80051d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80051da:	69fb      	ldr	r3, [r7, #28]
 80051dc:	005b      	lsls	r3, r3, #1
 80051de:	2203      	movs	r2, #3
 80051e0:	fa02 f303 	lsl.w	r3, r2, r3
 80051e4:	43db      	mvns	r3, r3
 80051e6:	69ba      	ldr	r2, [r7, #24]
 80051e8:	4013      	ands	r3, r2
 80051ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	f003 0203 	and.w	r2, r3, #3
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	005b      	lsls	r3, r3, #1
 80051f8:	fa02 f303 	lsl.w	r3, r2, r3
 80051fc:	69ba      	ldr	r2, [r7, #24]
 80051fe:	4313      	orrs	r3, r2
 8005200:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	69ba      	ldr	r2, [r7, #24]
 8005206:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005210:	2b00      	cmp	r3, #0
 8005212:	f000 80b4 	beq.w	800537e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005216:	2300      	movs	r3, #0
 8005218:	60fb      	str	r3, [r7, #12]
 800521a:	4b60      	ldr	r3, [pc, #384]	; (800539c <HAL_GPIO_Init+0x30c>)
 800521c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800521e:	4a5f      	ldr	r2, [pc, #380]	; (800539c <HAL_GPIO_Init+0x30c>)
 8005220:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005224:	6453      	str	r3, [r2, #68]	; 0x44
 8005226:	4b5d      	ldr	r3, [pc, #372]	; (800539c <HAL_GPIO_Init+0x30c>)
 8005228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800522a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800522e:	60fb      	str	r3, [r7, #12]
 8005230:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005232:	4a5b      	ldr	r2, [pc, #364]	; (80053a0 <HAL_GPIO_Init+0x310>)
 8005234:	69fb      	ldr	r3, [r7, #28]
 8005236:	089b      	lsrs	r3, r3, #2
 8005238:	3302      	adds	r3, #2
 800523a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800523e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005240:	69fb      	ldr	r3, [r7, #28]
 8005242:	f003 0303 	and.w	r3, r3, #3
 8005246:	009b      	lsls	r3, r3, #2
 8005248:	220f      	movs	r2, #15
 800524a:	fa02 f303 	lsl.w	r3, r2, r3
 800524e:	43db      	mvns	r3, r3
 8005250:	69ba      	ldr	r2, [r7, #24]
 8005252:	4013      	ands	r3, r2
 8005254:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4a52      	ldr	r2, [pc, #328]	; (80053a4 <HAL_GPIO_Init+0x314>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d02b      	beq.n	80052b6 <HAL_GPIO_Init+0x226>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a51      	ldr	r2, [pc, #324]	; (80053a8 <HAL_GPIO_Init+0x318>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d025      	beq.n	80052b2 <HAL_GPIO_Init+0x222>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a50      	ldr	r2, [pc, #320]	; (80053ac <HAL_GPIO_Init+0x31c>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d01f      	beq.n	80052ae <HAL_GPIO_Init+0x21e>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4a4f      	ldr	r2, [pc, #316]	; (80053b0 <HAL_GPIO_Init+0x320>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d019      	beq.n	80052aa <HAL_GPIO_Init+0x21a>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a4e      	ldr	r2, [pc, #312]	; (80053b4 <HAL_GPIO_Init+0x324>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d013      	beq.n	80052a6 <HAL_GPIO_Init+0x216>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a4d      	ldr	r2, [pc, #308]	; (80053b8 <HAL_GPIO_Init+0x328>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d00d      	beq.n	80052a2 <HAL_GPIO_Init+0x212>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a4c      	ldr	r2, [pc, #304]	; (80053bc <HAL_GPIO_Init+0x32c>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d007      	beq.n	800529e <HAL_GPIO_Init+0x20e>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4a4b      	ldr	r2, [pc, #300]	; (80053c0 <HAL_GPIO_Init+0x330>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d101      	bne.n	800529a <HAL_GPIO_Init+0x20a>
 8005296:	2307      	movs	r3, #7
 8005298:	e00e      	b.n	80052b8 <HAL_GPIO_Init+0x228>
 800529a:	2308      	movs	r3, #8
 800529c:	e00c      	b.n	80052b8 <HAL_GPIO_Init+0x228>
 800529e:	2306      	movs	r3, #6
 80052a0:	e00a      	b.n	80052b8 <HAL_GPIO_Init+0x228>
 80052a2:	2305      	movs	r3, #5
 80052a4:	e008      	b.n	80052b8 <HAL_GPIO_Init+0x228>
 80052a6:	2304      	movs	r3, #4
 80052a8:	e006      	b.n	80052b8 <HAL_GPIO_Init+0x228>
 80052aa:	2303      	movs	r3, #3
 80052ac:	e004      	b.n	80052b8 <HAL_GPIO_Init+0x228>
 80052ae:	2302      	movs	r3, #2
 80052b0:	e002      	b.n	80052b8 <HAL_GPIO_Init+0x228>
 80052b2:	2301      	movs	r3, #1
 80052b4:	e000      	b.n	80052b8 <HAL_GPIO_Init+0x228>
 80052b6:	2300      	movs	r3, #0
 80052b8:	69fa      	ldr	r2, [r7, #28]
 80052ba:	f002 0203 	and.w	r2, r2, #3
 80052be:	0092      	lsls	r2, r2, #2
 80052c0:	4093      	lsls	r3, r2
 80052c2:	69ba      	ldr	r2, [r7, #24]
 80052c4:	4313      	orrs	r3, r2
 80052c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80052c8:	4935      	ldr	r1, [pc, #212]	; (80053a0 <HAL_GPIO_Init+0x310>)
 80052ca:	69fb      	ldr	r3, [r7, #28]
 80052cc:	089b      	lsrs	r3, r3, #2
 80052ce:	3302      	adds	r3, #2
 80052d0:	69ba      	ldr	r2, [r7, #24]
 80052d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80052d6:	4b3b      	ldr	r3, [pc, #236]	; (80053c4 <HAL_GPIO_Init+0x334>)
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	43db      	mvns	r3, r3
 80052e0:	69ba      	ldr	r2, [r7, #24]
 80052e2:	4013      	ands	r3, r2
 80052e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d003      	beq.n	80052fa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80052f2:	69ba      	ldr	r2, [r7, #24]
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80052fa:	4a32      	ldr	r2, [pc, #200]	; (80053c4 <HAL_GPIO_Init+0x334>)
 80052fc:	69bb      	ldr	r3, [r7, #24]
 80052fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005300:	4b30      	ldr	r3, [pc, #192]	; (80053c4 <HAL_GPIO_Init+0x334>)
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	43db      	mvns	r3, r3
 800530a:	69ba      	ldr	r2, [r7, #24]
 800530c:	4013      	ands	r3, r2
 800530e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005318:	2b00      	cmp	r3, #0
 800531a:	d003      	beq.n	8005324 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800531c:	69ba      	ldr	r2, [r7, #24]
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	4313      	orrs	r3, r2
 8005322:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005324:	4a27      	ldr	r2, [pc, #156]	; (80053c4 <HAL_GPIO_Init+0x334>)
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800532a:	4b26      	ldr	r3, [pc, #152]	; (80053c4 <HAL_GPIO_Init+0x334>)
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	43db      	mvns	r3, r3
 8005334:	69ba      	ldr	r2, [r7, #24]
 8005336:	4013      	ands	r3, r2
 8005338:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005342:	2b00      	cmp	r3, #0
 8005344:	d003      	beq.n	800534e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005346:	69ba      	ldr	r2, [r7, #24]
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	4313      	orrs	r3, r2
 800534c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800534e:	4a1d      	ldr	r2, [pc, #116]	; (80053c4 <HAL_GPIO_Init+0x334>)
 8005350:	69bb      	ldr	r3, [r7, #24]
 8005352:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005354:	4b1b      	ldr	r3, [pc, #108]	; (80053c4 <HAL_GPIO_Init+0x334>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	43db      	mvns	r3, r3
 800535e:	69ba      	ldr	r2, [r7, #24]
 8005360:	4013      	ands	r3, r2
 8005362:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800536c:	2b00      	cmp	r3, #0
 800536e:	d003      	beq.n	8005378 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005370:	69ba      	ldr	r2, [r7, #24]
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	4313      	orrs	r3, r2
 8005376:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005378:	4a12      	ldr	r2, [pc, #72]	; (80053c4 <HAL_GPIO_Init+0x334>)
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800537e:	69fb      	ldr	r3, [r7, #28]
 8005380:	3301      	adds	r3, #1
 8005382:	61fb      	str	r3, [r7, #28]
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	2b0f      	cmp	r3, #15
 8005388:	f67f ae90 	bls.w	80050ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800538c:	bf00      	nop
 800538e:	bf00      	nop
 8005390:	3724      	adds	r7, #36	; 0x24
 8005392:	46bd      	mov	sp, r7
 8005394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005398:	4770      	bx	lr
 800539a:	bf00      	nop
 800539c:	40023800 	.word	0x40023800
 80053a0:	40013800 	.word	0x40013800
 80053a4:	40020000 	.word	0x40020000
 80053a8:	40020400 	.word	0x40020400
 80053ac:	40020800 	.word	0x40020800
 80053b0:	40020c00 	.word	0x40020c00
 80053b4:	40021000 	.word	0x40021000
 80053b8:	40021400 	.word	0x40021400
 80053bc:	40021800 	.word	0x40021800
 80053c0:	40021c00 	.word	0x40021c00
 80053c4:	40013c00 	.word	0x40013c00

080053c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b085      	sub	sp, #20
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	460b      	mov	r3, r1
 80053d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	691a      	ldr	r2, [r3, #16]
 80053d8:	887b      	ldrh	r3, [r7, #2]
 80053da:	4013      	ands	r3, r2
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d002      	beq.n	80053e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80053e0:	2301      	movs	r3, #1
 80053e2:	73fb      	strb	r3, [r7, #15]
 80053e4:	e001      	b.n	80053ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80053e6:	2300      	movs	r3, #0
 80053e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80053ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	3714      	adds	r7, #20
 80053f0:	46bd      	mov	sp, r7
 80053f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f6:	4770      	bx	lr

080053f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b083      	sub	sp, #12
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
 8005400:	460b      	mov	r3, r1
 8005402:	807b      	strh	r3, [r7, #2]
 8005404:	4613      	mov	r3, r2
 8005406:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005408:	787b      	ldrb	r3, [r7, #1]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d003      	beq.n	8005416 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800540e:	887a      	ldrh	r2, [r7, #2]
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005414:	e003      	b.n	800541e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005416:	887b      	ldrh	r3, [r7, #2]
 8005418:	041a      	lsls	r2, r3, #16
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	619a      	str	r2, [r3, #24]
}
 800541e:	bf00      	nop
 8005420:	370c      	adds	r7, #12
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr

0800542a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800542a:	b480      	push	{r7}
 800542c:	b085      	sub	sp, #20
 800542e:	af00      	add	r7, sp, #0
 8005430:	6078      	str	r0, [r7, #4]
 8005432:	460b      	mov	r3, r1
 8005434:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	695b      	ldr	r3, [r3, #20]
 800543a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800543c:	887a      	ldrh	r2, [r7, #2]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	4013      	ands	r3, r2
 8005442:	041a      	lsls	r2, r3, #16
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	43d9      	mvns	r1, r3
 8005448:	887b      	ldrh	r3, [r7, #2]
 800544a:	400b      	ands	r3, r1
 800544c:	431a      	orrs	r2, r3
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	619a      	str	r2, [r3, #24]
}
 8005452:	bf00      	nop
 8005454:	3714      	adds	r7, #20
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr
	...

08005460 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b084      	sub	sp, #16
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d101      	bne.n	8005472 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	e12b      	b.n	80056ca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005478:	b2db      	uxtb	r3, r3
 800547a:	2b00      	cmp	r3, #0
 800547c:	d106      	bne.n	800548c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2200      	movs	r2, #0
 8005482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f7fd fd72 	bl	8002f70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2224      	movs	r2, #36	; 0x24
 8005490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f022 0201 	bic.w	r2, r2, #1
 80054a2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	681a      	ldr	r2, [r3, #0]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80054b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80054c2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80054c4:	f001 f89a 	bl	80065fc <HAL_RCC_GetPCLK1Freq>
 80054c8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	4a81      	ldr	r2, [pc, #516]	; (80056d4 <HAL_I2C_Init+0x274>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d807      	bhi.n	80054e4 <HAL_I2C_Init+0x84>
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	4a80      	ldr	r2, [pc, #512]	; (80056d8 <HAL_I2C_Init+0x278>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	bf94      	ite	ls
 80054dc:	2301      	movls	r3, #1
 80054de:	2300      	movhi	r3, #0
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	e006      	b.n	80054f2 <HAL_I2C_Init+0x92>
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	4a7d      	ldr	r2, [pc, #500]	; (80056dc <HAL_I2C_Init+0x27c>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	bf94      	ite	ls
 80054ec:	2301      	movls	r3, #1
 80054ee:	2300      	movhi	r3, #0
 80054f0:	b2db      	uxtb	r3, r3
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d001      	beq.n	80054fa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80054f6:	2301      	movs	r3, #1
 80054f8:	e0e7      	b.n	80056ca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	4a78      	ldr	r2, [pc, #480]	; (80056e0 <HAL_I2C_Init+0x280>)
 80054fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005502:	0c9b      	lsrs	r3, r3, #18
 8005504:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	68ba      	ldr	r2, [r7, #8]
 8005516:	430a      	orrs	r2, r1
 8005518:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	6a1b      	ldr	r3, [r3, #32]
 8005520:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	4a6a      	ldr	r2, [pc, #424]	; (80056d4 <HAL_I2C_Init+0x274>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d802      	bhi.n	8005534 <HAL_I2C_Init+0xd4>
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	3301      	adds	r3, #1
 8005532:	e009      	b.n	8005548 <HAL_I2C_Init+0xe8>
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800553a:	fb02 f303 	mul.w	r3, r2, r3
 800553e:	4a69      	ldr	r2, [pc, #420]	; (80056e4 <HAL_I2C_Init+0x284>)
 8005540:	fba2 2303 	umull	r2, r3, r2, r3
 8005544:	099b      	lsrs	r3, r3, #6
 8005546:	3301      	adds	r3, #1
 8005548:	687a      	ldr	r2, [r7, #4]
 800554a:	6812      	ldr	r2, [r2, #0]
 800554c:	430b      	orrs	r3, r1
 800554e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	69db      	ldr	r3, [r3, #28]
 8005556:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800555a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	495c      	ldr	r1, [pc, #368]	; (80056d4 <HAL_I2C_Init+0x274>)
 8005564:	428b      	cmp	r3, r1
 8005566:	d819      	bhi.n	800559c <HAL_I2C_Init+0x13c>
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	1e59      	subs	r1, r3, #1
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	005b      	lsls	r3, r3, #1
 8005572:	fbb1 f3f3 	udiv	r3, r1, r3
 8005576:	1c59      	adds	r1, r3, #1
 8005578:	f640 73fc 	movw	r3, #4092	; 0xffc
 800557c:	400b      	ands	r3, r1
 800557e:	2b00      	cmp	r3, #0
 8005580:	d00a      	beq.n	8005598 <HAL_I2C_Init+0x138>
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	1e59      	subs	r1, r3, #1
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	005b      	lsls	r3, r3, #1
 800558c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005590:	3301      	adds	r3, #1
 8005592:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005596:	e051      	b.n	800563c <HAL_I2C_Init+0x1dc>
 8005598:	2304      	movs	r3, #4
 800559a:	e04f      	b.n	800563c <HAL_I2C_Init+0x1dc>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d111      	bne.n	80055c8 <HAL_I2C_Init+0x168>
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	1e58      	subs	r0, r3, #1
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6859      	ldr	r1, [r3, #4]
 80055ac:	460b      	mov	r3, r1
 80055ae:	005b      	lsls	r3, r3, #1
 80055b0:	440b      	add	r3, r1
 80055b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80055b6:	3301      	adds	r3, #1
 80055b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80055bc:	2b00      	cmp	r3, #0
 80055be:	bf0c      	ite	eq
 80055c0:	2301      	moveq	r3, #1
 80055c2:	2300      	movne	r3, #0
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	e012      	b.n	80055ee <HAL_I2C_Init+0x18e>
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	1e58      	subs	r0, r3, #1
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6859      	ldr	r1, [r3, #4]
 80055d0:	460b      	mov	r3, r1
 80055d2:	009b      	lsls	r3, r3, #2
 80055d4:	440b      	add	r3, r1
 80055d6:	0099      	lsls	r1, r3, #2
 80055d8:	440b      	add	r3, r1
 80055da:	fbb0 f3f3 	udiv	r3, r0, r3
 80055de:	3301      	adds	r3, #1
 80055e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	bf0c      	ite	eq
 80055e8:	2301      	moveq	r3, #1
 80055ea:	2300      	movne	r3, #0
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d001      	beq.n	80055f6 <HAL_I2C_Init+0x196>
 80055f2:	2301      	movs	r3, #1
 80055f4:	e022      	b.n	800563c <HAL_I2C_Init+0x1dc>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d10e      	bne.n	800561c <HAL_I2C_Init+0x1bc>
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	1e58      	subs	r0, r3, #1
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6859      	ldr	r1, [r3, #4]
 8005606:	460b      	mov	r3, r1
 8005608:	005b      	lsls	r3, r3, #1
 800560a:	440b      	add	r3, r1
 800560c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005610:	3301      	adds	r3, #1
 8005612:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005616:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800561a:	e00f      	b.n	800563c <HAL_I2C_Init+0x1dc>
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	1e58      	subs	r0, r3, #1
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6859      	ldr	r1, [r3, #4]
 8005624:	460b      	mov	r3, r1
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	440b      	add	r3, r1
 800562a:	0099      	lsls	r1, r3, #2
 800562c:	440b      	add	r3, r1
 800562e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005632:	3301      	adds	r3, #1
 8005634:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005638:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800563c:	6879      	ldr	r1, [r7, #4]
 800563e:	6809      	ldr	r1, [r1, #0]
 8005640:	4313      	orrs	r3, r2
 8005642:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	69da      	ldr	r2, [r3, #28]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6a1b      	ldr	r3, [r3, #32]
 8005656:	431a      	orrs	r2, r3
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	430a      	orrs	r2, r1
 800565e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800566a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	6911      	ldr	r1, [r2, #16]
 8005672:	687a      	ldr	r2, [r7, #4]
 8005674:	68d2      	ldr	r2, [r2, #12]
 8005676:	4311      	orrs	r1, r2
 8005678:	687a      	ldr	r2, [r7, #4]
 800567a:	6812      	ldr	r2, [r2, #0]
 800567c:	430b      	orrs	r3, r1
 800567e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	68db      	ldr	r3, [r3, #12]
 8005686:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	695a      	ldr	r2, [r3, #20]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	699b      	ldr	r3, [r3, #24]
 8005692:	431a      	orrs	r2, r3
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	430a      	orrs	r2, r1
 800569a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f042 0201 	orr.w	r2, r2, #1
 80056aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2200      	movs	r2, #0
 80056b0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2220      	movs	r2, #32
 80056b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80056c8:	2300      	movs	r3, #0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	bf00      	nop
 80056d4:	000186a0 	.word	0x000186a0
 80056d8:	001e847f 	.word	0x001e847f
 80056dc:	003d08ff 	.word	0x003d08ff
 80056e0:	431bde83 	.word	0x431bde83
 80056e4:	10624dd3 	.word	0x10624dd3

080056e8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b088      	sub	sp, #32
 80056ec:	af02      	add	r7, sp, #8
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	607a      	str	r2, [r7, #4]
 80056f2:	461a      	mov	r2, r3
 80056f4:	460b      	mov	r3, r1
 80056f6:	817b      	strh	r3, [r7, #10]
 80056f8:	4613      	mov	r3, r2
 80056fa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80056fc:	f7fe fb72 	bl	8003de4 <HAL_GetTick>
 8005700:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005708:	b2db      	uxtb	r3, r3
 800570a:	2b20      	cmp	r3, #32
 800570c:	f040 80e0 	bne.w	80058d0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	9300      	str	r3, [sp, #0]
 8005714:	2319      	movs	r3, #25
 8005716:	2201      	movs	r2, #1
 8005718:	4970      	ldr	r1, [pc, #448]	; (80058dc <HAL_I2C_Master_Transmit+0x1f4>)
 800571a:	68f8      	ldr	r0, [r7, #12]
 800571c:	f000 f964 	bl	80059e8 <I2C_WaitOnFlagUntilTimeout>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	d001      	beq.n	800572a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005726:	2302      	movs	r3, #2
 8005728:	e0d3      	b.n	80058d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005730:	2b01      	cmp	r3, #1
 8005732:	d101      	bne.n	8005738 <HAL_I2C_Master_Transmit+0x50>
 8005734:	2302      	movs	r3, #2
 8005736:	e0cc      	b.n	80058d2 <HAL_I2C_Master_Transmit+0x1ea>
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f003 0301 	and.w	r3, r3, #1
 800574a:	2b01      	cmp	r3, #1
 800574c:	d007      	beq.n	800575e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	681a      	ldr	r2, [r3, #0]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f042 0201 	orr.w	r2, r2, #1
 800575c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	681a      	ldr	r2, [r3, #0]
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800576c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2221      	movs	r2, #33	; 0x21
 8005772:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2210      	movs	r2, #16
 800577a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2200      	movs	r2, #0
 8005782:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	687a      	ldr	r2, [r7, #4]
 8005788:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	893a      	ldrh	r2, [r7, #8]
 800578e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005794:	b29a      	uxth	r2, r3
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	4a50      	ldr	r2, [pc, #320]	; (80058e0 <HAL_I2C_Master_Transmit+0x1f8>)
 800579e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80057a0:	8979      	ldrh	r1, [r7, #10]
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	6a3a      	ldr	r2, [r7, #32]
 80057a6:	68f8      	ldr	r0, [r7, #12]
 80057a8:	f000 f89c 	bl	80058e4 <I2C_MasterRequestWrite>
 80057ac:	4603      	mov	r3, r0
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d001      	beq.n	80057b6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80057b2:	2301      	movs	r3, #1
 80057b4:	e08d      	b.n	80058d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057b6:	2300      	movs	r3, #0
 80057b8:	613b      	str	r3, [r7, #16]
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	695b      	ldr	r3, [r3, #20]
 80057c0:	613b      	str	r3, [r7, #16]
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	699b      	ldr	r3, [r3, #24]
 80057c8:	613b      	str	r3, [r7, #16]
 80057ca:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80057cc:	e066      	b.n	800589c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057ce:	697a      	ldr	r2, [r7, #20]
 80057d0:	6a39      	ldr	r1, [r7, #32]
 80057d2:	68f8      	ldr	r0, [r7, #12]
 80057d4:	f000 f9de 	bl	8005b94 <I2C_WaitOnTXEFlagUntilTimeout>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d00d      	beq.n	80057fa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e2:	2b04      	cmp	r3, #4
 80057e4:	d107      	bne.n	80057f6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	e06b      	b.n	80058d2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057fe:	781a      	ldrb	r2, [r3, #0]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800580a:	1c5a      	adds	r2, r3, #1
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005814:	b29b      	uxth	r3, r3
 8005816:	3b01      	subs	r3, #1
 8005818:	b29a      	uxth	r2, r3
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005822:	3b01      	subs	r3, #1
 8005824:	b29a      	uxth	r2, r3
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	695b      	ldr	r3, [r3, #20]
 8005830:	f003 0304 	and.w	r3, r3, #4
 8005834:	2b04      	cmp	r3, #4
 8005836:	d11b      	bne.n	8005870 <HAL_I2C_Master_Transmit+0x188>
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800583c:	2b00      	cmp	r3, #0
 800583e:	d017      	beq.n	8005870 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005844:	781a      	ldrb	r2, [r3, #0]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005850:	1c5a      	adds	r2, r3, #1
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800585a:	b29b      	uxth	r3, r3
 800585c:	3b01      	subs	r3, #1
 800585e:	b29a      	uxth	r2, r3
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005868:	3b01      	subs	r3, #1
 800586a:	b29a      	uxth	r2, r3
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005870:	697a      	ldr	r2, [r7, #20]
 8005872:	6a39      	ldr	r1, [r7, #32]
 8005874:	68f8      	ldr	r0, [r7, #12]
 8005876:	f000 f9ce 	bl	8005c16 <I2C_WaitOnBTFFlagUntilTimeout>
 800587a:	4603      	mov	r3, r0
 800587c:	2b00      	cmp	r3, #0
 800587e:	d00d      	beq.n	800589c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005884:	2b04      	cmp	r3, #4
 8005886:	d107      	bne.n	8005898 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681a      	ldr	r2, [r3, #0]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005896:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	e01a      	b.n	80058d2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d194      	bne.n	80057ce <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2220      	movs	r2, #32
 80058b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2200      	movs	r2, #0
 80058c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2200      	movs	r2, #0
 80058c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80058cc:	2300      	movs	r3, #0
 80058ce:	e000      	b.n	80058d2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80058d0:	2302      	movs	r3, #2
  }
}
 80058d2:	4618      	mov	r0, r3
 80058d4:	3718      	adds	r7, #24
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}
 80058da:	bf00      	nop
 80058dc:	00100002 	.word	0x00100002
 80058e0:	ffff0000 	.word	0xffff0000

080058e4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b088      	sub	sp, #32
 80058e8:	af02      	add	r7, sp, #8
 80058ea:	60f8      	str	r0, [r7, #12]
 80058ec:	607a      	str	r2, [r7, #4]
 80058ee:	603b      	str	r3, [r7, #0]
 80058f0:	460b      	mov	r3, r1
 80058f2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058f8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	2b08      	cmp	r3, #8
 80058fe:	d006      	beq.n	800590e <I2C_MasterRequestWrite+0x2a>
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	2b01      	cmp	r3, #1
 8005904:	d003      	beq.n	800590e <I2C_MasterRequestWrite+0x2a>
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800590c:	d108      	bne.n	8005920 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800591c:	601a      	str	r2, [r3, #0]
 800591e:	e00b      	b.n	8005938 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005924:	2b12      	cmp	r3, #18
 8005926:	d107      	bne.n	8005938 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005936:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	9300      	str	r3, [sp, #0]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2200      	movs	r2, #0
 8005940:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005944:	68f8      	ldr	r0, [r7, #12]
 8005946:	f000 f84f 	bl	80059e8 <I2C_WaitOnFlagUntilTimeout>
 800594a:	4603      	mov	r3, r0
 800594c:	2b00      	cmp	r3, #0
 800594e:	d00d      	beq.n	800596c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800595a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800595e:	d103      	bne.n	8005968 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005966:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005968:	2303      	movs	r3, #3
 800596a:	e035      	b.n	80059d8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	691b      	ldr	r3, [r3, #16]
 8005970:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005974:	d108      	bne.n	8005988 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005976:	897b      	ldrh	r3, [r7, #10]
 8005978:	b2db      	uxtb	r3, r3
 800597a:	461a      	mov	r2, r3
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005984:	611a      	str	r2, [r3, #16]
 8005986:	e01b      	b.n	80059c0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005988:	897b      	ldrh	r3, [r7, #10]
 800598a:	11db      	asrs	r3, r3, #7
 800598c:	b2db      	uxtb	r3, r3
 800598e:	f003 0306 	and.w	r3, r3, #6
 8005992:	b2db      	uxtb	r3, r3
 8005994:	f063 030f 	orn	r3, r3, #15
 8005998:	b2da      	uxtb	r2, r3
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	687a      	ldr	r2, [r7, #4]
 80059a4:	490e      	ldr	r1, [pc, #56]	; (80059e0 <I2C_MasterRequestWrite+0xfc>)
 80059a6:	68f8      	ldr	r0, [r7, #12]
 80059a8:	f000 f875 	bl	8005a96 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80059ac:	4603      	mov	r3, r0
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d001      	beq.n	80059b6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	e010      	b.n	80059d8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80059b6:	897b      	ldrh	r3, [r7, #10]
 80059b8:	b2da      	uxtb	r2, r3
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	687a      	ldr	r2, [r7, #4]
 80059c4:	4907      	ldr	r1, [pc, #28]	; (80059e4 <I2C_MasterRequestWrite+0x100>)
 80059c6:	68f8      	ldr	r0, [r7, #12]
 80059c8:	f000 f865 	bl	8005a96 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d001      	beq.n	80059d6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e000      	b.n	80059d8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80059d6:	2300      	movs	r3, #0
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3718      	adds	r7, #24
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	00010008 	.word	0x00010008
 80059e4:	00010002 	.word	0x00010002

080059e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b084      	sub	sp, #16
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	60f8      	str	r0, [r7, #12]
 80059f0:	60b9      	str	r1, [r7, #8]
 80059f2:	603b      	str	r3, [r7, #0]
 80059f4:	4613      	mov	r3, r2
 80059f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80059f8:	e025      	b.n	8005a46 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a00:	d021      	beq.n	8005a46 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a02:	f7fe f9ef 	bl	8003de4 <HAL_GetTick>
 8005a06:	4602      	mov	r2, r0
 8005a08:	69bb      	ldr	r3, [r7, #24]
 8005a0a:	1ad3      	subs	r3, r2, r3
 8005a0c:	683a      	ldr	r2, [r7, #0]
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	d302      	bcc.n	8005a18 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d116      	bne.n	8005a46 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2220      	movs	r2, #32
 8005a22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a32:	f043 0220 	orr.w	r2, r3, #32
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	e023      	b.n	8005a8e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	0c1b      	lsrs	r3, r3, #16
 8005a4a:	b2db      	uxtb	r3, r3
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d10d      	bne.n	8005a6c <I2C_WaitOnFlagUntilTimeout+0x84>
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	695b      	ldr	r3, [r3, #20]
 8005a56:	43da      	mvns	r2, r3
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	b29b      	uxth	r3, r3
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	bf0c      	ite	eq
 8005a62:	2301      	moveq	r3, #1
 8005a64:	2300      	movne	r3, #0
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	461a      	mov	r2, r3
 8005a6a:	e00c      	b.n	8005a86 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	699b      	ldr	r3, [r3, #24]
 8005a72:	43da      	mvns	r2, r3
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	4013      	ands	r3, r2
 8005a78:	b29b      	uxth	r3, r3
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	bf0c      	ite	eq
 8005a7e:	2301      	moveq	r3, #1
 8005a80:	2300      	movne	r3, #0
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	461a      	mov	r2, r3
 8005a86:	79fb      	ldrb	r3, [r7, #7]
 8005a88:	429a      	cmp	r2, r3
 8005a8a:	d0b6      	beq.n	80059fa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005a8c:	2300      	movs	r3, #0
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	3710      	adds	r7, #16
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}

08005a96 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005a96:	b580      	push	{r7, lr}
 8005a98:	b084      	sub	sp, #16
 8005a9a:	af00      	add	r7, sp, #0
 8005a9c:	60f8      	str	r0, [r7, #12]
 8005a9e:	60b9      	str	r1, [r7, #8]
 8005aa0:	607a      	str	r2, [r7, #4]
 8005aa2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005aa4:	e051      	b.n	8005b4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	695b      	ldr	r3, [r3, #20]
 8005aac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ab0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ab4:	d123      	bne.n	8005afe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ac4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005ace:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2220      	movs	r2, #32
 8005ada:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aea:	f043 0204 	orr.w	r2, r3, #4
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2200      	movs	r2, #0
 8005af6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e046      	b.n	8005b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b04:	d021      	beq.n	8005b4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b06:	f7fe f96d 	bl	8003de4 <HAL_GetTick>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	1ad3      	subs	r3, r2, r3
 8005b10:	687a      	ldr	r2, [r7, #4]
 8005b12:	429a      	cmp	r2, r3
 8005b14:	d302      	bcc.n	8005b1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d116      	bne.n	8005b4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2220      	movs	r2, #32
 8005b26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b36:	f043 0220 	orr.w	r2, r3, #32
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2200      	movs	r2, #0
 8005b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b46:	2301      	movs	r3, #1
 8005b48:	e020      	b.n	8005b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	0c1b      	lsrs	r3, r3, #16
 8005b4e:	b2db      	uxtb	r3, r3
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	d10c      	bne.n	8005b6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	695b      	ldr	r3, [r3, #20]
 8005b5a:	43da      	mvns	r2, r3
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	4013      	ands	r3, r2
 8005b60:	b29b      	uxth	r3, r3
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	bf14      	ite	ne
 8005b66:	2301      	movne	r3, #1
 8005b68:	2300      	moveq	r3, #0
 8005b6a:	b2db      	uxtb	r3, r3
 8005b6c:	e00b      	b.n	8005b86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	699b      	ldr	r3, [r3, #24]
 8005b74:	43da      	mvns	r2, r3
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	4013      	ands	r3, r2
 8005b7a:	b29b      	uxth	r3, r3
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	bf14      	ite	ne
 8005b80:	2301      	movne	r3, #1
 8005b82:	2300      	moveq	r3, #0
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d18d      	bne.n	8005aa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005b8a:	2300      	movs	r3, #0
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	3710      	adds	r7, #16
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}

08005b94 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b084      	sub	sp, #16
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	60f8      	str	r0, [r7, #12]
 8005b9c:	60b9      	str	r1, [r7, #8]
 8005b9e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ba0:	e02d      	b.n	8005bfe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005ba2:	68f8      	ldr	r0, [r7, #12]
 8005ba4:	f000 f878 	bl	8005c98 <I2C_IsAcknowledgeFailed>
 8005ba8:	4603      	mov	r3, r0
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d001      	beq.n	8005bb2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	e02d      	b.n	8005c0e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bb8:	d021      	beq.n	8005bfe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bba:	f7fe f913 	bl	8003de4 <HAL_GetTick>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	1ad3      	subs	r3, r2, r3
 8005bc4:	68ba      	ldr	r2, [r7, #8]
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	d302      	bcc.n	8005bd0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d116      	bne.n	8005bfe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2220      	movs	r2, #32
 8005bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	2200      	movs	r2, #0
 8005be2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bea:	f043 0220 	orr.w	r2, r3, #32
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e007      	b.n	8005c0e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	695b      	ldr	r3, [r3, #20]
 8005c04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c08:	2b80      	cmp	r3, #128	; 0x80
 8005c0a:	d1ca      	bne.n	8005ba2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005c0c:	2300      	movs	r3, #0
}
 8005c0e:	4618      	mov	r0, r3
 8005c10:	3710      	adds	r7, #16
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}

08005c16 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c16:	b580      	push	{r7, lr}
 8005c18:	b084      	sub	sp, #16
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	60f8      	str	r0, [r7, #12]
 8005c1e:	60b9      	str	r1, [r7, #8]
 8005c20:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005c22:	e02d      	b.n	8005c80 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005c24:	68f8      	ldr	r0, [r7, #12]
 8005c26:	f000 f837 	bl	8005c98 <I2C_IsAcknowledgeFailed>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d001      	beq.n	8005c34 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005c30:	2301      	movs	r3, #1
 8005c32:	e02d      	b.n	8005c90 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c3a:	d021      	beq.n	8005c80 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c3c:	f7fe f8d2 	bl	8003de4 <HAL_GetTick>
 8005c40:	4602      	mov	r2, r0
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	68ba      	ldr	r2, [r7, #8]
 8005c48:	429a      	cmp	r2, r3
 8005c4a:	d302      	bcc.n	8005c52 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d116      	bne.n	8005c80 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2200      	movs	r2, #0
 8005c56:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2220      	movs	r2, #32
 8005c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2200      	movs	r2, #0
 8005c64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c6c:	f043 0220 	orr.w	r2, r3, #32
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2200      	movs	r2, #0
 8005c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	e007      	b.n	8005c90 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	695b      	ldr	r3, [r3, #20]
 8005c86:	f003 0304 	and.w	r3, r3, #4
 8005c8a:	2b04      	cmp	r3, #4
 8005c8c:	d1ca      	bne.n	8005c24 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005c8e:	2300      	movs	r3, #0
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	3710      	adds	r7, #16
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bd80      	pop	{r7, pc}

08005c98 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b083      	sub	sp, #12
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	695b      	ldr	r3, [r3, #20]
 8005ca6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005caa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cae:	d11b      	bne.n	8005ce8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005cb8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2220      	movs	r2, #32
 8005cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cd4:	f043 0204 	orr.w	r2, r3, #4
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2200      	movs	r2, #0
 8005ce0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e000      	b.n	8005cea <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005ce8:	2300      	movs	r3, #0
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	370c      	adds	r7, #12
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf4:	4770      	bx	lr

08005cf6 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8005cf6:	b580      	push	{r7, lr}
 8005cf8:	b084      	sub	sp, #16
 8005cfa:	af00      	add	r7, sp, #0
 8005cfc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d101      	bne.n	8005d08 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8005d04:	2301      	movs	r3, #1
 8005d06:	e034      	b.n	8005d72 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8005d10:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f245 5255 	movw	r2, #21845	; 0x5555
 8005d1a:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	687a      	ldr	r2, [r7, #4]
 8005d22:	6852      	ldr	r2, [r2, #4]
 8005d24:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	687a      	ldr	r2, [r7, #4]
 8005d2c:	6892      	ldr	r2, [r2, #8]
 8005d2e:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8005d30:	f7fe f858 	bl	8003de4 <HAL_GetTick>
 8005d34:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005d36:	e00f      	b.n	8005d58 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8005d38:	f7fe f854 	bl	8003de4 <HAL_GetTick>
 8005d3c:	4602      	mov	r2, r0
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	1ad3      	subs	r3, r2, r3
 8005d42:	2b31      	cmp	r3, #49	; 0x31
 8005d44:	d908      	bls.n	8005d58 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	68db      	ldr	r3, [r3, #12]
 8005d4c:	f003 0303 	and.w	r3, r3, #3
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d001      	beq.n	8005d58 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8005d54:	2303      	movs	r3, #3
 8005d56:	e00c      	b.n	8005d72 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	68db      	ldr	r3, [r3, #12]
 8005d5e:	f003 0303 	and.w	r3, r3, #3
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d1e8      	bne.n	8005d38 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005d6e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005d70:	2300      	movs	r3, #0
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	3710      	adds	r7, #16
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}

08005d7a <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8005d7a:	b480      	push	{r7}
 8005d7c:	b083      	sub	sp, #12
 8005d7e:	af00      	add	r7, sp, #0
 8005d80:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005d8a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005d8c:	2300      	movs	r3, #0
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	370c      	adds	r7, #12
 8005d92:	46bd      	mov	sp, r7
 8005d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d98:	4770      	bx	lr
	...

08005d9c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b086      	sub	sp, #24
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d101      	bne.n	8005dae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	e267      	b.n	800627e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 0301 	and.w	r3, r3, #1
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d075      	beq.n	8005ea6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005dba:	4b88      	ldr	r3, [pc, #544]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005dbc:	689b      	ldr	r3, [r3, #8]
 8005dbe:	f003 030c 	and.w	r3, r3, #12
 8005dc2:	2b04      	cmp	r3, #4
 8005dc4:	d00c      	beq.n	8005de0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005dc6:	4b85      	ldr	r3, [pc, #532]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005dce:	2b08      	cmp	r3, #8
 8005dd0:	d112      	bne.n	8005df8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005dd2:	4b82      	ldr	r3, [pc, #520]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005dda:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005dde:	d10b      	bne.n	8005df8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005de0:	4b7e      	ldr	r3, [pc, #504]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d05b      	beq.n	8005ea4 <HAL_RCC_OscConfig+0x108>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d157      	bne.n	8005ea4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005df4:	2301      	movs	r3, #1
 8005df6:	e242      	b.n	800627e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e00:	d106      	bne.n	8005e10 <HAL_RCC_OscConfig+0x74>
 8005e02:	4b76      	ldr	r3, [pc, #472]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a75      	ldr	r2, [pc, #468]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005e08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e0c:	6013      	str	r3, [r2, #0]
 8005e0e:	e01d      	b.n	8005e4c <HAL_RCC_OscConfig+0xb0>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005e18:	d10c      	bne.n	8005e34 <HAL_RCC_OscConfig+0x98>
 8005e1a:	4b70      	ldr	r3, [pc, #448]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a6f      	ldr	r2, [pc, #444]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005e20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005e24:	6013      	str	r3, [r2, #0]
 8005e26:	4b6d      	ldr	r3, [pc, #436]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4a6c      	ldr	r2, [pc, #432]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005e2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005e30:	6013      	str	r3, [r2, #0]
 8005e32:	e00b      	b.n	8005e4c <HAL_RCC_OscConfig+0xb0>
 8005e34:	4b69      	ldr	r3, [pc, #420]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a68      	ldr	r2, [pc, #416]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005e3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e3e:	6013      	str	r3, [r2, #0]
 8005e40:	4b66      	ldr	r3, [pc, #408]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a65      	ldr	r2, [pc, #404]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005e46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d013      	beq.n	8005e7c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e54:	f7fd ffc6 	bl	8003de4 <HAL_GetTick>
 8005e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e5a:	e008      	b.n	8005e6e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e5c:	f7fd ffc2 	bl	8003de4 <HAL_GetTick>
 8005e60:	4602      	mov	r2, r0
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	1ad3      	subs	r3, r2, r3
 8005e66:	2b64      	cmp	r3, #100	; 0x64
 8005e68:	d901      	bls.n	8005e6e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005e6a:	2303      	movs	r3, #3
 8005e6c:	e207      	b.n	800627e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e6e:	4b5b      	ldr	r3, [pc, #364]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d0f0      	beq.n	8005e5c <HAL_RCC_OscConfig+0xc0>
 8005e7a:	e014      	b.n	8005ea6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e7c:	f7fd ffb2 	bl	8003de4 <HAL_GetTick>
 8005e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e82:	e008      	b.n	8005e96 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e84:	f7fd ffae 	bl	8003de4 <HAL_GetTick>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	1ad3      	subs	r3, r2, r3
 8005e8e:	2b64      	cmp	r3, #100	; 0x64
 8005e90:	d901      	bls.n	8005e96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005e92:	2303      	movs	r3, #3
 8005e94:	e1f3      	b.n	800627e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e96:	4b51      	ldr	r3, [pc, #324]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d1f0      	bne.n	8005e84 <HAL_RCC_OscConfig+0xe8>
 8005ea2:	e000      	b.n	8005ea6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ea4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f003 0302 	and.w	r3, r3, #2
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d063      	beq.n	8005f7a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005eb2:	4b4a      	ldr	r3, [pc, #296]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005eb4:	689b      	ldr	r3, [r3, #8]
 8005eb6:	f003 030c 	and.w	r3, r3, #12
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d00b      	beq.n	8005ed6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ebe:	4b47      	ldr	r3, [pc, #284]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005ec6:	2b08      	cmp	r3, #8
 8005ec8:	d11c      	bne.n	8005f04 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005eca:	4b44      	ldr	r3, [pc, #272]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d116      	bne.n	8005f04 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ed6:	4b41      	ldr	r3, [pc, #260]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f003 0302 	and.w	r3, r3, #2
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d005      	beq.n	8005eee <HAL_RCC_OscConfig+0x152>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	68db      	ldr	r3, [r3, #12]
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d001      	beq.n	8005eee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	e1c7      	b.n	800627e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005eee:	4b3b      	ldr	r3, [pc, #236]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	691b      	ldr	r3, [r3, #16]
 8005efa:	00db      	lsls	r3, r3, #3
 8005efc:	4937      	ldr	r1, [pc, #220]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005efe:	4313      	orrs	r3, r2
 8005f00:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f02:	e03a      	b.n	8005f7a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	68db      	ldr	r3, [r3, #12]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d020      	beq.n	8005f4e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f0c:	4b34      	ldr	r3, [pc, #208]	; (8005fe0 <HAL_RCC_OscConfig+0x244>)
 8005f0e:	2201      	movs	r2, #1
 8005f10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f12:	f7fd ff67 	bl	8003de4 <HAL_GetTick>
 8005f16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f18:	e008      	b.n	8005f2c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f1a:	f7fd ff63 	bl	8003de4 <HAL_GetTick>
 8005f1e:	4602      	mov	r2, r0
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	1ad3      	subs	r3, r2, r3
 8005f24:	2b02      	cmp	r3, #2
 8005f26:	d901      	bls.n	8005f2c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005f28:	2303      	movs	r3, #3
 8005f2a:	e1a8      	b.n	800627e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f2c:	4b2b      	ldr	r3, [pc, #172]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f003 0302 	and.w	r3, r3, #2
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d0f0      	beq.n	8005f1a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f38:	4b28      	ldr	r3, [pc, #160]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	691b      	ldr	r3, [r3, #16]
 8005f44:	00db      	lsls	r3, r3, #3
 8005f46:	4925      	ldr	r1, [pc, #148]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	600b      	str	r3, [r1, #0]
 8005f4c:	e015      	b.n	8005f7a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f4e:	4b24      	ldr	r3, [pc, #144]	; (8005fe0 <HAL_RCC_OscConfig+0x244>)
 8005f50:	2200      	movs	r2, #0
 8005f52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f54:	f7fd ff46 	bl	8003de4 <HAL_GetTick>
 8005f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f5a:	e008      	b.n	8005f6e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f5c:	f7fd ff42 	bl	8003de4 <HAL_GetTick>
 8005f60:	4602      	mov	r2, r0
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	1ad3      	subs	r3, r2, r3
 8005f66:	2b02      	cmp	r3, #2
 8005f68:	d901      	bls.n	8005f6e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005f6a:	2303      	movs	r3, #3
 8005f6c:	e187      	b.n	800627e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f6e:	4b1b      	ldr	r3, [pc, #108]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f003 0302 	and.w	r3, r3, #2
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d1f0      	bne.n	8005f5c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f003 0308 	and.w	r3, r3, #8
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d036      	beq.n	8005ff4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	695b      	ldr	r3, [r3, #20]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d016      	beq.n	8005fbc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f8e:	4b15      	ldr	r3, [pc, #84]	; (8005fe4 <HAL_RCC_OscConfig+0x248>)
 8005f90:	2201      	movs	r2, #1
 8005f92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f94:	f7fd ff26 	bl	8003de4 <HAL_GetTick>
 8005f98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f9a:	e008      	b.n	8005fae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f9c:	f7fd ff22 	bl	8003de4 <HAL_GetTick>
 8005fa0:	4602      	mov	r2, r0
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	1ad3      	subs	r3, r2, r3
 8005fa6:	2b02      	cmp	r3, #2
 8005fa8:	d901      	bls.n	8005fae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005faa:	2303      	movs	r3, #3
 8005fac:	e167      	b.n	800627e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fae:	4b0b      	ldr	r3, [pc, #44]	; (8005fdc <HAL_RCC_OscConfig+0x240>)
 8005fb0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005fb2:	f003 0302 	and.w	r3, r3, #2
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d0f0      	beq.n	8005f9c <HAL_RCC_OscConfig+0x200>
 8005fba:	e01b      	b.n	8005ff4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005fbc:	4b09      	ldr	r3, [pc, #36]	; (8005fe4 <HAL_RCC_OscConfig+0x248>)
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005fc2:	f7fd ff0f 	bl	8003de4 <HAL_GetTick>
 8005fc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fc8:	e00e      	b.n	8005fe8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005fca:	f7fd ff0b 	bl	8003de4 <HAL_GetTick>
 8005fce:	4602      	mov	r2, r0
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	1ad3      	subs	r3, r2, r3
 8005fd4:	2b02      	cmp	r3, #2
 8005fd6:	d907      	bls.n	8005fe8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005fd8:	2303      	movs	r3, #3
 8005fda:	e150      	b.n	800627e <HAL_RCC_OscConfig+0x4e2>
 8005fdc:	40023800 	.word	0x40023800
 8005fe0:	42470000 	.word	0x42470000
 8005fe4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fe8:	4b88      	ldr	r3, [pc, #544]	; (800620c <HAL_RCC_OscConfig+0x470>)
 8005fea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005fec:	f003 0302 	and.w	r3, r3, #2
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d1ea      	bne.n	8005fca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f003 0304 	and.w	r3, r3, #4
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	f000 8097 	beq.w	8006130 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006002:	2300      	movs	r3, #0
 8006004:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006006:	4b81      	ldr	r3, [pc, #516]	; (800620c <HAL_RCC_OscConfig+0x470>)
 8006008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800600a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800600e:	2b00      	cmp	r3, #0
 8006010:	d10f      	bne.n	8006032 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006012:	2300      	movs	r3, #0
 8006014:	60bb      	str	r3, [r7, #8]
 8006016:	4b7d      	ldr	r3, [pc, #500]	; (800620c <HAL_RCC_OscConfig+0x470>)
 8006018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800601a:	4a7c      	ldr	r2, [pc, #496]	; (800620c <HAL_RCC_OscConfig+0x470>)
 800601c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006020:	6413      	str	r3, [r2, #64]	; 0x40
 8006022:	4b7a      	ldr	r3, [pc, #488]	; (800620c <HAL_RCC_OscConfig+0x470>)
 8006024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006026:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800602a:	60bb      	str	r3, [r7, #8]
 800602c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800602e:	2301      	movs	r3, #1
 8006030:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006032:	4b77      	ldr	r3, [pc, #476]	; (8006210 <HAL_RCC_OscConfig+0x474>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800603a:	2b00      	cmp	r3, #0
 800603c:	d118      	bne.n	8006070 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800603e:	4b74      	ldr	r3, [pc, #464]	; (8006210 <HAL_RCC_OscConfig+0x474>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a73      	ldr	r2, [pc, #460]	; (8006210 <HAL_RCC_OscConfig+0x474>)
 8006044:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006048:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800604a:	f7fd fecb 	bl	8003de4 <HAL_GetTick>
 800604e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006050:	e008      	b.n	8006064 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006052:	f7fd fec7 	bl	8003de4 <HAL_GetTick>
 8006056:	4602      	mov	r2, r0
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	1ad3      	subs	r3, r2, r3
 800605c:	2b02      	cmp	r3, #2
 800605e:	d901      	bls.n	8006064 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006060:	2303      	movs	r3, #3
 8006062:	e10c      	b.n	800627e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006064:	4b6a      	ldr	r3, [pc, #424]	; (8006210 <HAL_RCC_OscConfig+0x474>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800606c:	2b00      	cmp	r3, #0
 800606e:	d0f0      	beq.n	8006052 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	689b      	ldr	r3, [r3, #8]
 8006074:	2b01      	cmp	r3, #1
 8006076:	d106      	bne.n	8006086 <HAL_RCC_OscConfig+0x2ea>
 8006078:	4b64      	ldr	r3, [pc, #400]	; (800620c <HAL_RCC_OscConfig+0x470>)
 800607a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800607c:	4a63      	ldr	r2, [pc, #396]	; (800620c <HAL_RCC_OscConfig+0x470>)
 800607e:	f043 0301 	orr.w	r3, r3, #1
 8006082:	6713      	str	r3, [r2, #112]	; 0x70
 8006084:	e01c      	b.n	80060c0 <HAL_RCC_OscConfig+0x324>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	2b05      	cmp	r3, #5
 800608c:	d10c      	bne.n	80060a8 <HAL_RCC_OscConfig+0x30c>
 800608e:	4b5f      	ldr	r3, [pc, #380]	; (800620c <HAL_RCC_OscConfig+0x470>)
 8006090:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006092:	4a5e      	ldr	r2, [pc, #376]	; (800620c <HAL_RCC_OscConfig+0x470>)
 8006094:	f043 0304 	orr.w	r3, r3, #4
 8006098:	6713      	str	r3, [r2, #112]	; 0x70
 800609a:	4b5c      	ldr	r3, [pc, #368]	; (800620c <HAL_RCC_OscConfig+0x470>)
 800609c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800609e:	4a5b      	ldr	r2, [pc, #364]	; (800620c <HAL_RCC_OscConfig+0x470>)
 80060a0:	f043 0301 	orr.w	r3, r3, #1
 80060a4:	6713      	str	r3, [r2, #112]	; 0x70
 80060a6:	e00b      	b.n	80060c0 <HAL_RCC_OscConfig+0x324>
 80060a8:	4b58      	ldr	r3, [pc, #352]	; (800620c <HAL_RCC_OscConfig+0x470>)
 80060aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060ac:	4a57      	ldr	r2, [pc, #348]	; (800620c <HAL_RCC_OscConfig+0x470>)
 80060ae:	f023 0301 	bic.w	r3, r3, #1
 80060b2:	6713      	str	r3, [r2, #112]	; 0x70
 80060b4:	4b55      	ldr	r3, [pc, #340]	; (800620c <HAL_RCC_OscConfig+0x470>)
 80060b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060b8:	4a54      	ldr	r2, [pc, #336]	; (800620c <HAL_RCC_OscConfig+0x470>)
 80060ba:	f023 0304 	bic.w	r3, r3, #4
 80060be:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d015      	beq.n	80060f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060c8:	f7fd fe8c 	bl	8003de4 <HAL_GetTick>
 80060cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060ce:	e00a      	b.n	80060e6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060d0:	f7fd fe88 	bl	8003de4 <HAL_GetTick>
 80060d4:	4602      	mov	r2, r0
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	1ad3      	subs	r3, r2, r3
 80060da:	f241 3288 	movw	r2, #5000	; 0x1388
 80060de:	4293      	cmp	r3, r2
 80060e0:	d901      	bls.n	80060e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80060e2:	2303      	movs	r3, #3
 80060e4:	e0cb      	b.n	800627e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060e6:	4b49      	ldr	r3, [pc, #292]	; (800620c <HAL_RCC_OscConfig+0x470>)
 80060e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060ea:	f003 0302 	and.w	r3, r3, #2
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d0ee      	beq.n	80060d0 <HAL_RCC_OscConfig+0x334>
 80060f2:	e014      	b.n	800611e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060f4:	f7fd fe76 	bl	8003de4 <HAL_GetTick>
 80060f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060fa:	e00a      	b.n	8006112 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060fc:	f7fd fe72 	bl	8003de4 <HAL_GetTick>
 8006100:	4602      	mov	r2, r0
 8006102:	693b      	ldr	r3, [r7, #16]
 8006104:	1ad3      	subs	r3, r2, r3
 8006106:	f241 3288 	movw	r2, #5000	; 0x1388
 800610a:	4293      	cmp	r3, r2
 800610c:	d901      	bls.n	8006112 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800610e:	2303      	movs	r3, #3
 8006110:	e0b5      	b.n	800627e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006112:	4b3e      	ldr	r3, [pc, #248]	; (800620c <HAL_RCC_OscConfig+0x470>)
 8006114:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006116:	f003 0302 	and.w	r3, r3, #2
 800611a:	2b00      	cmp	r3, #0
 800611c:	d1ee      	bne.n	80060fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800611e:	7dfb      	ldrb	r3, [r7, #23]
 8006120:	2b01      	cmp	r3, #1
 8006122:	d105      	bne.n	8006130 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006124:	4b39      	ldr	r3, [pc, #228]	; (800620c <HAL_RCC_OscConfig+0x470>)
 8006126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006128:	4a38      	ldr	r2, [pc, #224]	; (800620c <HAL_RCC_OscConfig+0x470>)
 800612a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800612e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	699b      	ldr	r3, [r3, #24]
 8006134:	2b00      	cmp	r3, #0
 8006136:	f000 80a1 	beq.w	800627c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800613a:	4b34      	ldr	r3, [pc, #208]	; (800620c <HAL_RCC_OscConfig+0x470>)
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	f003 030c 	and.w	r3, r3, #12
 8006142:	2b08      	cmp	r3, #8
 8006144:	d05c      	beq.n	8006200 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	699b      	ldr	r3, [r3, #24]
 800614a:	2b02      	cmp	r3, #2
 800614c:	d141      	bne.n	80061d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800614e:	4b31      	ldr	r3, [pc, #196]	; (8006214 <HAL_RCC_OscConfig+0x478>)
 8006150:	2200      	movs	r2, #0
 8006152:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006154:	f7fd fe46 	bl	8003de4 <HAL_GetTick>
 8006158:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800615a:	e008      	b.n	800616e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800615c:	f7fd fe42 	bl	8003de4 <HAL_GetTick>
 8006160:	4602      	mov	r2, r0
 8006162:	693b      	ldr	r3, [r7, #16]
 8006164:	1ad3      	subs	r3, r2, r3
 8006166:	2b02      	cmp	r3, #2
 8006168:	d901      	bls.n	800616e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800616a:	2303      	movs	r3, #3
 800616c:	e087      	b.n	800627e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800616e:	4b27      	ldr	r3, [pc, #156]	; (800620c <HAL_RCC_OscConfig+0x470>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006176:	2b00      	cmp	r3, #0
 8006178:	d1f0      	bne.n	800615c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	69da      	ldr	r2, [r3, #28]
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6a1b      	ldr	r3, [r3, #32]
 8006182:	431a      	orrs	r2, r3
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006188:	019b      	lsls	r3, r3, #6
 800618a:	431a      	orrs	r2, r3
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006190:	085b      	lsrs	r3, r3, #1
 8006192:	3b01      	subs	r3, #1
 8006194:	041b      	lsls	r3, r3, #16
 8006196:	431a      	orrs	r2, r3
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800619c:	061b      	lsls	r3, r3, #24
 800619e:	491b      	ldr	r1, [pc, #108]	; (800620c <HAL_RCC_OscConfig+0x470>)
 80061a0:	4313      	orrs	r3, r2
 80061a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061a4:	4b1b      	ldr	r3, [pc, #108]	; (8006214 <HAL_RCC_OscConfig+0x478>)
 80061a6:	2201      	movs	r2, #1
 80061a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061aa:	f7fd fe1b 	bl	8003de4 <HAL_GetTick>
 80061ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061b0:	e008      	b.n	80061c4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061b2:	f7fd fe17 	bl	8003de4 <HAL_GetTick>
 80061b6:	4602      	mov	r2, r0
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	1ad3      	subs	r3, r2, r3
 80061bc:	2b02      	cmp	r3, #2
 80061be:	d901      	bls.n	80061c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80061c0:	2303      	movs	r3, #3
 80061c2:	e05c      	b.n	800627e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061c4:	4b11      	ldr	r3, [pc, #68]	; (800620c <HAL_RCC_OscConfig+0x470>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d0f0      	beq.n	80061b2 <HAL_RCC_OscConfig+0x416>
 80061d0:	e054      	b.n	800627c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061d2:	4b10      	ldr	r3, [pc, #64]	; (8006214 <HAL_RCC_OscConfig+0x478>)
 80061d4:	2200      	movs	r2, #0
 80061d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061d8:	f7fd fe04 	bl	8003de4 <HAL_GetTick>
 80061dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061de:	e008      	b.n	80061f2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061e0:	f7fd fe00 	bl	8003de4 <HAL_GetTick>
 80061e4:	4602      	mov	r2, r0
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	1ad3      	subs	r3, r2, r3
 80061ea:	2b02      	cmp	r3, #2
 80061ec:	d901      	bls.n	80061f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80061ee:	2303      	movs	r3, #3
 80061f0:	e045      	b.n	800627e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061f2:	4b06      	ldr	r3, [pc, #24]	; (800620c <HAL_RCC_OscConfig+0x470>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d1f0      	bne.n	80061e0 <HAL_RCC_OscConfig+0x444>
 80061fe:	e03d      	b.n	800627c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	699b      	ldr	r3, [r3, #24]
 8006204:	2b01      	cmp	r3, #1
 8006206:	d107      	bne.n	8006218 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006208:	2301      	movs	r3, #1
 800620a:	e038      	b.n	800627e <HAL_RCC_OscConfig+0x4e2>
 800620c:	40023800 	.word	0x40023800
 8006210:	40007000 	.word	0x40007000
 8006214:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006218:	4b1b      	ldr	r3, [pc, #108]	; (8006288 <HAL_RCC_OscConfig+0x4ec>)
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	699b      	ldr	r3, [r3, #24]
 8006222:	2b01      	cmp	r3, #1
 8006224:	d028      	beq.n	8006278 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006230:	429a      	cmp	r2, r3
 8006232:	d121      	bne.n	8006278 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800623e:	429a      	cmp	r2, r3
 8006240:	d11a      	bne.n	8006278 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006242:	68fa      	ldr	r2, [r7, #12]
 8006244:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006248:	4013      	ands	r3, r2
 800624a:	687a      	ldr	r2, [r7, #4]
 800624c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800624e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006250:	4293      	cmp	r3, r2
 8006252:	d111      	bne.n	8006278 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800625e:	085b      	lsrs	r3, r3, #1
 8006260:	3b01      	subs	r3, #1
 8006262:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006264:	429a      	cmp	r2, r3
 8006266:	d107      	bne.n	8006278 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006272:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006274:	429a      	cmp	r2, r3
 8006276:	d001      	beq.n	800627c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	e000      	b.n	800627e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800627c:	2300      	movs	r3, #0
}
 800627e:	4618      	mov	r0, r3
 8006280:	3718      	adds	r7, #24
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
 8006286:	bf00      	nop
 8006288:	40023800 	.word	0x40023800

0800628c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b084      	sub	sp, #16
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
 8006294:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d101      	bne.n	80062a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800629c:	2301      	movs	r3, #1
 800629e:	e0cc      	b.n	800643a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80062a0:	4b68      	ldr	r3, [pc, #416]	; (8006444 <HAL_RCC_ClockConfig+0x1b8>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f003 0307 	and.w	r3, r3, #7
 80062a8:	683a      	ldr	r2, [r7, #0]
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d90c      	bls.n	80062c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062ae:	4b65      	ldr	r3, [pc, #404]	; (8006444 <HAL_RCC_ClockConfig+0x1b8>)
 80062b0:	683a      	ldr	r2, [r7, #0]
 80062b2:	b2d2      	uxtb	r2, r2
 80062b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062b6:	4b63      	ldr	r3, [pc, #396]	; (8006444 <HAL_RCC_ClockConfig+0x1b8>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f003 0307 	and.w	r3, r3, #7
 80062be:	683a      	ldr	r2, [r7, #0]
 80062c0:	429a      	cmp	r2, r3
 80062c2:	d001      	beq.n	80062c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	e0b8      	b.n	800643a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f003 0302 	and.w	r3, r3, #2
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d020      	beq.n	8006316 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f003 0304 	and.w	r3, r3, #4
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d005      	beq.n	80062ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80062e0:	4b59      	ldr	r3, [pc, #356]	; (8006448 <HAL_RCC_ClockConfig+0x1bc>)
 80062e2:	689b      	ldr	r3, [r3, #8]
 80062e4:	4a58      	ldr	r2, [pc, #352]	; (8006448 <HAL_RCC_ClockConfig+0x1bc>)
 80062e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80062ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f003 0308 	and.w	r3, r3, #8
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d005      	beq.n	8006304 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80062f8:	4b53      	ldr	r3, [pc, #332]	; (8006448 <HAL_RCC_ClockConfig+0x1bc>)
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	4a52      	ldr	r2, [pc, #328]	; (8006448 <HAL_RCC_ClockConfig+0x1bc>)
 80062fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006302:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006304:	4b50      	ldr	r3, [pc, #320]	; (8006448 <HAL_RCC_ClockConfig+0x1bc>)
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	689b      	ldr	r3, [r3, #8]
 8006310:	494d      	ldr	r1, [pc, #308]	; (8006448 <HAL_RCC_ClockConfig+0x1bc>)
 8006312:	4313      	orrs	r3, r2
 8006314:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f003 0301 	and.w	r3, r3, #1
 800631e:	2b00      	cmp	r3, #0
 8006320:	d044      	beq.n	80063ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	2b01      	cmp	r3, #1
 8006328:	d107      	bne.n	800633a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800632a:	4b47      	ldr	r3, [pc, #284]	; (8006448 <HAL_RCC_ClockConfig+0x1bc>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006332:	2b00      	cmp	r3, #0
 8006334:	d119      	bne.n	800636a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006336:	2301      	movs	r3, #1
 8006338:	e07f      	b.n	800643a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	2b02      	cmp	r3, #2
 8006340:	d003      	beq.n	800634a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006346:	2b03      	cmp	r3, #3
 8006348:	d107      	bne.n	800635a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800634a:	4b3f      	ldr	r3, [pc, #252]	; (8006448 <HAL_RCC_ClockConfig+0x1bc>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006352:	2b00      	cmp	r3, #0
 8006354:	d109      	bne.n	800636a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e06f      	b.n	800643a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800635a:	4b3b      	ldr	r3, [pc, #236]	; (8006448 <HAL_RCC_ClockConfig+0x1bc>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 0302 	and.w	r3, r3, #2
 8006362:	2b00      	cmp	r3, #0
 8006364:	d101      	bne.n	800636a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006366:	2301      	movs	r3, #1
 8006368:	e067      	b.n	800643a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800636a:	4b37      	ldr	r3, [pc, #220]	; (8006448 <HAL_RCC_ClockConfig+0x1bc>)
 800636c:	689b      	ldr	r3, [r3, #8]
 800636e:	f023 0203 	bic.w	r2, r3, #3
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	4934      	ldr	r1, [pc, #208]	; (8006448 <HAL_RCC_ClockConfig+0x1bc>)
 8006378:	4313      	orrs	r3, r2
 800637a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800637c:	f7fd fd32 	bl	8003de4 <HAL_GetTick>
 8006380:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006382:	e00a      	b.n	800639a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006384:	f7fd fd2e 	bl	8003de4 <HAL_GetTick>
 8006388:	4602      	mov	r2, r0
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	1ad3      	subs	r3, r2, r3
 800638e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006392:	4293      	cmp	r3, r2
 8006394:	d901      	bls.n	800639a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006396:	2303      	movs	r3, #3
 8006398:	e04f      	b.n	800643a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800639a:	4b2b      	ldr	r3, [pc, #172]	; (8006448 <HAL_RCC_ClockConfig+0x1bc>)
 800639c:	689b      	ldr	r3, [r3, #8]
 800639e:	f003 020c 	and.w	r2, r3, #12
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	009b      	lsls	r3, r3, #2
 80063a8:	429a      	cmp	r2, r3
 80063aa:	d1eb      	bne.n	8006384 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80063ac:	4b25      	ldr	r3, [pc, #148]	; (8006444 <HAL_RCC_ClockConfig+0x1b8>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f003 0307 	and.w	r3, r3, #7
 80063b4:	683a      	ldr	r2, [r7, #0]
 80063b6:	429a      	cmp	r2, r3
 80063b8:	d20c      	bcs.n	80063d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063ba:	4b22      	ldr	r3, [pc, #136]	; (8006444 <HAL_RCC_ClockConfig+0x1b8>)
 80063bc:	683a      	ldr	r2, [r7, #0]
 80063be:	b2d2      	uxtb	r2, r2
 80063c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063c2:	4b20      	ldr	r3, [pc, #128]	; (8006444 <HAL_RCC_ClockConfig+0x1b8>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 0307 	and.w	r3, r3, #7
 80063ca:	683a      	ldr	r2, [r7, #0]
 80063cc:	429a      	cmp	r2, r3
 80063ce:	d001      	beq.n	80063d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	e032      	b.n	800643a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f003 0304 	and.w	r3, r3, #4
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d008      	beq.n	80063f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80063e0:	4b19      	ldr	r3, [pc, #100]	; (8006448 <HAL_RCC_ClockConfig+0x1bc>)
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	68db      	ldr	r3, [r3, #12]
 80063ec:	4916      	ldr	r1, [pc, #88]	; (8006448 <HAL_RCC_ClockConfig+0x1bc>)
 80063ee:	4313      	orrs	r3, r2
 80063f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f003 0308 	and.w	r3, r3, #8
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d009      	beq.n	8006412 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80063fe:	4b12      	ldr	r3, [pc, #72]	; (8006448 <HAL_RCC_ClockConfig+0x1bc>)
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	691b      	ldr	r3, [r3, #16]
 800640a:	00db      	lsls	r3, r3, #3
 800640c:	490e      	ldr	r1, [pc, #56]	; (8006448 <HAL_RCC_ClockConfig+0x1bc>)
 800640e:	4313      	orrs	r3, r2
 8006410:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006412:	f000 f821 	bl	8006458 <HAL_RCC_GetSysClockFreq>
 8006416:	4602      	mov	r2, r0
 8006418:	4b0b      	ldr	r3, [pc, #44]	; (8006448 <HAL_RCC_ClockConfig+0x1bc>)
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	091b      	lsrs	r3, r3, #4
 800641e:	f003 030f 	and.w	r3, r3, #15
 8006422:	490a      	ldr	r1, [pc, #40]	; (800644c <HAL_RCC_ClockConfig+0x1c0>)
 8006424:	5ccb      	ldrb	r3, [r1, r3]
 8006426:	fa22 f303 	lsr.w	r3, r2, r3
 800642a:	4a09      	ldr	r2, [pc, #36]	; (8006450 <HAL_RCC_ClockConfig+0x1c4>)
 800642c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800642e:	4b09      	ldr	r3, [pc, #36]	; (8006454 <HAL_RCC_ClockConfig+0x1c8>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4618      	mov	r0, r3
 8006434:	f7fd fc92 	bl	8003d5c <HAL_InitTick>

  return HAL_OK;
 8006438:	2300      	movs	r3, #0
}
 800643a:	4618      	mov	r0, r3
 800643c:	3710      	adds	r7, #16
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}
 8006442:	bf00      	nop
 8006444:	40023c00 	.word	0x40023c00
 8006448:	40023800 	.word	0x40023800
 800644c:	0800db94 	.word	0x0800db94
 8006450:	20000010 	.word	0x20000010
 8006454:	20000014 	.word	0x20000014

08006458 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006458:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800645c:	b090      	sub	sp, #64	; 0x40
 800645e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006460:	2300      	movs	r3, #0
 8006462:	637b      	str	r3, [r7, #52]	; 0x34
 8006464:	2300      	movs	r3, #0
 8006466:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006468:	2300      	movs	r3, #0
 800646a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800646c:	2300      	movs	r3, #0
 800646e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006470:	4b59      	ldr	r3, [pc, #356]	; (80065d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	f003 030c 	and.w	r3, r3, #12
 8006478:	2b08      	cmp	r3, #8
 800647a:	d00d      	beq.n	8006498 <HAL_RCC_GetSysClockFreq+0x40>
 800647c:	2b08      	cmp	r3, #8
 800647e:	f200 80a1 	bhi.w	80065c4 <HAL_RCC_GetSysClockFreq+0x16c>
 8006482:	2b00      	cmp	r3, #0
 8006484:	d002      	beq.n	800648c <HAL_RCC_GetSysClockFreq+0x34>
 8006486:	2b04      	cmp	r3, #4
 8006488:	d003      	beq.n	8006492 <HAL_RCC_GetSysClockFreq+0x3a>
 800648a:	e09b      	b.n	80065c4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800648c:	4b53      	ldr	r3, [pc, #332]	; (80065dc <HAL_RCC_GetSysClockFreq+0x184>)
 800648e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8006490:	e09b      	b.n	80065ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006492:	4b53      	ldr	r3, [pc, #332]	; (80065e0 <HAL_RCC_GetSysClockFreq+0x188>)
 8006494:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006496:	e098      	b.n	80065ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006498:	4b4f      	ldr	r3, [pc, #316]	; (80065d8 <HAL_RCC_GetSysClockFreq+0x180>)
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80064a0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80064a2:	4b4d      	ldr	r3, [pc, #308]	; (80065d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80064a4:	685b      	ldr	r3, [r3, #4]
 80064a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d028      	beq.n	8006500 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064ae:	4b4a      	ldr	r3, [pc, #296]	; (80065d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	099b      	lsrs	r3, r3, #6
 80064b4:	2200      	movs	r2, #0
 80064b6:	623b      	str	r3, [r7, #32]
 80064b8:	627a      	str	r2, [r7, #36]	; 0x24
 80064ba:	6a3b      	ldr	r3, [r7, #32]
 80064bc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80064c0:	2100      	movs	r1, #0
 80064c2:	4b47      	ldr	r3, [pc, #284]	; (80065e0 <HAL_RCC_GetSysClockFreq+0x188>)
 80064c4:	fb03 f201 	mul.w	r2, r3, r1
 80064c8:	2300      	movs	r3, #0
 80064ca:	fb00 f303 	mul.w	r3, r0, r3
 80064ce:	4413      	add	r3, r2
 80064d0:	4a43      	ldr	r2, [pc, #268]	; (80065e0 <HAL_RCC_GetSysClockFreq+0x188>)
 80064d2:	fba0 1202 	umull	r1, r2, r0, r2
 80064d6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80064d8:	460a      	mov	r2, r1
 80064da:	62ba      	str	r2, [r7, #40]	; 0x28
 80064dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80064de:	4413      	add	r3, r2
 80064e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80064e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064e4:	2200      	movs	r2, #0
 80064e6:	61bb      	str	r3, [r7, #24]
 80064e8:	61fa      	str	r2, [r7, #28]
 80064ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80064ee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80064f2:	f7fa fbc9 	bl	8000c88 <__aeabi_uldivmod>
 80064f6:	4602      	mov	r2, r0
 80064f8:	460b      	mov	r3, r1
 80064fa:	4613      	mov	r3, r2
 80064fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80064fe:	e053      	b.n	80065a8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006500:	4b35      	ldr	r3, [pc, #212]	; (80065d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	099b      	lsrs	r3, r3, #6
 8006506:	2200      	movs	r2, #0
 8006508:	613b      	str	r3, [r7, #16]
 800650a:	617a      	str	r2, [r7, #20]
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006512:	f04f 0b00 	mov.w	fp, #0
 8006516:	4652      	mov	r2, sl
 8006518:	465b      	mov	r3, fp
 800651a:	f04f 0000 	mov.w	r0, #0
 800651e:	f04f 0100 	mov.w	r1, #0
 8006522:	0159      	lsls	r1, r3, #5
 8006524:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006528:	0150      	lsls	r0, r2, #5
 800652a:	4602      	mov	r2, r0
 800652c:	460b      	mov	r3, r1
 800652e:	ebb2 080a 	subs.w	r8, r2, sl
 8006532:	eb63 090b 	sbc.w	r9, r3, fp
 8006536:	f04f 0200 	mov.w	r2, #0
 800653a:	f04f 0300 	mov.w	r3, #0
 800653e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006542:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006546:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800654a:	ebb2 0408 	subs.w	r4, r2, r8
 800654e:	eb63 0509 	sbc.w	r5, r3, r9
 8006552:	f04f 0200 	mov.w	r2, #0
 8006556:	f04f 0300 	mov.w	r3, #0
 800655a:	00eb      	lsls	r3, r5, #3
 800655c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006560:	00e2      	lsls	r2, r4, #3
 8006562:	4614      	mov	r4, r2
 8006564:	461d      	mov	r5, r3
 8006566:	eb14 030a 	adds.w	r3, r4, sl
 800656a:	603b      	str	r3, [r7, #0]
 800656c:	eb45 030b 	adc.w	r3, r5, fp
 8006570:	607b      	str	r3, [r7, #4]
 8006572:	f04f 0200 	mov.w	r2, #0
 8006576:	f04f 0300 	mov.w	r3, #0
 800657a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800657e:	4629      	mov	r1, r5
 8006580:	028b      	lsls	r3, r1, #10
 8006582:	4621      	mov	r1, r4
 8006584:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006588:	4621      	mov	r1, r4
 800658a:	028a      	lsls	r2, r1, #10
 800658c:	4610      	mov	r0, r2
 800658e:	4619      	mov	r1, r3
 8006590:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006592:	2200      	movs	r2, #0
 8006594:	60bb      	str	r3, [r7, #8]
 8006596:	60fa      	str	r2, [r7, #12]
 8006598:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800659c:	f7fa fb74 	bl	8000c88 <__aeabi_uldivmod>
 80065a0:	4602      	mov	r2, r0
 80065a2:	460b      	mov	r3, r1
 80065a4:	4613      	mov	r3, r2
 80065a6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80065a8:	4b0b      	ldr	r3, [pc, #44]	; (80065d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	0c1b      	lsrs	r3, r3, #16
 80065ae:	f003 0303 	and.w	r3, r3, #3
 80065b2:	3301      	adds	r3, #1
 80065b4:	005b      	lsls	r3, r3, #1
 80065b6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80065b8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80065ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80065c0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80065c2:	e002      	b.n	80065ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80065c4:	4b05      	ldr	r3, [pc, #20]	; (80065dc <HAL_RCC_GetSysClockFreq+0x184>)
 80065c6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80065c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80065ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80065cc:	4618      	mov	r0, r3
 80065ce:	3740      	adds	r7, #64	; 0x40
 80065d0:	46bd      	mov	sp, r7
 80065d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80065d6:	bf00      	nop
 80065d8:	40023800 	.word	0x40023800
 80065dc:	00f42400 	.word	0x00f42400
 80065e0:	017d7840 	.word	0x017d7840

080065e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065e4:	b480      	push	{r7}
 80065e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80065e8:	4b03      	ldr	r3, [pc, #12]	; (80065f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80065ea:	681b      	ldr	r3, [r3, #0]
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	46bd      	mov	sp, r7
 80065f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f4:	4770      	bx	lr
 80065f6:	bf00      	nop
 80065f8:	20000010 	.word	0x20000010

080065fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006600:	f7ff fff0 	bl	80065e4 <HAL_RCC_GetHCLKFreq>
 8006604:	4602      	mov	r2, r0
 8006606:	4b05      	ldr	r3, [pc, #20]	; (800661c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006608:	689b      	ldr	r3, [r3, #8]
 800660a:	0a9b      	lsrs	r3, r3, #10
 800660c:	f003 0307 	and.w	r3, r3, #7
 8006610:	4903      	ldr	r1, [pc, #12]	; (8006620 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006612:	5ccb      	ldrb	r3, [r1, r3]
 8006614:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006618:	4618      	mov	r0, r3
 800661a:	bd80      	pop	{r7, pc}
 800661c:	40023800 	.word	0x40023800
 8006620:	0800dba4 	.word	0x0800dba4

08006624 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006628:	f7ff ffdc 	bl	80065e4 <HAL_RCC_GetHCLKFreq>
 800662c:	4602      	mov	r2, r0
 800662e:	4b05      	ldr	r3, [pc, #20]	; (8006644 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	0b5b      	lsrs	r3, r3, #13
 8006634:	f003 0307 	and.w	r3, r3, #7
 8006638:	4903      	ldr	r1, [pc, #12]	; (8006648 <HAL_RCC_GetPCLK2Freq+0x24>)
 800663a:	5ccb      	ldrb	r3, [r1, r3]
 800663c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006640:	4618      	mov	r0, r3
 8006642:	bd80      	pop	{r7, pc}
 8006644:	40023800 	.word	0x40023800
 8006648:	0800dba4 	.word	0x0800dba4

0800664c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b082      	sub	sp, #8
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d101      	bne.n	800665e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800665a:	2301      	movs	r3, #1
 800665c:	e07b      	b.n	8006756 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006662:	2b00      	cmp	r3, #0
 8006664:	d108      	bne.n	8006678 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800666e:	d009      	beq.n	8006684 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2200      	movs	r2, #0
 8006674:	61da      	str	r2, [r3, #28]
 8006676:	e005      	b.n	8006684 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2200      	movs	r2, #0
 800667c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2200      	movs	r2, #0
 8006682:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006690:	b2db      	uxtb	r3, r3
 8006692:	2b00      	cmp	r3, #0
 8006694:	d106      	bne.n	80066a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2200      	movs	r2, #0
 800669a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f7fc fcae 	bl	8003000 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2202      	movs	r2, #2
 80066a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066ba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80066cc:	431a      	orrs	r2, r3
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	68db      	ldr	r3, [r3, #12]
 80066d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066d6:	431a      	orrs	r2, r3
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	691b      	ldr	r3, [r3, #16]
 80066dc:	f003 0302 	and.w	r3, r3, #2
 80066e0:	431a      	orrs	r2, r3
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	695b      	ldr	r3, [r3, #20]
 80066e6:	f003 0301 	and.w	r3, r3, #1
 80066ea:	431a      	orrs	r2, r3
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	699b      	ldr	r3, [r3, #24]
 80066f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80066f4:	431a      	orrs	r2, r3
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	69db      	ldr	r3, [r3, #28]
 80066fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80066fe:	431a      	orrs	r2, r3
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6a1b      	ldr	r3, [r3, #32]
 8006704:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006708:	ea42 0103 	orr.w	r1, r2, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006710:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	430a      	orrs	r2, r1
 800671a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	699b      	ldr	r3, [r3, #24]
 8006720:	0c1b      	lsrs	r3, r3, #16
 8006722:	f003 0104 	and.w	r1, r3, #4
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800672a:	f003 0210 	and.w	r2, r3, #16
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	430a      	orrs	r2, r1
 8006734:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	69da      	ldr	r2, [r3, #28]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006744:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2200      	movs	r2, #0
 800674a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2201      	movs	r2, #1
 8006750:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006754:	2300      	movs	r3, #0
}
 8006756:	4618      	mov	r0, r3
 8006758:	3708      	adds	r7, #8
 800675a:	46bd      	mov	sp, r7
 800675c:	bd80      	pop	{r7, pc}

0800675e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800675e:	b580      	push	{r7, lr}
 8006760:	b088      	sub	sp, #32
 8006762:	af00      	add	r7, sp, #0
 8006764:	60f8      	str	r0, [r7, #12]
 8006766:	60b9      	str	r1, [r7, #8]
 8006768:	603b      	str	r3, [r7, #0]
 800676a:	4613      	mov	r3, r2
 800676c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800676e:	2300      	movs	r3, #0
 8006770:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006778:	2b01      	cmp	r3, #1
 800677a:	d101      	bne.n	8006780 <HAL_SPI_Transmit+0x22>
 800677c:	2302      	movs	r3, #2
 800677e:	e126      	b.n	80069ce <HAL_SPI_Transmit+0x270>
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2201      	movs	r2, #1
 8006784:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006788:	f7fd fb2c 	bl	8003de4 <HAL_GetTick>
 800678c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800678e:	88fb      	ldrh	r3, [r7, #6]
 8006790:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006798:	b2db      	uxtb	r3, r3
 800679a:	2b01      	cmp	r3, #1
 800679c:	d002      	beq.n	80067a4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800679e:	2302      	movs	r3, #2
 80067a0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80067a2:	e10b      	b.n	80069bc <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d002      	beq.n	80067b0 <HAL_SPI_Transmit+0x52>
 80067aa:	88fb      	ldrh	r3, [r7, #6]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d102      	bne.n	80067b6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80067b0:	2301      	movs	r3, #1
 80067b2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80067b4:	e102      	b.n	80069bc <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2203      	movs	r2, #3
 80067ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2200      	movs	r2, #0
 80067c2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	68ba      	ldr	r2, [r7, #8]
 80067c8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	88fa      	ldrh	r2, [r7, #6]
 80067ce:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	88fa      	ldrh	r2, [r7, #6]
 80067d4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2200      	movs	r2, #0
 80067da:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2200      	movs	r2, #0
 80067e0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2200      	movs	r2, #0
 80067e6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2200      	movs	r2, #0
 80067ec:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2200      	movs	r2, #0
 80067f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	689b      	ldr	r3, [r3, #8]
 80067f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067fc:	d10f      	bne.n	800681e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800680c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	681a      	ldr	r2, [r3, #0]
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800681c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006828:	2b40      	cmp	r3, #64	; 0x40
 800682a:	d007      	beq.n	800683c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	681a      	ldr	r2, [r3, #0]
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800683a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	68db      	ldr	r3, [r3, #12]
 8006840:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006844:	d14b      	bne.n	80068de <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	685b      	ldr	r3, [r3, #4]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d002      	beq.n	8006854 <HAL_SPI_Transmit+0xf6>
 800684e:	8afb      	ldrh	r3, [r7, #22]
 8006850:	2b01      	cmp	r3, #1
 8006852:	d13e      	bne.n	80068d2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006858:	881a      	ldrh	r2, [r3, #0]
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006864:	1c9a      	adds	r2, r3, #2
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800686e:	b29b      	uxth	r3, r3
 8006870:	3b01      	subs	r3, #1
 8006872:	b29a      	uxth	r2, r3
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006878:	e02b      	b.n	80068d2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	689b      	ldr	r3, [r3, #8]
 8006880:	f003 0302 	and.w	r3, r3, #2
 8006884:	2b02      	cmp	r3, #2
 8006886:	d112      	bne.n	80068ae <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800688c:	881a      	ldrh	r2, [r3, #0]
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006898:	1c9a      	adds	r2, r3, #2
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068a2:	b29b      	uxth	r3, r3
 80068a4:	3b01      	subs	r3, #1
 80068a6:	b29a      	uxth	r2, r3
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	86da      	strh	r2, [r3, #54]	; 0x36
 80068ac:	e011      	b.n	80068d2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80068ae:	f7fd fa99 	bl	8003de4 <HAL_GetTick>
 80068b2:	4602      	mov	r2, r0
 80068b4:	69bb      	ldr	r3, [r7, #24]
 80068b6:	1ad3      	subs	r3, r2, r3
 80068b8:	683a      	ldr	r2, [r7, #0]
 80068ba:	429a      	cmp	r2, r3
 80068bc:	d803      	bhi.n	80068c6 <HAL_SPI_Transmit+0x168>
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068c4:	d102      	bne.n	80068cc <HAL_SPI_Transmit+0x16e>
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d102      	bne.n	80068d2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80068cc:	2303      	movs	r3, #3
 80068ce:	77fb      	strb	r3, [r7, #31]
          goto error;
 80068d0:	e074      	b.n	80069bc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068d6:	b29b      	uxth	r3, r3
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d1ce      	bne.n	800687a <HAL_SPI_Transmit+0x11c>
 80068dc:	e04c      	b.n	8006978 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d002      	beq.n	80068ec <HAL_SPI_Transmit+0x18e>
 80068e6:	8afb      	ldrh	r3, [r7, #22]
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d140      	bne.n	800696e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	330c      	adds	r3, #12
 80068f6:	7812      	ldrb	r2, [r2, #0]
 80068f8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068fe:	1c5a      	adds	r2, r3, #1
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006908:	b29b      	uxth	r3, r3
 800690a:	3b01      	subs	r3, #1
 800690c:	b29a      	uxth	r2, r3
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006912:	e02c      	b.n	800696e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	f003 0302 	and.w	r3, r3, #2
 800691e:	2b02      	cmp	r3, #2
 8006920:	d113      	bne.n	800694a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	330c      	adds	r3, #12
 800692c:	7812      	ldrb	r2, [r2, #0]
 800692e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006934:	1c5a      	adds	r2, r3, #1
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800693e:	b29b      	uxth	r3, r3
 8006940:	3b01      	subs	r3, #1
 8006942:	b29a      	uxth	r2, r3
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	86da      	strh	r2, [r3, #54]	; 0x36
 8006948:	e011      	b.n	800696e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800694a:	f7fd fa4b 	bl	8003de4 <HAL_GetTick>
 800694e:	4602      	mov	r2, r0
 8006950:	69bb      	ldr	r3, [r7, #24]
 8006952:	1ad3      	subs	r3, r2, r3
 8006954:	683a      	ldr	r2, [r7, #0]
 8006956:	429a      	cmp	r2, r3
 8006958:	d803      	bhi.n	8006962 <HAL_SPI_Transmit+0x204>
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006960:	d102      	bne.n	8006968 <HAL_SPI_Transmit+0x20a>
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d102      	bne.n	800696e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006968:	2303      	movs	r3, #3
 800696a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800696c:	e026      	b.n	80069bc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006972:	b29b      	uxth	r3, r3
 8006974:	2b00      	cmp	r3, #0
 8006976:	d1cd      	bne.n	8006914 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006978:	69ba      	ldr	r2, [r7, #24]
 800697a:	6839      	ldr	r1, [r7, #0]
 800697c:	68f8      	ldr	r0, [r7, #12]
 800697e:	f000 fbd9 	bl	8007134 <SPI_EndRxTxTransaction>
 8006982:	4603      	mov	r3, r0
 8006984:	2b00      	cmp	r3, #0
 8006986:	d002      	beq.n	800698e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	2220      	movs	r2, #32
 800698c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	689b      	ldr	r3, [r3, #8]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d10a      	bne.n	80069ac <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006996:	2300      	movs	r3, #0
 8006998:	613b      	str	r3, [r7, #16]
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	68db      	ldr	r3, [r3, #12]
 80069a0:	613b      	str	r3, [r7, #16]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	689b      	ldr	r3, [r3, #8]
 80069a8:	613b      	str	r3, [r7, #16]
 80069aa:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d002      	beq.n	80069ba <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80069b4:	2301      	movs	r3, #1
 80069b6:	77fb      	strb	r3, [r7, #31]
 80069b8:	e000      	b.n	80069bc <HAL_SPI_Transmit+0x25e>
  }

error:
 80069ba:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2201      	movs	r2, #1
 80069c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2200      	movs	r2, #0
 80069c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80069cc:	7ffb      	ldrb	r3, [r7, #31]
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	3720      	adds	r7, #32
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}

080069d6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069d6:	b580      	push	{r7, lr}
 80069d8:	b088      	sub	sp, #32
 80069da:	af02      	add	r7, sp, #8
 80069dc:	60f8      	str	r0, [r7, #12]
 80069de:	60b9      	str	r1, [r7, #8]
 80069e0:	603b      	str	r3, [r7, #0]
 80069e2:	4613      	mov	r3, r2
 80069e4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80069e6:	2300      	movs	r3, #0
 80069e8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80069f2:	d112      	bne.n	8006a1a <HAL_SPI_Receive+0x44>
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d10e      	bne.n	8006a1a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	2204      	movs	r2, #4
 8006a00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006a04:	88fa      	ldrh	r2, [r7, #6]
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	9300      	str	r3, [sp, #0]
 8006a0a:	4613      	mov	r3, r2
 8006a0c:	68ba      	ldr	r2, [r7, #8]
 8006a0e:	68b9      	ldr	r1, [r7, #8]
 8006a10:	68f8      	ldr	r0, [r7, #12]
 8006a12:	f000 f8f1 	bl	8006bf8 <HAL_SPI_TransmitReceive>
 8006a16:	4603      	mov	r3, r0
 8006a18:	e0ea      	b.n	8006bf0 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d101      	bne.n	8006a28 <HAL_SPI_Receive+0x52>
 8006a24:	2302      	movs	r3, #2
 8006a26:	e0e3      	b.n	8006bf0 <HAL_SPI_Receive+0x21a>
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a30:	f7fd f9d8 	bl	8003de4 <HAL_GetTick>
 8006a34:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a3c:	b2db      	uxtb	r3, r3
 8006a3e:	2b01      	cmp	r3, #1
 8006a40:	d002      	beq.n	8006a48 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006a42:	2302      	movs	r3, #2
 8006a44:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006a46:	e0ca      	b.n	8006bde <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d002      	beq.n	8006a54 <HAL_SPI_Receive+0x7e>
 8006a4e:	88fb      	ldrh	r3, [r7, #6]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d102      	bne.n	8006a5a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006a54:	2301      	movs	r3, #1
 8006a56:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006a58:	e0c1      	b.n	8006bde <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2204      	movs	r2, #4
 8006a5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2200      	movs	r2, #0
 8006a66:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	68ba      	ldr	r2, [r7, #8]
 8006a6c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	88fa      	ldrh	r2, [r7, #6]
 8006a72:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	88fa      	ldrh	r2, [r7, #6]
 8006a78:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	2200      	movs	r2, #0
 8006a84:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	2200      	movs	r2, #0
 8006a96:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006aa0:	d10f      	bne.n	8006ac2 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	681a      	ldr	r2, [r3, #0]
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ab0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	681a      	ldr	r2, [r3, #0]
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006ac0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006acc:	2b40      	cmp	r3, #64	; 0x40
 8006ace:	d007      	beq.n	8006ae0 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ade:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	68db      	ldr	r3, [r3, #12]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d162      	bne.n	8006bae <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006ae8:	e02e      	b.n	8006b48 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	f003 0301 	and.w	r3, r3, #1
 8006af4:	2b01      	cmp	r3, #1
 8006af6:	d115      	bne.n	8006b24 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f103 020c 	add.w	r2, r3, #12
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b04:	7812      	ldrb	r2, [r2, #0]
 8006b06:	b2d2      	uxtb	r2, r2
 8006b08:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b0e:	1c5a      	adds	r2, r3, #1
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	3b01      	subs	r3, #1
 8006b1c:	b29a      	uxth	r2, r3
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006b22:	e011      	b.n	8006b48 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b24:	f7fd f95e 	bl	8003de4 <HAL_GetTick>
 8006b28:	4602      	mov	r2, r0
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	1ad3      	subs	r3, r2, r3
 8006b2e:	683a      	ldr	r2, [r7, #0]
 8006b30:	429a      	cmp	r2, r3
 8006b32:	d803      	bhi.n	8006b3c <HAL_SPI_Receive+0x166>
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b3a:	d102      	bne.n	8006b42 <HAL_SPI_Receive+0x16c>
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d102      	bne.n	8006b48 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8006b42:	2303      	movs	r3, #3
 8006b44:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006b46:	e04a      	b.n	8006bde <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b4c:	b29b      	uxth	r3, r3
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d1cb      	bne.n	8006aea <HAL_SPI_Receive+0x114>
 8006b52:	e031      	b.n	8006bb8 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	689b      	ldr	r3, [r3, #8]
 8006b5a:	f003 0301 	and.w	r3, r3, #1
 8006b5e:	2b01      	cmp	r3, #1
 8006b60:	d113      	bne.n	8006b8a <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	68da      	ldr	r2, [r3, #12]
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b6c:	b292      	uxth	r2, r2
 8006b6e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b74:	1c9a      	adds	r2, r3, #2
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	3b01      	subs	r3, #1
 8006b82:	b29a      	uxth	r2, r3
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006b88:	e011      	b.n	8006bae <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b8a:	f7fd f92b 	bl	8003de4 <HAL_GetTick>
 8006b8e:	4602      	mov	r2, r0
 8006b90:	693b      	ldr	r3, [r7, #16]
 8006b92:	1ad3      	subs	r3, r2, r3
 8006b94:	683a      	ldr	r2, [r7, #0]
 8006b96:	429a      	cmp	r2, r3
 8006b98:	d803      	bhi.n	8006ba2 <HAL_SPI_Receive+0x1cc>
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ba0:	d102      	bne.n	8006ba8 <HAL_SPI_Receive+0x1d2>
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d102      	bne.n	8006bae <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8006ba8:	2303      	movs	r3, #3
 8006baa:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006bac:	e017      	b.n	8006bde <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bb2:	b29b      	uxth	r3, r3
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d1cd      	bne.n	8006b54 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006bb8:	693a      	ldr	r2, [r7, #16]
 8006bba:	6839      	ldr	r1, [r7, #0]
 8006bbc:	68f8      	ldr	r0, [r7, #12]
 8006bbe:	f000 fa53 	bl	8007068 <SPI_EndRxTransaction>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d002      	beq.n	8006bce <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2220      	movs	r2, #32
 8006bcc:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d002      	beq.n	8006bdc <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	75fb      	strb	r3, [r7, #23]
 8006bda:	e000      	b.n	8006bde <HAL_SPI_Receive+0x208>
  }

error :
 8006bdc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2201      	movs	r2, #1
 8006be2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	2200      	movs	r2, #0
 8006bea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006bee:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	3718      	adds	r7, #24
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}

08006bf8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b08c      	sub	sp, #48	; 0x30
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	60f8      	str	r0, [r7, #12]
 8006c00:	60b9      	str	r1, [r7, #8]
 8006c02:	607a      	str	r2, [r7, #4]
 8006c04:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006c06:	2301      	movs	r3, #1
 8006c08:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006c16:	2b01      	cmp	r3, #1
 8006c18:	d101      	bne.n	8006c1e <HAL_SPI_TransmitReceive+0x26>
 8006c1a:	2302      	movs	r3, #2
 8006c1c:	e18a      	b.n	8006f34 <HAL_SPI_TransmitReceive+0x33c>
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	2201      	movs	r2, #1
 8006c22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c26:	f7fd f8dd 	bl	8003de4 <HAL_GetTick>
 8006c2a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006c32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006c3c:	887b      	ldrh	r3, [r7, #2]
 8006c3e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006c40:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d00f      	beq.n	8006c68 <HAL_SPI_TransmitReceive+0x70>
 8006c48:	69fb      	ldr	r3, [r7, #28]
 8006c4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c4e:	d107      	bne.n	8006c60 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	689b      	ldr	r3, [r3, #8]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d103      	bne.n	8006c60 <HAL_SPI_TransmitReceive+0x68>
 8006c58:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006c5c:	2b04      	cmp	r3, #4
 8006c5e:	d003      	beq.n	8006c68 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006c60:	2302      	movs	r3, #2
 8006c62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006c66:	e15b      	b.n	8006f20 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d005      	beq.n	8006c7a <HAL_SPI_TransmitReceive+0x82>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d002      	beq.n	8006c7a <HAL_SPI_TransmitReceive+0x82>
 8006c74:	887b      	ldrh	r3, [r7, #2]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d103      	bne.n	8006c82 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006c80:	e14e      	b.n	8006f20 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006c88:	b2db      	uxtb	r3, r3
 8006c8a:	2b04      	cmp	r3, #4
 8006c8c:	d003      	beq.n	8006c96 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	2205      	movs	r2, #5
 8006c92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	687a      	ldr	r2, [r7, #4]
 8006ca0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	887a      	ldrh	r2, [r7, #2]
 8006ca6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	887a      	ldrh	r2, [r7, #2]
 8006cac:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	68ba      	ldr	r2, [r7, #8]
 8006cb2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	887a      	ldrh	r2, [r7, #2]
 8006cb8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	887a      	ldrh	r2, [r7, #2]
 8006cbe:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2200      	movs	r2, #0
 8006cca:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cd6:	2b40      	cmp	r3, #64	; 0x40
 8006cd8:	d007      	beq.n	8006cea <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ce8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	68db      	ldr	r3, [r3, #12]
 8006cee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006cf2:	d178      	bne.n	8006de6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d002      	beq.n	8006d02 <HAL_SPI_TransmitReceive+0x10a>
 8006cfc:	8b7b      	ldrh	r3, [r7, #26]
 8006cfe:	2b01      	cmp	r3, #1
 8006d00:	d166      	bne.n	8006dd0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d06:	881a      	ldrh	r2, [r3, #0]
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d12:	1c9a      	adds	r2, r3, #2
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d1c:	b29b      	uxth	r3, r3
 8006d1e:	3b01      	subs	r3, #1
 8006d20:	b29a      	uxth	r2, r3
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d26:	e053      	b.n	8006dd0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	f003 0302 	and.w	r3, r3, #2
 8006d32:	2b02      	cmp	r3, #2
 8006d34:	d11b      	bne.n	8006d6e <HAL_SPI_TransmitReceive+0x176>
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d3a:	b29b      	uxth	r3, r3
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d016      	beq.n	8006d6e <HAL_SPI_TransmitReceive+0x176>
 8006d40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	d113      	bne.n	8006d6e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d4a:	881a      	ldrh	r2, [r3, #0]
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d56:	1c9a      	adds	r2, r3, #2
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d60:	b29b      	uxth	r3, r3
 8006d62:	3b01      	subs	r3, #1
 8006d64:	b29a      	uxth	r2, r3
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	689b      	ldr	r3, [r3, #8]
 8006d74:	f003 0301 	and.w	r3, r3, #1
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d119      	bne.n	8006db0 <HAL_SPI_TransmitReceive+0x1b8>
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d80:	b29b      	uxth	r3, r3
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d014      	beq.n	8006db0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	68da      	ldr	r2, [r3, #12]
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d90:	b292      	uxth	r2, r2
 8006d92:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d98:	1c9a      	adds	r2, r3, #2
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006da2:	b29b      	uxth	r3, r3
 8006da4:	3b01      	subs	r3, #1
 8006da6:	b29a      	uxth	r2, r3
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006dac:	2301      	movs	r3, #1
 8006dae:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006db0:	f7fd f818 	bl	8003de4 <HAL_GetTick>
 8006db4:	4602      	mov	r2, r0
 8006db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006db8:	1ad3      	subs	r3, r2, r3
 8006dba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006dbc:	429a      	cmp	r2, r3
 8006dbe:	d807      	bhi.n	8006dd0 <HAL_SPI_TransmitReceive+0x1d8>
 8006dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dc6:	d003      	beq.n	8006dd0 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006dc8:	2303      	movs	r3, #3
 8006dca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006dce:	e0a7      	b.n	8006f20 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d1a6      	bne.n	8006d28 <HAL_SPI_TransmitReceive+0x130>
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006dde:	b29b      	uxth	r3, r3
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d1a1      	bne.n	8006d28 <HAL_SPI_TransmitReceive+0x130>
 8006de4:	e07c      	b.n	8006ee0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d002      	beq.n	8006df4 <HAL_SPI_TransmitReceive+0x1fc>
 8006dee:	8b7b      	ldrh	r3, [r7, #26]
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d16b      	bne.n	8006ecc <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	330c      	adds	r3, #12
 8006dfe:	7812      	ldrb	r2, [r2, #0]
 8006e00:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e06:	1c5a      	adds	r2, r3, #1
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	3b01      	subs	r3, #1
 8006e14:	b29a      	uxth	r2, r3
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e1a:	e057      	b.n	8006ecc <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	689b      	ldr	r3, [r3, #8]
 8006e22:	f003 0302 	and.w	r3, r3, #2
 8006e26:	2b02      	cmp	r3, #2
 8006e28:	d11c      	bne.n	8006e64 <HAL_SPI_TransmitReceive+0x26c>
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e2e:	b29b      	uxth	r3, r3
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d017      	beq.n	8006e64 <HAL_SPI_TransmitReceive+0x26c>
 8006e34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d114      	bne.n	8006e64 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	330c      	adds	r3, #12
 8006e44:	7812      	ldrb	r2, [r2, #0]
 8006e46:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e4c:	1c5a      	adds	r2, r3, #1
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e56:	b29b      	uxth	r3, r3
 8006e58:	3b01      	subs	r3, #1
 8006e5a:	b29a      	uxth	r2, r3
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006e60:	2300      	movs	r3, #0
 8006e62:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	689b      	ldr	r3, [r3, #8]
 8006e6a:	f003 0301 	and.w	r3, r3, #1
 8006e6e:	2b01      	cmp	r3, #1
 8006e70:	d119      	bne.n	8006ea6 <HAL_SPI_TransmitReceive+0x2ae>
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e76:	b29b      	uxth	r3, r3
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d014      	beq.n	8006ea6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	68da      	ldr	r2, [r3, #12]
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e86:	b2d2      	uxtb	r2, r2
 8006e88:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e8e:	1c5a      	adds	r2, r3, #1
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e98:	b29b      	uxth	r3, r3
 8006e9a:	3b01      	subs	r3, #1
 8006e9c:	b29a      	uxth	r2, r3
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006ea6:	f7fc ff9d 	bl	8003de4 <HAL_GetTick>
 8006eaa:	4602      	mov	r2, r0
 8006eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eae:	1ad3      	subs	r3, r2, r3
 8006eb0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006eb2:	429a      	cmp	r2, r3
 8006eb4:	d803      	bhi.n	8006ebe <HAL_SPI_TransmitReceive+0x2c6>
 8006eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ebc:	d102      	bne.n	8006ec4 <HAL_SPI_TransmitReceive+0x2cc>
 8006ebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d103      	bne.n	8006ecc <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006ec4:	2303      	movs	r3, #3
 8006ec6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006eca:	e029      	b.n	8006f20 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ed0:	b29b      	uxth	r3, r3
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d1a2      	bne.n	8006e1c <HAL_SPI_TransmitReceive+0x224>
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d19d      	bne.n	8006e1c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ee0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ee2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006ee4:	68f8      	ldr	r0, [r7, #12]
 8006ee6:	f000 f925 	bl	8007134 <SPI_EndRxTxTransaction>
 8006eea:	4603      	mov	r3, r0
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d006      	beq.n	8006efe <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	2220      	movs	r2, #32
 8006efa:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006efc:	e010      	b.n	8006f20 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	689b      	ldr	r3, [r3, #8]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d10b      	bne.n	8006f1e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006f06:	2300      	movs	r3, #0
 8006f08:	617b      	str	r3, [r7, #20]
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	68db      	ldr	r3, [r3, #12]
 8006f10:	617b      	str	r3, [r7, #20]
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	689b      	ldr	r3, [r3, #8]
 8006f18:	617b      	str	r3, [r7, #20]
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	e000      	b.n	8006f20 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006f1e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	2201      	movs	r2, #1
 8006f24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006f30:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	3730      	adds	r7, #48	; 0x30
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	bd80      	pop	{r7, pc}

08006f3c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	b083      	sub	sp, #12
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006f4a:	b2db      	uxtb	r3, r3
}
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	370c      	adds	r7, #12
 8006f50:	46bd      	mov	sp, r7
 8006f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f56:	4770      	bx	lr

08006f58 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b088      	sub	sp, #32
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	60f8      	str	r0, [r7, #12]
 8006f60:	60b9      	str	r1, [r7, #8]
 8006f62:	603b      	str	r3, [r7, #0]
 8006f64:	4613      	mov	r3, r2
 8006f66:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006f68:	f7fc ff3c 	bl	8003de4 <HAL_GetTick>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f70:	1a9b      	subs	r3, r3, r2
 8006f72:	683a      	ldr	r2, [r7, #0]
 8006f74:	4413      	add	r3, r2
 8006f76:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006f78:	f7fc ff34 	bl	8003de4 <HAL_GetTick>
 8006f7c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006f7e:	4b39      	ldr	r3, [pc, #228]	; (8007064 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	015b      	lsls	r3, r3, #5
 8006f84:	0d1b      	lsrs	r3, r3, #20
 8006f86:	69fa      	ldr	r2, [r7, #28]
 8006f88:	fb02 f303 	mul.w	r3, r2, r3
 8006f8c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f8e:	e054      	b.n	800703a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f96:	d050      	beq.n	800703a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006f98:	f7fc ff24 	bl	8003de4 <HAL_GetTick>
 8006f9c:	4602      	mov	r2, r0
 8006f9e:	69bb      	ldr	r3, [r7, #24]
 8006fa0:	1ad3      	subs	r3, r2, r3
 8006fa2:	69fa      	ldr	r2, [r7, #28]
 8006fa4:	429a      	cmp	r2, r3
 8006fa6:	d902      	bls.n	8006fae <SPI_WaitFlagStateUntilTimeout+0x56>
 8006fa8:	69fb      	ldr	r3, [r7, #28]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d13d      	bne.n	800702a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	685a      	ldr	r2, [r3, #4]
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006fbc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	685b      	ldr	r3, [r3, #4]
 8006fc2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006fc6:	d111      	bne.n	8006fec <SPI_WaitFlagStateUntilTimeout+0x94>
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	689b      	ldr	r3, [r3, #8]
 8006fcc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006fd0:	d004      	beq.n	8006fdc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	689b      	ldr	r3, [r3, #8]
 8006fd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fda:	d107      	bne.n	8006fec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	681a      	ldr	r2, [r3, #0]
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006fea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ff0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ff4:	d10f      	bne.n	8007016 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	681a      	ldr	r2, [r3, #0]
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007004:	601a      	str	r2, [r3, #0]
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	681a      	ldr	r2, [r3, #0]
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007014:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	2201      	movs	r2, #1
 800701a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2200      	movs	r2, #0
 8007022:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007026:	2303      	movs	r3, #3
 8007028:	e017      	b.n	800705a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800702a:	697b      	ldr	r3, [r7, #20]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d101      	bne.n	8007034 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007030:	2300      	movs	r3, #0
 8007032:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007034:	697b      	ldr	r3, [r7, #20]
 8007036:	3b01      	subs	r3, #1
 8007038:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	689a      	ldr	r2, [r3, #8]
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	4013      	ands	r3, r2
 8007044:	68ba      	ldr	r2, [r7, #8]
 8007046:	429a      	cmp	r2, r3
 8007048:	bf0c      	ite	eq
 800704a:	2301      	moveq	r3, #1
 800704c:	2300      	movne	r3, #0
 800704e:	b2db      	uxtb	r3, r3
 8007050:	461a      	mov	r2, r3
 8007052:	79fb      	ldrb	r3, [r7, #7]
 8007054:	429a      	cmp	r2, r3
 8007056:	d19b      	bne.n	8006f90 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007058:	2300      	movs	r3, #0
}
 800705a:	4618      	mov	r0, r3
 800705c:	3720      	adds	r7, #32
 800705e:	46bd      	mov	sp, r7
 8007060:	bd80      	pop	{r7, pc}
 8007062:	bf00      	nop
 8007064:	20000010 	.word	0x20000010

08007068 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b086      	sub	sp, #24
 800706c:	af02      	add	r7, sp, #8
 800706e:	60f8      	str	r0, [r7, #12]
 8007070:	60b9      	str	r1, [r7, #8]
 8007072:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800707c:	d111      	bne.n	80070a2 <SPI_EndRxTransaction+0x3a>
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	689b      	ldr	r3, [r3, #8]
 8007082:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007086:	d004      	beq.n	8007092 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007090:	d107      	bne.n	80070a2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070a0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80070aa:	d12a      	bne.n	8007102 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	689b      	ldr	r3, [r3, #8]
 80070b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070b4:	d012      	beq.n	80070dc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	9300      	str	r3, [sp, #0]
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	2200      	movs	r2, #0
 80070be:	2180      	movs	r1, #128	; 0x80
 80070c0:	68f8      	ldr	r0, [r7, #12]
 80070c2:	f7ff ff49 	bl	8006f58 <SPI_WaitFlagStateUntilTimeout>
 80070c6:	4603      	mov	r3, r0
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d02d      	beq.n	8007128 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070d0:	f043 0220 	orr.w	r2, r3, #32
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80070d8:	2303      	movs	r3, #3
 80070da:	e026      	b.n	800712a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	9300      	str	r3, [sp, #0]
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	2200      	movs	r2, #0
 80070e4:	2101      	movs	r1, #1
 80070e6:	68f8      	ldr	r0, [r7, #12]
 80070e8:	f7ff ff36 	bl	8006f58 <SPI_WaitFlagStateUntilTimeout>
 80070ec:	4603      	mov	r3, r0
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d01a      	beq.n	8007128 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070f6:	f043 0220 	orr.w	r2, r3, #32
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80070fe:	2303      	movs	r3, #3
 8007100:	e013      	b.n	800712a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	9300      	str	r3, [sp, #0]
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	2200      	movs	r2, #0
 800710a:	2101      	movs	r1, #1
 800710c:	68f8      	ldr	r0, [r7, #12]
 800710e:	f7ff ff23 	bl	8006f58 <SPI_WaitFlagStateUntilTimeout>
 8007112:	4603      	mov	r3, r0
 8007114:	2b00      	cmp	r3, #0
 8007116:	d007      	beq.n	8007128 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800711c:	f043 0220 	orr.w	r2, r3, #32
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007124:	2303      	movs	r3, #3
 8007126:	e000      	b.n	800712a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007128:	2300      	movs	r3, #0
}
 800712a:	4618      	mov	r0, r3
 800712c:	3710      	adds	r7, #16
 800712e:	46bd      	mov	sp, r7
 8007130:	bd80      	pop	{r7, pc}
	...

08007134 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b088      	sub	sp, #32
 8007138:	af02      	add	r7, sp, #8
 800713a:	60f8      	str	r0, [r7, #12]
 800713c:	60b9      	str	r1, [r7, #8]
 800713e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007140:	4b1b      	ldr	r3, [pc, #108]	; (80071b0 <SPI_EndRxTxTransaction+0x7c>)
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a1b      	ldr	r2, [pc, #108]	; (80071b4 <SPI_EndRxTxTransaction+0x80>)
 8007146:	fba2 2303 	umull	r2, r3, r2, r3
 800714a:	0d5b      	lsrs	r3, r3, #21
 800714c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007150:	fb02 f303 	mul.w	r3, r2, r3
 8007154:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	685b      	ldr	r3, [r3, #4]
 800715a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800715e:	d112      	bne.n	8007186 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	9300      	str	r3, [sp, #0]
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	2200      	movs	r2, #0
 8007168:	2180      	movs	r1, #128	; 0x80
 800716a:	68f8      	ldr	r0, [r7, #12]
 800716c:	f7ff fef4 	bl	8006f58 <SPI_WaitFlagStateUntilTimeout>
 8007170:	4603      	mov	r3, r0
 8007172:	2b00      	cmp	r3, #0
 8007174:	d016      	beq.n	80071a4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800717a:	f043 0220 	orr.w	r2, r3, #32
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007182:	2303      	movs	r3, #3
 8007184:	e00f      	b.n	80071a6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007186:	697b      	ldr	r3, [r7, #20]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d00a      	beq.n	80071a2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800718c:	697b      	ldr	r3, [r7, #20]
 800718e:	3b01      	subs	r3, #1
 8007190:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	689b      	ldr	r3, [r3, #8]
 8007198:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800719c:	2b80      	cmp	r3, #128	; 0x80
 800719e:	d0f2      	beq.n	8007186 <SPI_EndRxTxTransaction+0x52>
 80071a0:	e000      	b.n	80071a4 <SPI_EndRxTxTransaction+0x70>
        break;
 80071a2:	bf00      	nop
  }

  return HAL_OK;
 80071a4:	2300      	movs	r3, #0
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3718      	adds	r7, #24
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}
 80071ae:	bf00      	nop
 80071b0:	20000010 	.word	0x20000010
 80071b4:	165e9f81 	.word	0x165e9f81

080071b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b082      	sub	sp, #8
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d101      	bne.n	80071ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80071c6:	2301      	movs	r3, #1
 80071c8:	e041      	b.n	800724e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071d0:	b2db      	uxtb	r3, r3
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d106      	bne.n	80071e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2200      	movs	r2, #0
 80071da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f7fb ff56 	bl	8003090 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2202      	movs	r2, #2
 80071e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681a      	ldr	r2, [r3, #0]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	3304      	adds	r3, #4
 80071f4:	4619      	mov	r1, r3
 80071f6:	4610      	mov	r0, r2
 80071f8:	f000 fac4 	bl	8007784 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2201      	movs	r2, #1
 8007208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2201      	movs	r2, #1
 8007210:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2201      	movs	r2, #1
 8007218:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2201      	movs	r2, #1
 8007220:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2201      	movs	r2, #1
 8007228:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2201      	movs	r2, #1
 8007230:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2201      	movs	r2, #1
 8007238:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2201      	movs	r2, #1
 8007240:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2201      	movs	r2, #1
 8007248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800724c:	2300      	movs	r3, #0
}
 800724e:	4618      	mov	r0, r3
 8007250:	3708      	adds	r7, #8
 8007252:	46bd      	mov	sp, r7
 8007254:	bd80      	pop	{r7, pc}
	...

08007258 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007258:	b480      	push	{r7}
 800725a:	b085      	sub	sp, #20
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007266:	b2db      	uxtb	r3, r3
 8007268:	2b01      	cmp	r3, #1
 800726a:	d001      	beq.n	8007270 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800726c:	2301      	movs	r3, #1
 800726e:	e04e      	b.n	800730e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2202      	movs	r2, #2
 8007274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	68da      	ldr	r2, [r3, #12]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f042 0201 	orr.w	r2, r2, #1
 8007286:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4a23      	ldr	r2, [pc, #140]	; (800731c <HAL_TIM_Base_Start_IT+0xc4>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d022      	beq.n	80072d8 <HAL_TIM_Base_Start_IT+0x80>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800729a:	d01d      	beq.n	80072d8 <HAL_TIM_Base_Start_IT+0x80>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4a1f      	ldr	r2, [pc, #124]	; (8007320 <HAL_TIM_Base_Start_IT+0xc8>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d018      	beq.n	80072d8 <HAL_TIM_Base_Start_IT+0x80>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4a1e      	ldr	r2, [pc, #120]	; (8007324 <HAL_TIM_Base_Start_IT+0xcc>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d013      	beq.n	80072d8 <HAL_TIM_Base_Start_IT+0x80>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4a1c      	ldr	r2, [pc, #112]	; (8007328 <HAL_TIM_Base_Start_IT+0xd0>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d00e      	beq.n	80072d8 <HAL_TIM_Base_Start_IT+0x80>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a1b      	ldr	r2, [pc, #108]	; (800732c <HAL_TIM_Base_Start_IT+0xd4>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d009      	beq.n	80072d8 <HAL_TIM_Base_Start_IT+0x80>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a19      	ldr	r2, [pc, #100]	; (8007330 <HAL_TIM_Base_Start_IT+0xd8>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d004      	beq.n	80072d8 <HAL_TIM_Base_Start_IT+0x80>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a18      	ldr	r2, [pc, #96]	; (8007334 <HAL_TIM_Base_Start_IT+0xdc>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d111      	bne.n	80072fc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	f003 0307 	and.w	r3, r3, #7
 80072e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2b06      	cmp	r3, #6
 80072e8:	d010      	beq.n	800730c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	681a      	ldr	r2, [r3, #0]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f042 0201 	orr.w	r2, r2, #1
 80072f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072fa:	e007      	b.n	800730c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	681a      	ldr	r2, [r3, #0]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f042 0201 	orr.w	r2, r2, #1
 800730a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800730c:	2300      	movs	r3, #0
}
 800730e:	4618      	mov	r0, r3
 8007310:	3714      	adds	r7, #20
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr
 800731a:	bf00      	nop
 800731c:	40010000 	.word	0x40010000
 8007320:	40000400 	.word	0x40000400
 8007324:	40000800 	.word	0x40000800
 8007328:	40000c00 	.word	0x40000c00
 800732c:	40010400 	.word	0x40010400
 8007330:	40014000 	.word	0x40014000
 8007334:	40001800 	.word	0x40001800

08007338 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007338:	b480      	push	{r7}
 800733a:	b083      	sub	sp, #12
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	68da      	ldr	r2, [r3, #12]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f022 0201 	bic.w	r2, r2, #1
 800734e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	6a1a      	ldr	r2, [r3, #32]
 8007356:	f241 1311 	movw	r3, #4369	; 0x1111
 800735a:	4013      	ands	r3, r2
 800735c:	2b00      	cmp	r3, #0
 800735e:	d10f      	bne.n	8007380 <HAL_TIM_Base_Stop_IT+0x48>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	6a1a      	ldr	r2, [r3, #32]
 8007366:	f240 4344 	movw	r3, #1092	; 0x444
 800736a:	4013      	ands	r3, r2
 800736c:	2b00      	cmp	r3, #0
 800736e:	d107      	bne.n	8007380 <HAL_TIM_Base_Stop_IT+0x48>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	681a      	ldr	r2, [r3, #0]
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f022 0201 	bic.w	r2, r2, #1
 800737e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2201      	movs	r2, #1
 8007384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007388:	2300      	movs	r3, #0
}
 800738a:	4618      	mov	r0, r3
 800738c:	370c      	adds	r7, #12
 800738e:	46bd      	mov	sp, r7
 8007390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007394:	4770      	bx	lr

08007396 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007396:	b580      	push	{r7, lr}
 8007398:	b082      	sub	sp, #8
 800739a:	af00      	add	r7, sp, #0
 800739c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	691b      	ldr	r3, [r3, #16]
 80073a4:	f003 0302 	and.w	r3, r3, #2
 80073a8:	2b02      	cmp	r3, #2
 80073aa:	d122      	bne.n	80073f2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	68db      	ldr	r3, [r3, #12]
 80073b2:	f003 0302 	and.w	r3, r3, #2
 80073b6:	2b02      	cmp	r3, #2
 80073b8:	d11b      	bne.n	80073f2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f06f 0202 	mvn.w	r2, #2
 80073c2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2201      	movs	r2, #1
 80073c8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	699b      	ldr	r3, [r3, #24]
 80073d0:	f003 0303 	and.w	r3, r3, #3
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d003      	beq.n	80073e0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80073d8:	6878      	ldr	r0, [r7, #4]
 80073da:	f000 f9b5 	bl	8007748 <HAL_TIM_IC_CaptureCallback>
 80073de:	e005      	b.n	80073ec <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80073e0:	6878      	ldr	r0, [r7, #4]
 80073e2:	f000 f9a7 	bl	8007734 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	f000 f9b8 	bl	800775c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2200      	movs	r2, #0
 80073f0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	691b      	ldr	r3, [r3, #16]
 80073f8:	f003 0304 	and.w	r3, r3, #4
 80073fc:	2b04      	cmp	r3, #4
 80073fe:	d122      	bne.n	8007446 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	68db      	ldr	r3, [r3, #12]
 8007406:	f003 0304 	and.w	r3, r3, #4
 800740a:	2b04      	cmp	r3, #4
 800740c:	d11b      	bne.n	8007446 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f06f 0204 	mvn.w	r2, #4
 8007416:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2202      	movs	r2, #2
 800741c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	699b      	ldr	r3, [r3, #24]
 8007424:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007428:	2b00      	cmp	r3, #0
 800742a:	d003      	beq.n	8007434 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f000 f98b 	bl	8007748 <HAL_TIM_IC_CaptureCallback>
 8007432:	e005      	b.n	8007440 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007434:	6878      	ldr	r0, [r7, #4]
 8007436:	f000 f97d 	bl	8007734 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	f000 f98e 	bl	800775c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2200      	movs	r2, #0
 8007444:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	691b      	ldr	r3, [r3, #16]
 800744c:	f003 0308 	and.w	r3, r3, #8
 8007450:	2b08      	cmp	r3, #8
 8007452:	d122      	bne.n	800749a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	68db      	ldr	r3, [r3, #12]
 800745a:	f003 0308 	and.w	r3, r3, #8
 800745e:	2b08      	cmp	r3, #8
 8007460:	d11b      	bne.n	800749a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f06f 0208 	mvn.w	r2, #8
 800746a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2204      	movs	r2, #4
 8007470:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	69db      	ldr	r3, [r3, #28]
 8007478:	f003 0303 	and.w	r3, r3, #3
 800747c:	2b00      	cmp	r3, #0
 800747e:	d003      	beq.n	8007488 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f000 f961 	bl	8007748 <HAL_TIM_IC_CaptureCallback>
 8007486:	e005      	b.n	8007494 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007488:	6878      	ldr	r0, [r7, #4]
 800748a:	f000 f953 	bl	8007734 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	f000 f964 	bl	800775c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2200      	movs	r2, #0
 8007498:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	691b      	ldr	r3, [r3, #16]
 80074a0:	f003 0310 	and.w	r3, r3, #16
 80074a4:	2b10      	cmp	r3, #16
 80074a6:	d122      	bne.n	80074ee <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	68db      	ldr	r3, [r3, #12]
 80074ae:	f003 0310 	and.w	r3, r3, #16
 80074b2:	2b10      	cmp	r3, #16
 80074b4:	d11b      	bne.n	80074ee <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f06f 0210 	mvn.w	r2, #16
 80074be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2208      	movs	r2, #8
 80074c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	69db      	ldr	r3, [r3, #28]
 80074cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d003      	beq.n	80074dc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074d4:	6878      	ldr	r0, [r7, #4]
 80074d6:	f000 f937 	bl	8007748 <HAL_TIM_IC_CaptureCallback>
 80074da:	e005      	b.n	80074e8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074dc:	6878      	ldr	r0, [r7, #4]
 80074de:	f000 f929 	bl	8007734 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f000 f93a 	bl	800775c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2200      	movs	r2, #0
 80074ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	691b      	ldr	r3, [r3, #16]
 80074f4:	f003 0301 	and.w	r3, r3, #1
 80074f8:	2b01      	cmp	r3, #1
 80074fa:	d10e      	bne.n	800751a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	68db      	ldr	r3, [r3, #12]
 8007502:	f003 0301 	and.w	r3, r3, #1
 8007506:	2b01      	cmp	r3, #1
 8007508:	d107      	bne.n	800751a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f06f 0201 	mvn.w	r2, #1
 8007512:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f7fb f9a7 	bl	8002868 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	691b      	ldr	r3, [r3, #16]
 8007520:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007524:	2b80      	cmp	r3, #128	; 0x80
 8007526:	d10e      	bne.n	8007546 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	68db      	ldr	r3, [r3, #12]
 800752e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007532:	2b80      	cmp	r3, #128	; 0x80
 8007534:	d107      	bne.n	8007546 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800753e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007540:	6878      	ldr	r0, [r7, #4]
 8007542:	f000 fadf 	bl	8007b04 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	691b      	ldr	r3, [r3, #16]
 800754c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007550:	2b40      	cmp	r3, #64	; 0x40
 8007552:	d10e      	bne.n	8007572 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	68db      	ldr	r3, [r3, #12]
 800755a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800755e:	2b40      	cmp	r3, #64	; 0x40
 8007560:	d107      	bne.n	8007572 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800756a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f000 f8ff 	bl	8007770 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	691b      	ldr	r3, [r3, #16]
 8007578:	f003 0320 	and.w	r3, r3, #32
 800757c:	2b20      	cmp	r3, #32
 800757e:	d10e      	bne.n	800759e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	68db      	ldr	r3, [r3, #12]
 8007586:	f003 0320 	and.w	r3, r3, #32
 800758a:	2b20      	cmp	r3, #32
 800758c:	d107      	bne.n	800759e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f06f 0220 	mvn.w	r2, #32
 8007596:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007598:	6878      	ldr	r0, [r7, #4]
 800759a:	f000 faa9 	bl	8007af0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800759e:	bf00      	nop
 80075a0:	3708      	adds	r7, #8
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}

080075a6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80075a6:	b580      	push	{r7, lr}
 80075a8:	b084      	sub	sp, #16
 80075aa:	af00      	add	r7, sp, #0
 80075ac:	6078      	str	r0, [r7, #4]
 80075ae:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80075b0:	2300      	movs	r3, #0
 80075b2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075ba:	2b01      	cmp	r3, #1
 80075bc:	d101      	bne.n	80075c2 <HAL_TIM_ConfigClockSource+0x1c>
 80075be:	2302      	movs	r3, #2
 80075c0:	e0b4      	b.n	800772c <HAL_TIM_ConfigClockSource+0x186>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2201      	movs	r2, #1
 80075c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2202      	movs	r2, #2
 80075ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80075e0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80075e8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	68ba      	ldr	r2, [r7, #8]
 80075f0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075fa:	d03e      	beq.n	800767a <HAL_TIM_ConfigClockSource+0xd4>
 80075fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007600:	f200 8087 	bhi.w	8007712 <HAL_TIM_ConfigClockSource+0x16c>
 8007604:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007608:	f000 8086 	beq.w	8007718 <HAL_TIM_ConfigClockSource+0x172>
 800760c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007610:	d87f      	bhi.n	8007712 <HAL_TIM_ConfigClockSource+0x16c>
 8007612:	2b70      	cmp	r3, #112	; 0x70
 8007614:	d01a      	beq.n	800764c <HAL_TIM_ConfigClockSource+0xa6>
 8007616:	2b70      	cmp	r3, #112	; 0x70
 8007618:	d87b      	bhi.n	8007712 <HAL_TIM_ConfigClockSource+0x16c>
 800761a:	2b60      	cmp	r3, #96	; 0x60
 800761c:	d050      	beq.n	80076c0 <HAL_TIM_ConfigClockSource+0x11a>
 800761e:	2b60      	cmp	r3, #96	; 0x60
 8007620:	d877      	bhi.n	8007712 <HAL_TIM_ConfigClockSource+0x16c>
 8007622:	2b50      	cmp	r3, #80	; 0x50
 8007624:	d03c      	beq.n	80076a0 <HAL_TIM_ConfigClockSource+0xfa>
 8007626:	2b50      	cmp	r3, #80	; 0x50
 8007628:	d873      	bhi.n	8007712 <HAL_TIM_ConfigClockSource+0x16c>
 800762a:	2b40      	cmp	r3, #64	; 0x40
 800762c:	d058      	beq.n	80076e0 <HAL_TIM_ConfigClockSource+0x13a>
 800762e:	2b40      	cmp	r3, #64	; 0x40
 8007630:	d86f      	bhi.n	8007712 <HAL_TIM_ConfigClockSource+0x16c>
 8007632:	2b30      	cmp	r3, #48	; 0x30
 8007634:	d064      	beq.n	8007700 <HAL_TIM_ConfigClockSource+0x15a>
 8007636:	2b30      	cmp	r3, #48	; 0x30
 8007638:	d86b      	bhi.n	8007712 <HAL_TIM_ConfigClockSource+0x16c>
 800763a:	2b20      	cmp	r3, #32
 800763c:	d060      	beq.n	8007700 <HAL_TIM_ConfigClockSource+0x15a>
 800763e:	2b20      	cmp	r3, #32
 8007640:	d867      	bhi.n	8007712 <HAL_TIM_ConfigClockSource+0x16c>
 8007642:	2b00      	cmp	r3, #0
 8007644:	d05c      	beq.n	8007700 <HAL_TIM_ConfigClockSource+0x15a>
 8007646:	2b10      	cmp	r3, #16
 8007648:	d05a      	beq.n	8007700 <HAL_TIM_ConfigClockSource+0x15a>
 800764a:	e062      	b.n	8007712 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6818      	ldr	r0, [r3, #0]
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	6899      	ldr	r1, [r3, #8]
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	685a      	ldr	r2, [r3, #4]
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	68db      	ldr	r3, [r3, #12]
 800765c:	f000 f9ac 	bl	80079b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	689b      	ldr	r3, [r3, #8]
 8007666:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800766e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	68ba      	ldr	r2, [r7, #8]
 8007676:	609a      	str	r2, [r3, #8]
      break;
 8007678:	e04f      	b.n	800771a <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6818      	ldr	r0, [r3, #0]
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	6899      	ldr	r1, [r3, #8]
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	685a      	ldr	r2, [r3, #4]
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	68db      	ldr	r3, [r3, #12]
 800768a:	f000 f995 	bl	80079b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	689a      	ldr	r2, [r3, #8]
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800769c:	609a      	str	r2, [r3, #8]
      break;
 800769e:	e03c      	b.n	800771a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6818      	ldr	r0, [r3, #0]
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	6859      	ldr	r1, [r3, #4]
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	68db      	ldr	r3, [r3, #12]
 80076ac:	461a      	mov	r2, r3
 80076ae:	f000 f909 	bl	80078c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	2150      	movs	r1, #80	; 0x50
 80076b8:	4618      	mov	r0, r3
 80076ba:	f000 f962 	bl	8007982 <TIM_ITRx_SetConfig>
      break;
 80076be:	e02c      	b.n	800771a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6818      	ldr	r0, [r3, #0]
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	6859      	ldr	r1, [r3, #4]
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	68db      	ldr	r3, [r3, #12]
 80076cc:	461a      	mov	r2, r3
 80076ce:	f000 f928 	bl	8007922 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	2160      	movs	r1, #96	; 0x60
 80076d8:	4618      	mov	r0, r3
 80076da:	f000 f952 	bl	8007982 <TIM_ITRx_SetConfig>
      break;
 80076de:	e01c      	b.n	800771a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6818      	ldr	r0, [r3, #0]
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	6859      	ldr	r1, [r3, #4]
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	68db      	ldr	r3, [r3, #12]
 80076ec:	461a      	mov	r2, r3
 80076ee:	f000 f8e9 	bl	80078c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	2140      	movs	r1, #64	; 0x40
 80076f8:	4618      	mov	r0, r3
 80076fa:	f000 f942 	bl	8007982 <TIM_ITRx_SetConfig>
      break;
 80076fe:	e00c      	b.n	800771a <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681a      	ldr	r2, [r3, #0]
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	4619      	mov	r1, r3
 800770a:	4610      	mov	r0, r2
 800770c:	f000 f939 	bl	8007982 <TIM_ITRx_SetConfig>
      break;
 8007710:	e003      	b.n	800771a <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007712:	2301      	movs	r3, #1
 8007714:	73fb      	strb	r3, [r7, #15]
      break;
 8007716:	e000      	b.n	800771a <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007718:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2201      	movs	r2, #1
 800771e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2200      	movs	r2, #0
 8007726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800772a:	7bfb      	ldrb	r3, [r7, #15]
}
 800772c:	4618      	mov	r0, r3
 800772e:	3710      	adds	r7, #16
 8007730:	46bd      	mov	sp, r7
 8007732:	bd80      	pop	{r7, pc}

08007734 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007734:	b480      	push	{r7}
 8007736:	b083      	sub	sp, #12
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800773c:	bf00      	nop
 800773e:	370c      	adds	r7, #12
 8007740:	46bd      	mov	sp, r7
 8007742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007746:	4770      	bx	lr

08007748 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007748:	b480      	push	{r7}
 800774a:	b083      	sub	sp, #12
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007750:	bf00      	nop
 8007752:	370c      	adds	r7, #12
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr

0800775c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800775c:	b480      	push	{r7}
 800775e:	b083      	sub	sp, #12
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007764:	bf00      	nop
 8007766:	370c      	adds	r7, #12
 8007768:	46bd      	mov	sp, r7
 800776a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776e:	4770      	bx	lr

08007770 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007770:	b480      	push	{r7}
 8007772:	b083      	sub	sp, #12
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007778:	bf00      	nop
 800777a:	370c      	adds	r7, #12
 800777c:	46bd      	mov	sp, r7
 800777e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007782:	4770      	bx	lr

08007784 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007784:	b480      	push	{r7}
 8007786:	b085      	sub	sp, #20
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
 800778c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	4a40      	ldr	r2, [pc, #256]	; (8007898 <TIM_Base_SetConfig+0x114>)
 8007798:	4293      	cmp	r3, r2
 800779a:	d013      	beq.n	80077c4 <TIM_Base_SetConfig+0x40>
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077a2:	d00f      	beq.n	80077c4 <TIM_Base_SetConfig+0x40>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	4a3d      	ldr	r2, [pc, #244]	; (800789c <TIM_Base_SetConfig+0x118>)
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d00b      	beq.n	80077c4 <TIM_Base_SetConfig+0x40>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	4a3c      	ldr	r2, [pc, #240]	; (80078a0 <TIM_Base_SetConfig+0x11c>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d007      	beq.n	80077c4 <TIM_Base_SetConfig+0x40>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	4a3b      	ldr	r2, [pc, #236]	; (80078a4 <TIM_Base_SetConfig+0x120>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d003      	beq.n	80077c4 <TIM_Base_SetConfig+0x40>
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	4a3a      	ldr	r2, [pc, #232]	; (80078a8 <TIM_Base_SetConfig+0x124>)
 80077c0:	4293      	cmp	r3, r2
 80077c2:	d108      	bne.n	80077d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	68fa      	ldr	r2, [r7, #12]
 80077d2:	4313      	orrs	r3, r2
 80077d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	4a2f      	ldr	r2, [pc, #188]	; (8007898 <TIM_Base_SetConfig+0x114>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d02b      	beq.n	8007836 <TIM_Base_SetConfig+0xb2>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077e4:	d027      	beq.n	8007836 <TIM_Base_SetConfig+0xb2>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4a2c      	ldr	r2, [pc, #176]	; (800789c <TIM_Base_SetConfig+0x118>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d023      	beq.n	8007836 <TIM_Base_SetConfig+0xb2>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	4a2b      	ldr	r2, [pc, #172]	; (80078a0 <TIM_Base_SetConfig+0x11c>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d01f      	beq.n	8007836 <TIM_Base_SetConfig+0xb2>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4a2a      	ldr	r2, [pc, #168]	; (80078a4 <TIM_Base_SetConfig+0x120>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d01b      	beq.n	8007836 <TIM_Base_SetConfig+0xb2>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	4a29      	ldr	r2, [pc, #164]	; (80078a8 <TIM_Base_SetConfig+0x124>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d017      	beq.n	8007836 <TIM_Base_SetConfig+0xb2>
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	4a28      	ldr	r2, [pc, #160]	; (80078ac <TIM_Base_SetConfig+0x128>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d013      	beq.n	8007836 <TIM_Base_SetConfig+0xb2>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	4a27      	ldr	r2, [pc, #156]	; (80078b0 <TIM_Base_SetConfig+0x12c>)
 8007812:	4293      	cmp	r3, r2
 8007814:	d00f      	beq.n	8007836 <TIM_Base_SetConfig+0xb2>
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	4a26      	ldr	r2, [pc, #152]	; (80078b4 <TIM_Base_SetConfig+0x130>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d00b      	beq.n	8007836 <TIM_Base_SetConfig+0xb2>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	4a25      	ldr	r2, [pc, #148]	; (80078b8 <TIM_Base_SetConfig+0x134>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d007      	beq.n	8007836 <TIM_Base_SetConfig+0xb2>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	4a24      	ldr	r2, [pc, #144]	; (80078bc <TIM_Base_SetConfig+0x138>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d003      	beq.n	8007836 <TIM_Base_SetConfig+0xb2>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	4a23      	ldr	r2, [pc, #140]	; (80078c0 <TIM_Base_SetConfig+0x13c>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d108      	bne.n	8007848 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800783c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	68db      	ldr	r3, [r3, #12]
 8007842:	68fa      	ldr	r2, [r7, #12]
 8007844:	4313      	orrs	r3, r2
 8007846:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	695b      	ldr	r3, [r3, #20]
 8007852:	4313      	orrs	r3, r2
 8007854:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	68fa      	ldr	r2, [r7, #12]
 800785a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	689a      	ldr	r2, [r3, #8]
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	681a      	ldr	r2, [r3, #0]
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	4a0a      	ldr	r2, [pc, #40]	; (8007898 <TIM_Base_SetConfig+0x114>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d003      	beq.n	800787c <TIM_Base_SetConfig+0xf8>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	4a0c      	ldr	r2, [pc, #48]	; (80078a8 <TIM_Base_SetConfig+0x124>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d103      	bne.n	8007884 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	691a      	ldr	r2, [r3, #16]
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2201      	movs	r2, #1
 8007888:	615a      	str	r2, [r3, #20]
}
 800788a:	bf00      	nop
 800788c:	3714      	adds	r7, #20
 800788e:	46bd      	mov	sp, r7
 8007890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007894:	4770      	bx	lr
 8007896:	bf00      	nop
 8007898:	40010000 	.word	0x40010000
 800789c:	40000400 	.word	0x40000400
 80078a0:	40000800 	.word	0x40000800
 80078a4:	40000c00 	.word	0x40000c00
 80078a8:	40010400 	.word	0x40010400
 80078ac:	40014000 	.word	0x40014000
 80078b0:	40014400 	.word	0x40014400
 80078b4:	40014800 	.word	0x40014800
 80078b8:	40001800 	.word	0x40001800
 80078bc:	40001c00 	.word	0x40001c00
 80078c0:	40002000 	.word	0x40002000

080078c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b087      	sub	sp, #28
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	60f8      	str	r0, [r7, #12]
 80078cc:	60b9      	str	r1, [r7, #8]
 80078ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	6a1b      	ldr	r3, [r3, #32]
 80078d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	6a1b      	ldr	r3, [r3, #32]
 80078da:	f023 0201 	bic.w	r2, r3, #1
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	699b      	ldr	r3, [r3, #24]
 80078e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80078ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	011b      	lsls	r3, r3, #4
 80078f4:	693a      	ldr	r2, [r7, #16]
 80078f6:	4313      	orrs	r3, r2
 80078f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80078fa:	697b      	ldr	r3, [r7, #20]
 80078fc:	f023 030a 	bic.w	r3, r3, #10
 8007900:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007902:	697a      	ldr	r2, [r7, #20]
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	4313      	orrs	r3, r2
 8007908:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	693a      	ldr	r2, [r7, #16]
 800790e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	697a      	ldr	r2, [r7, #20]
 8007914:	621a      	str	r2, [r3, #32]
}
 8007916:	bf00      	nop
 8007918:	371c      	adds	r7, #28
 800791a:	46bd      	mov	sp, r7
 800791c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007920:	4770      	bx	lr

08007922 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007922:	b480      	push	{r7}
 8007924:	b087      	sub	sp, #28
 8007926:	af00      	add	r7, sp, #0
 8007928:	60f8      	str	r0, [r7, #12]
 800792a:	60b9      	str	r1, [r7, #8]
 800792c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	6a1b      	ldr	r3, [r3, #32]
 8007932:	f023 0210 	bic.w	r2, r3, #16
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	699b      	ldr	r3, [r3, #24]
 800793e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	6a1b      	ldr	r3, [r3, #32]
 8007944:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007946:	697b      	ldr	r3, [r7, #20]
 8007948:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800794c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	031b      	lsls	r3, r3, #12
 8007952:	697a      	ldr	r2, [r7, #20]
 8007954:	4313      	orrs	r3, r2
 8007956:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800795e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	011b      	lsls	r3, r3, #4
 8007964:	693a      	ldr	r2, [r7, #16]
 8007966:	4313      	orrs	r3, r2
 8007968:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	697a      	ldr	r2, [r7, #20]
 800796e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	693a      	ldr	r2, [r7, #16]
 8007974:	621a      	str	r2, [r3, #32]
}
 8007976:	bf00      	nop
 8007978:	371c      	adds	r7, #28
 800797a:	46bd      	mov	sp, r7
 800797c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007980:	4770      	bx	lr

08007982 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007982:	b480      	push	{r7}
 8007984:	b085      	sub	sp, #20
 8007986:	af00      	add	r7, sp, #0
 8007988:	6078      	str	r0, [r7, #4]
 800798a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007998:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800799a:	683a      	ldr	r2, [r7, #0]
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	4313      	orrs	r3, r2
 80079a0:	f043 0307 	orr.w	r3, r3, #7
 80079a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	68fa      	ldr	r2, [r7, #12]
 80079aa:	609a      	str	r2, [r3, #8]
}
 80079ac:	bf00      	nop
 80079ae:	3714      	adds	r7, #20
 80079b0:	46bd      	mov	sp, r7
 80079b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b6:	4770      	bx	lr

080079b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b087      	sub	sp, #28
 80079bc:	af00      	add	r7, sp, #0
 80079be:	60f8      	str	r0, [r7, #12]
 80079c0:	60b9      	str	r1, [r7, #8]
 80079c2:	607a      	str	r2, [r7, #4]
 80079c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	689b      	ldr	r3, [r3, #8]
 80079ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80079cc:	697b      	ldr	r3, [r7, #20]
 80079ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80079d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	021a      	lsls	r2, r3, #8
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	431a      	orrs	r2, r3
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	4313      	orrs	r3, r2
 80079e0:	697a      	ldr	r2, [r7, #20]
 80079e2:	4313      	orrs	r3, r2
 80079e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	697a      	ldr	r2, [r7, #20]
 80079ea:	609a      	str	r2, [r3, #8]
}
 80079ec:	bf00      	nop
 80079ee:	371c      	adds	r7, #28
 80079f0:	46bd      	mov	sp, r7
 80079f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f6:	4770      	bx	lr

080079f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80079f8:	b480      	push	{r7}
 80079fa:	b085      	sub	sp, #20
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
 8007a00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a08:	2b01      	cmp	r3, #1
 8007a0a:	d101      	bne.n	8007a10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007a0c:	2302      	movs	r3, #2
 8007a0e:	e05a      	b.n	8007ac6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2201      	movs	r2, #1
 8007a14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2202      	movs	r2, #2
 8007a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	689b      	ldr	r3, [r3, #8]
 8007a2e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	68fa      	ldr	r2, [r7, #12]
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	68fa      	ldr	r2, [r7, #12]
 8007a48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4a21      	ldr	r2, [pc, #132]	; (8007ad4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d022      	beq.n	8007a9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a5c:	d01d      	beq.n	8007a9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	4a1d      	ldr	r2, [pc, #116]	; (8007ad8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d018      	beq.n	8007a9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	4a1b      	ldr	r2, [pc, #108]	; (8007adc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d013      	beq.n	8007a9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	4a1a      	ldr	r2, [pc, #104]	; (8007ae0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d00e      	beq.n	8007a9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	4a18      	ldr	r2, [pc, #96]	; (8007ae4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d009      	beq.n	8007a9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	4a17      	ldr	r2, [pc, #92]	; (8007ae8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d004      	beq.n	8007a9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4a15      	ldr	r2, [pc, #84]	; (8007aec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d10c      	bne.n	8007ab4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a9a:	68bb      	ldr	r3, [r7, #8]
 8007a9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007aa0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	685b      	ldr	r3, [r3, #4]
 8007aa6:	68ba      	ldr	r2, [r7, #8]
 8007aa8:	4313      	orrs	r3, r2
 8007aaa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	68ba      	ldr	r2, [r7, #8]
 8007ab2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2200      	movs	r2, #0
 8007ac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ac4:	2300      	movs	r3, #0
}
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	3714      	adds	r7, #20
 8007aca:	46bd      	mov	sp, r7
 8007acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad0:	4770      	bx	lr
 8007ad2:	bf00      	nop
 8007ad4:	40010000 	.word	0x40010000
 8007ad8:	40000400 	.word	0x40000400
 8007adc:	40000800 	.word	0x40000800
 8007ae0:	40000c00 	.word	0x40000c00
 8007ae4:	40010400 	.word	0x40010400
 8007ae8:	40014000 	.word	0x40014000
 8007aec:	40001800 	.word	0x40001800

08007af0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007af0:	b480      	push	{r7}
 8007af2:	b083      	sub	sp, #12
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007af8:	bf00      	nop
 8007afa:	370c      	adds	r7, #12
 8007afc:	46bd      	mov	sp, r7
 8007afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b02:	4770      	bx	lr

08007b04 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007b04:	b480      	push	{r7}
 8007b06:	b083      	sub	sp, #12
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b0c:	bf00      	nop
 8007b0e:	370c      	adds	r7, #12
 8007b10:	46bd      	mov	sp, r7
 8007b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b16:	4770      	bx	lr

08007b18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b082      	sub	sp, #8
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d101      	bne.n	8007b2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b26:	2301      	movs	r3, #1
 8007b28:	e03f      	b.n	8007baa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b30:	b2db      	uxtb	r3, r3
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d106      	bne.n	8007b44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f7fb face 	bl	80030e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2224      	movs	r2, #36	; 0x24
 8007b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	68da      	ldr	r2, [r3, #12]
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007b5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f000 ff9b 	bl	8008a98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	691a      	ldr	r2, [r3, #16]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007b70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	695a      	ldr	r2, [r3, #20]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007b80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	68da      	ldr	r2, [r3, #12]
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007b90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2200      	movs	r2, #0
 8007b96:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2220      	movs	r2, #32
 8007b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2220      	movs	r2, #32
 8007ba4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007ba8:	2300      	movs	r3, #0
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	3708      	adds	r7, #8
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}

08007bb2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007bb2:	b580      	push	{r7, lr}
 8007bb4:	b08a      	sub	sp, #40	; 0x28
 8007bb6:	af02      	add	r7, sp, #8
 8007bb8:	60f8      	str	r0, [r7, #12]
 8007bba:	60b9      	str	r1, [r7, #8]
 8007bbc:	603b      	str	r3, [r7, #0]
 8007bbe:	4613      	mov	r3, r2
 8007bc0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bcc:	b2db      	uxtb	r3, r3
 8007bce:	2b20      	cmp	r3, #32
 8007bd0:	d17c      	bne.n	8007ccc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d002      	beq.n	8007bde <HAL_UART_Transmit+0x2c>
 8007bd8:	88fb      	ldrh	r3, [r7, #6]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d101      	bne.n	8007be2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007bde:	2301      	movs	r3, #1
 8007be0:	e075      	b.n	8007cce <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007be8:	2b01      	cmp	r3, #1
 8007bea:	d101      	bne.n	8007bf0 <HAL_UART_Transmit+0x3e>
 8007bec:	2302      	movs	r3, #2
 8007bee:	e06e      	b.n	8007cce <HAL_UART_Transmit+0x11c>
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	2221      	movs	r2, #33	; 0x21
 8007c02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007c06:	f7fc f8ed 	bl	8003de4 <HAL_GetTick>
 8007c0a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	88fa      	ldrh	r2, [r7, #6]
 8007c10:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	88fa      	ldrh	r2, [r7, #6]
 8007c16:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	689b      	ldr	r3, [r3, #8]
 8007c1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c20:	d108      	bne.n	8007c34 <HAL_UART_Transmit+0x82>
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	691b      	ldr	r3, [r3, #16]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d104      	bne.n	8007c34 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	61bb      	str	r3, [r7, #24]
 8007c32:	e003      	b.n	8007c3c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007c34:	68bb      	ldr	r3, [r7, #8]
 8007c36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007c44:	e02a      	b.n	8007c9c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	9300      	str	r3, [sp, #0]
 8007c4a:	697b      	ldr	r3, [r7, #20]
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	2180      	movs	r1, #128	; 0x80
 8007c50:	68f8      	ldr	r0, [r7, #12]
 8007c52:	f000 fc53 	bl	80084fc <UART_WaitOnFlagUntilTimeout>
 8007c56:	4603      	mov	r3, r0
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d001      	beq.n	8007c60 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007c5c:	2303      	movs	r3, #3
 8007c5e:	e036      	b.n	8007cce <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007c60:	69fb      	ldr	r3, [r7, #28]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d10b      	bne.n	8007c7e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007c66:	69bb      	ldr	r3, [r7, #24]
 8007c68:	881b      	ldrh	r3, [r3, #0]
 8007c6a:	461a      	mov	r2, r3
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c74:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007c76:	69bb      	ldr	r3, [r7, #24]
 8007c78:	3302      	adds	r3, #2
 8007c7a:	61bb      	str	r3, [r7, #24]
 8007c7c:	e007      	b.n	8007c8e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007c7e:	69fb      	ldr	r3, [r7, #28]
 8007c80:	781a      	ldrb	r2, [r3, #0]
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007c88:	69fb      	ldr	r3, [r7, #28]
 8007c8a:	3301      	adds	r3, #1
 8007c8c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c92:	b29b      	uxth	r3, r3
 8007c94:	3b01      	subs	r3, #1
 8007c96:	b29a      	uxth	r2, r3
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007ca0:	b29b      	uxth	r3, r3
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d1cf      	bne.n	8007c46 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	9300      	str	r3, [sp, #0]
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	2200      	movs	r2, #0
 8007cae:	2140      	movs	r1, #64	; 0x40
 8007cb0:	68f8      	ldr	r0, [r7, #12]
 8007cb2:	f000 fc23 	bl	80084fc <UART_WaitOnFlagUntilTimeout>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d001      	beq.n	8007cc0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007cbc:	2303      	movs	r3, #3
 8007cbe:	e006      	b.n	8007cce <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	2220      	movs	r2, #32
 8007cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007cc8:	2300      	movs	r3, #0
 8007cca:	e000      	b.n	8007cce <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007ccc:	2302      	movs	r3, #2
  }
}
 8007cce:	4618      	mov	r0, r3
 8007cd0:	3720      	adds	r7, #32
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	bd80      	pop	{r7, pc}

08007cd6 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007cd6:	b580      	push	{r7, lr}
 8007cd8:	b08c      	sub	sp, #48	; 0x30
 8007cda:	af00      	add	r7, sp, #0
 8007cdc:	60f8      	str	r0, [r7, #12]
 8007cde:	60b9      	str	r1, [r7, #8]
 8007ce0:	4613      	mov	r3, r2
 8007ce2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007cea:	b2db      	uxtb	r3, r3
 8007cec:	2b20      	cmp	r3, #32
 8007cee:	d152      	bne.n	8007d96 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d002      	beq.n	8007cfc <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8007cf6:	88fb      	ldrh	r3, [r7, #6]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d101      	bne.n	8007d00 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	e04b      	b.n	8007d98 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d06:	2b01      	cmp	r3, #1
 8007d08:	d101      	bne.n	8007d0e <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8007d0a:	2302      	movs	r3, #2
 8007d0c:	e044      	b.n	8007d98 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	2201      	movs	r2, #1
 8007d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	2201      	movs	r2, #1
 8007d1a:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8007d1c:	88fb      	ldrh	r3, [r7, #6]
 8007d1e:	461a      	mov	r2, r3
 8007d20:	68b9      	ldr	r1, [r7, #8]
 8007d22:	68f8      	ldr	r0, [r7, #12]
 8007d24:	f000 fc58 	bl	80085d8 <UART_Start_Receive_DMA>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007d2e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d12c      	bne.n	8007d90 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d3a:	2b01      	cmp	r3, #1
 8007d3c:	d125      	bne.n	8007d8a <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007d3e:	2300      	movs	r3, #0
 8007d40:	613b      	str	r3, [r7, #16]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	613b      	str	r3, [r7, #16]
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	685b      	ldr	r3, [r3, #4]
 8007d50:	613b      	str	r3, [r7, #16]
 8007d52:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	330c      	adds	r3, #12
 8007d5a:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d5c:	69bb      	ldr	r3, [r7, #24]
 8007d5e:	e853 3f00 	ldrex	r3, [r3]
 8007d62:	617b      	str	r3, [r7, #20]
   return(result);
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	f043 0310 	orr.w	r3, r3, #16
 8007d6a:	62bb      	str	r3, [r7, #40]	; 0x28
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	330c      	adds	r3, #12
 8007d72:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d74:	627a      	str	r2, [r7, #36]	; 0x24
 8007d76:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d78:	6a39      	ldr	r1, [r7, #32]
 8007d7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d7c:	e841 2300 	strex	r3, r2, [r1]
 8007d80:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d82:	69fb      	ldr	r3, [r7, #28]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d1e5      	bne.n	8007d54 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8007d88:	e002      	b.n	8007d90 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8007d90:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007d94:	e000      	b.n	8007d98 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8007d96:	2302      	movs	r3, #2
  }
}
 8007d98:	4618      	mov	r0, r3
 8007d9a:	3730      	adds	r7, #48	; 0x30
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	bd80      	pop	{r7, pc}

08007da0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b0ba      	sub	sp, #232	; 0xe8
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	68db      	ldr	r3, [r3, #12]
 8007db8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	695b      	ldr	r3, [r3, #20]
 8007dc2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007dcc:	2300      	movs	r3, #0
 8007dce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007dd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dd6:	f003 030f 	and.w	r3, r3, #15
 8007dda:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007dde:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d10f      	bne.n	8007e06 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dea:	f003 0320 	and.w	r3, r3, #32
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d009      	beq.n	8007e06 <HAL_UART_IRQHandler+0x66>
 8007df2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007df6:	f003 0320 	and.w	r3, r3, #32
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d003      	beq.n	8007e06 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007dfe:	6878      	ldr	r0, [r7, #4]
 8007e00:	f000 fd8f 	bl	8008922 <UART_Receive_IT>
      return;
 8007e04:	e256      	b.n	80082b4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007e06:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	f000 80de 	beq.w	8007fcc <HAL_UART_IRQHandler+0x22c>
 8007e10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e14:	f003 0301 	and.w	r3, r3, #1
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d106      	bne.n	8007e2a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007e1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e20:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	f000 80d1 	beq.w	8007fcc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007e2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e2e:	f003 0301 	and.w	r3, r3, #1
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d00b      	beq.n	8007e4e <HAL_UART_IRQHandler+0xae>
 8007e36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d005      	beq.n	8007e4e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e46:	f043 0201 	orr.w	r2, r3, #1
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007e4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e52:	f003 0304 	and.w	r3, r3, #4
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d00b      	beq.n	8007e72 <HAL_UART_IRQHandler+0xd2>
 8007e5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e5e:	f003 0301 	and.w	r3, r3, #1
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d005      	beq.n	8007e72 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e6a:	f043 0202 	orr.w	r2, r3, #2
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007e72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e76:	f003 0302 	and.w	r3, r3, #2
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d00b      	beq.n	8007e96 <HAL_UART_IRQHandler+0xf6>
 8007e7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007e82:	f003 0301 	and.w	r3, r3, #1
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d005      	beq.n	8007e96 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e8e:	f043 0204 	orr.w	r2, r3, #4
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007e96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007e9a:	f003 0308 	and.w	r3, r3, #8
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d011      	beq.n	8007ec6 <HAL_UART_IRQHandler+0x126>
 8007ea2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ea6:	f003 0320 	and.w	r3, r3, #32
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d105      	bne.n	8007eba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007eae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007eb2:	f003 0301 	and.w	r3, r3, #1
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d005      	beq.n	8007ec6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ebe:	f043 0208 	orr.w	r2, r3, #8
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	f000 81ed 	beq.w	80082aa <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007ed0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ed4:	f003 0320 	and.w	r3, r3, #32
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d008      	beq.n	8007eee <HAL_UART_IRQHandler+0x14e>
 8007edc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ee0:	f003 0320 	and.w	r3, r3, #32
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d002      	beq.n	8007eee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f000 fd1a 	bl	8008922 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	695b      	ldr	r3, [r3, #20]
 8007ef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ef8:	2b40      	cmp	r3, #64	; 0x40
 8007efa:	bf0c      	ite	eq
 8007efc:	2301      	moveq	r3, #1
 8007efe:	2300      	movne	r3, #0
 8007f00:	b2db      	uxtb	r3, r3
 8007f02:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f0a:	f003 0308 	and.w	r3, r3, #8
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d103      	bne.n	8007f1a <HAL_UART_IRQHandler+0x17a>
 8007f12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d04f      	beq.n	8007fba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007f1a:	6878      	ldr	r0, [r7, #4]
 8007f1c:	f000 fc22 	bl	8008764 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	695b      	ldr	r3, [r3, #20]
 8007f26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f2a:	2b40      	cmp	r3, #64	; 0x40
 8007f2c:	d141      	bne.n	8007fb2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	3314      	adds	r3, #20
 8007f34:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f38:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007f3c:	e853 3f00 	ldrex	r3, [r3]
 8007f40:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007f44:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007f48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f4c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	3314      	adds	r3, #20
 8007f56:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007f5a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007f5e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f62:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007f66:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007f6a:	e841 2300 	strex	r3, r2, [r1]
 8007f6e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007f72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d1d9      	bne.n	8007f2e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d013      	beq.n	8007faa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f86:	4a7d      	ldr	r2, [pc, #500]	; (800817c <HAL_UART_IRQHandler+0x3dc>)
 8007f88:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f8e:	4618      	mov	r0, r3
 8007f90:	f7fc fdf2 	bl	8004b78 <HAL_DMA_Abort_IT>
 8007f94:	4603      	mov	r3, r0
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d016      	beq.n	8007fc8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007fa0:	687a      	ldr	r2, [r7, #4]
 8007fa2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007fa4:	4610      	mov	r0, r2
 8007fa6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fa8:	e00e      	b.n	8007fc8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	f000 f9a4 	bl	80082f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fb0:	e00a      	b.n	8007fc8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007fb2:	6878      	ldr	r0, [r7, #4]
 8007fb4:	f000 f9a0 	bl	80082f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fb8:	e006      	b.n	8007fc8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	f000 f99c 	bl	80082f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007fc6:	e170      	b.n	80082aa <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fc8:	bf00      	nop
    return;
 8007fca:	e16e      	b.n	80082aa <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fd0:	2b01      	cmp	r3, #1
 8007fd2:	f040 814a 	bne.w	800826a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007fd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007fda:	f003 0310 	and.w	r3, r3, #16
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	f000 8143 	beq.w	800826a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007fe4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007fe8:	f003 0310 	and.w	r3, r3, #16
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	f000 813c 	beq.w	800826a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	60bb      	str	r3, [r7, #8]
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	60bb      	str	r3, [r7, #8]
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	60bb      	str	r3, [r7, #8]
 8008006:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	695b      	ldr	r3, [r3, #20]
 800800e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008012:	2b40      	cmp	r3, #64	; 0x40
 8008014:	f040 80b4 	bne.w	8008180 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	685b      	ldr	r3, [r3, #4]
 8008020:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008024:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008028:	2b00      	cmp	r3, #0
 800802a:	f000 8140 	beq.w	80082ae <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008032:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008036:	429a      	cmp	r2, r3
 8008038:	f080 8139 	bcs.w	80082ae <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008042:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008048:	69db      	ldr	r3, [r3, #28]
 800804a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800804e:	f000 8088 	beq.w	8008162 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	330c      	adds	r3, #12
 8008058:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800805c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008060:	e853 3f00 	ldrex	r3, [r3]
 8008064:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008068:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800806c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008070:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	330c      	adds	r3, #12
 800807a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800807e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008082:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008086:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800808a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800808e:	e841 2300 	strex	r3, r2, [r1]
 8008092:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008096:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800809a:	2b00      	cmp	r3, #0
 800809c:	d1d9      	bne.n	8008052 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	3314      	adds	r3, #20
 80080a4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80080a8:	e853 3f00 	ldrex	r3, [r3]
 80080ac:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80080ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80080b0:	f023 0301 	bic.w	r3, r3, #1
 80080b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	3314      	adds	r3, #20
 80080be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80080c2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80080c6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080c8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80080ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80080ce:	e841 2300 	strex	r3, r2, [r1]
 80080d2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80080d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d1e1      	bne.n	800809e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	3314      	adds	r3, #20
 80080e0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80080e4:	e853 3f00 	ldrex	r3, [r3]
 80080e8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80080ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80080ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80080f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	3314      	adds	r3, #20
 80080fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80080fe:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008100:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008102:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008104:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008106:	e841 2300 	strex	r3, r2, [r1]
 800810a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800810c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800810e:	2b00      	cmp	r3, #0
 8008110:	d1e3      	bne.n	80080da <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2220      	movs	r2, #32
 8008116:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2200      	movs	r2, #0
 800811e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	330c      	adds	r3, #12
 8008126:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008128:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800812a:	e853 3f00 	ldrex	r3, [r3]
 800812e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008130:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008132:	f023 0310 	bic.w	r3, r3, #16
 8008136:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	330c      	adds	r3, #12
 8008140:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008144:	65ba      	str	r2, [r7, #88]	; 0x58
 8008146:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008148:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800814a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800814c:	e841 2300 	strex	r3, r2, [r1]
 8008150:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008152:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008154:	2b00      	cmp	r3, #0
 8008156:	d1e3      	bne.n	8008120 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800815c:	4618      	mov	r0, r3
 800815e:	f7fc fc9b 	bl	8004a98 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800816a:	b29b      	uxth	r3, r3
 800816c:	1ad3      	subs	r3, r2, r3
 800816e:	b29b      	uxth	r3, r3
 8008170:	4619      	mov	r1, r3
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	f7fa fac6 	bl	8002704 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008178:	e099      	b.n	80082ae <HAL_UART_IRQHandler+0x50e>
 800817a:	bf00      	nop
 800817c:	0800882b 	.word	0x0800882b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008188:	b29b      	uxth	r3, r3
 800818a:	1ad3      	subs	r3, r2, r3
 800818c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008194:	b29b      	uxth	r3, r3
 8008196:	2b00      	cmp	r3, #0
 8008198:	f000 808b 	beq.w	80082b2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800819c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	f000 8086 	beq.w	80082b2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	330c      	adds	r3, #12
 80081ac:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081b0:	e853 3f00 	ldrex	r3, [r3]
 80081b4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80081b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80081b8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80081bc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	330c      	adds	r3, #12
 80081c6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80081ca:	647a      	str	r2, [r7, #68]	; 0x44
 80081cc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ce:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80081d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80081d2:	e841 2300 	strex	r3, r2, [r1]
 80081d6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80081d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d1e3      	bne.n	80081a6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	3314      	adds	r3, #20
 80081e4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081e8:	e853 3f00 	ldrex	r3, [r3]
 80081ec:	623b      	str	r3, [r7, #32]
   return(result);
 80081ee:	6a3b      	ldr	r3, [r7, #32]
 80081f0:	f023 0301 	bic.w	r3, r3, #1
 80081f4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	3314      	adds	r3, #20
 80081fe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008202:	633a      	str	r2, [r7, #48]	; 0x30
 8008204:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008206:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008208:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800820a:	e841 2300 	strex	r3, r2, [r1]
 800820e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008212:	2b00      	cmp	r3, #0
 8008214:	d1e3      	bne.n	80081de <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2220      	movs	r2, #32
 800821a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	2200      	movs	r2, #0
 8008222:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	330c      	adds	r3, #12
 800822a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800822c:	693b      	ldr	r3, [r7, #16]
 800822e:	e853 3f00 	ldrex	r3, [r3]
 8008232:	60fb      	str	r3, [r7, #12]
   return(result);
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	f023 0310 	bic.w	r3, r3, #16
 800823a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	330c      	adds	r3, #12
 8008244:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008248:	61fa      	str	r2, [r7, #28]
 800824a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800824c:	69b9      	ldr	r1, [r7, #24]
 800824e:	69fa      	ldr	r2, [r7, #28]
 8008250:	e841 2300 	strex	r3, r2, [r1]
 8008254:	617b      	str	r3, [r7, #20]
   return(result);
 8008256:	697b      	ldr	r3, [r7, #20]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d1e3      	bne.n	8008224 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800825c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008260:	4619      	mov	r1, r3
 8008262:	6878      	ldr	r0, [r7, #4]
 8008264:	f7fa fa4e 	bl	8002704 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008268:	e023      	b.n	80082b2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800826a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800826e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008272:	2b00      	cmp	r3, #0
 8008274:	d009      	beq.n	800828a <HAL_UART_IRQHandler+0x4ea>
 8008276:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800827a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800827e:	2b00      	cmp	r3, #0
 8008280:	d003      	beq.n	800828a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f000 fae5 	bl	8008852 <UART_Transmit_IT>
    return;
 8008288:	e014      	b.n	80082b4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800828a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800828e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008292:	2b00      	cmp	r3, #0
 8008294:	d00e      	beq.n	80082b4 <HAL_UART_IRQHandler+0x514>
 8008296:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800829a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d008      	beq.n	80082b4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f000 fb25 	bl	80088f2 <UART_EndTransmit_IT>
    return;
 80082a8:	e004      	b.n	80082b4 <HAL_UART_IRQHandler+0x514>
    return;
 80082aa:	bf00      	nop
 80082ac:	e002      	b.n	80082b4 <HAL_UART_IRQHandler+0x514>
      return;
 80082ae:	bf00      	nop
 80082b0:	e000      	b.n	80082b4 <HAL_UART_IRQHandler+0x514>
      return;
 80082b2:	bf00      	nop
  }
}
 80082b4:	37e8      	adds	r7, #232	; 0xe8
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bd80      	pop	{r7, pc}
 80082ba:	bf00      	nop

080082bc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80082bc:	b480      	push	{r7}
 80082be:	b083      	sub	sp, #12
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80082c4:	bf00      	nop
 80082c6:	370c      	adds	r7, #12
 80082c8:	46bd      	mov	sp, r7
 80082ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ce:	4770      	bx	lr

080082d0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80082d0:	b480      	push	{r7}
 80082d2:	b083      	sub	sp, #12
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80082d8:	bf00      	nop
 80082da:	370c      	adds	r7, #12
 80082dc:	46bd      	mov	sp, r7
 80082de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e2:	4770      	bx	lr

080082e4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80082e4:	b480      	push	{r7}
 80082e6:	b083      	sub	sp, #12
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80082ec:	bf00      	nop
 80082ee:	370c      	adds	r7, #12
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr

080082f8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b083      	sub	sp, #12
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008300:	bf00      	nop
 8008302:	370c      	adds	r7, #12
 8008304:	46bd      	mov	sp, r7
 8008306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830a:	4770      	bx	lr

0800830c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b09c      	sub	sp, #112	; 0x70
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008318:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008324:	2b00      	cmp	r3, #0
 8008326:	d172      	bne.n	800840e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008328:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800832a:	2200      	movs	r2, #0
 800832c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800832e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	330c      	adds	r3, #12
 8008334:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008336:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008338:	e853 3f00 	ldrex	r3, [r3]
 800833c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800833e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008340:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008344:	66bb      	str	r3, [r7, #104]	; 0x68
 8008346:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	330c      	adds	r3, #12
 800834c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800834e:	65ba      	str	r2, [r7, #88]	; 0x58
 8008350:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008352:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008354:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008356:	e841 2300 	strex	r3, r2, [r1]
 800835a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800835c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800835e:	2b00      	cmp	r3, #0
 8008360:	d1e5      	bne.n	800832e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008362:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	3314      	adds	r3, #20
 8008368:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800836a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800836c:	e853 3f00 	ldrex	r3, [r3]
 8008370:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008372:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008374:	f023 0301 	bic.w	r3, r3, #1
 8008378:	667b      	str	r3, [r7, #100]	; 0x64
 800837a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	3314      	adds	r3, #20
 8008380:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008382:	647a      	str	r2, [r7, #68]	; 0x44
 8008384:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008386:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008388:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800838a:	e841 2300 	strex	r3, r2, [r1]
 800838e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008390:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008392:	2b00      	cmp	r3, #0
 8008394:	d1e5      	bne.n	8008362 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008396:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	3314      	adds	r3, #20
 800839c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800839e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083a0:	e853 3f00 	ldrex	r3, [r3]
 80083a4:	623b      	str	r3, [r7, #32]
   return(result);
 80083a6:	6a3b      	ldr	r3, [r7, #32]
 80083a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80083ac:	663b      	str	r3, [r7, #96]	; 0x60
 80083ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	3314      	adds	r3, #20
 80083b4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80083b6:	633a      	str	r2, [r7, #48]	; 0x30
 80083b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80083bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80083be:	e841 2300 	strex	r3, r2, [r1]
 80083c2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80083c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d1e5      	bne.n	8008396 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80083ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083cc:	2220      	movs	r2, #32
 80083ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083d6:	2b01      	cmp	r3, #1
 80083d8:	d119      	bne.n	800840e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	330c      	adds	r3, #12
 80083e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e2:	693b      	ldr	r3, [r7, #16]
 80083e4:	e853 3f00 	ldrex	r3, [r3]
 80083e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	f023 0310 	bic.w	r3, r3, #16
 80083f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80083f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	330c      	adds	r3, #12
 80083f8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80083fa:	61fa      	str	r2, [r7, #28]
 80083fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083fe:	69b9      	ldr	r1, [r7, #24]
 8008400:	69fa      	ldr	r2, [r7, #28]
 8008402:	e841 2300 	strex	r3, r2, [r1]
 8008406:	617b      	str	r3, [r7, #20]
   return(result);
 8008408:	697b      	ldr	r3, [r7, #20]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d1e5      	bne.n	80083da <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800840e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008412:	2b01      	cmp	r3, #1
 8008414:	d106      	bne.n	8008424 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008416:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008418:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800841a:	4619      	mov	r1, r3
 800841c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800841e:	f7fa f971 	bl	8002704 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008422:	e002      	b.n	800842a <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8008424:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008426:	f7ff ff53 	bl	80082d0 <HAL_UART_RxCpltCallback>
}
 800842a:	bf00      	nop
 800842c:	3770      	adds	r7, #112	; 0x70
 800842e:	46bd      	mov	sp, r7
 8008430:	bd80      	pop	{r7, pc}

08008432 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008432:	b580      	push	{r7, lr}
 8008434:	b084      	sub	sp, #16
 8008436:	af00      	add	r7, sp, #0
 8008438:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800843e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008444:	2b01      	cmp	r3, #1
 8008446:	d108      	bne.n	800845a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800844c:	085b      	lsrs	r3, r3, #1
 800844e:	b29b      	uxth	r3, r3
 8008450:	4619      	mov	r1, r3
 8008452:	68f8      	ldr	r0, [r7, #12]
 8008454:	f7fa f956 	bl	8002704 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008458:	e002      	b.n	8008460 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800845a:	68f8      	ldr	r0, [r7, #12]
 800845c:	f7ff ff42 	bl	80082e4 <HAL_UART_RxHalfCpltCallback>
}
 8008460:	bf00      	nop
 8008462:	3710      	adds	r7, #16
 8008464:	46bd      	mov	sp, r7
 8008466:	bd80      	pop	{r7, pc}

08008468 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b084      	sub	sp, #16
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008470:	2300      	movs	r3, #0
 8008472:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008478:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	695b      	ldr	r3, [r3, #20]
 8008480:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008484:	2b80      	cmp	r3, #128	; 0x80
 8008486:	bf0c      	ite	eq
 8008488:	2301      	moveq	r3, #1
 800848a:	2300      	movne	r3, #0
 800848c:	b2db      	uxtb	r3, r3
 800848e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008496:	b2db      	uxtb	r3, r3
 8008498:	2b21      	cmp	r3, #33	; 0x21
 800849a:	d108      	bne.n	80084ae <UART_DMAError+0x46>
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d005      	beq.n	80084ae <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	2200      	movs	r2, #0
 80084a6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80084a8:	68b8      	ldr	r0, [r7, #8]
 80084aa:	f000 f933 	bl	8008714 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	695b      	ldr	r3, [r3, #20]
 80084b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084b8:	2b40      	cmp	r3, #64	; 0x40
 80084ba:	bf0c      	ite	eq
 80084bc:	2301      	moveq	r3, #1
 80084be:	2300      	movne	r3, #0
 80084c0:	b2db      	uxtb	r3, r3
 80084c2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80084c4:	68bb      	ldr	r3, [r7, #8]
 80084c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80084ca:	b2db      	uxtb	r3, r3
 80084cc:	2b22      	cmp	r3, #34	; 0x22
 80084ce:	d108      	bne.n	80084e2 <UART_DMAError+0x7a>
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d005      	beq.n	80084e2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80084d6:	68bb      	ldr	r3, [r7, #8]
 80084d8:	2200      	movs	r2, #0
 80084da:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80084dc:	68b8      	ldr	r0, [r7, #8]
 80084de:	f000 f941 	bl	8008764 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80084e2:	68bb      	ldr	r3, [r7, #8]
 80084e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084e6:	f043 0210 	orr.w	r2, r3, #16
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80084ee:	68b8      	ldr	r0, [r7, #8]
 80084f0:	f7ff ff02 	bl	80082f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80084f4:	bf00      	nop
 80084f6:	3710      	adds	r7, #16
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}

080084fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b090      	sub	sp, #64	; 0x40
 8008500:	af00      	add	r7, sp, #0
 8008502:	60f8      	str	r0, [r7, #12]
 8008504:	60b9      	str	r1, [r7, #8]
 8008506:	603b      	str	r3, [r7, #0]
 8008508:	4613      	mov	r3, r2
 800850a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800850c:	e050      	b.n	80085b0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800850e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008514:	d04c      	beq.n	80085b0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008516:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008518:	2b00      	cmp	r3, #0
 800851a:	d007      	beq.n	800852c <UART_WaitOnFlagUntilTimeout+0x30>
 800851c:	f7fb fc62 	bl	8003de4 <HAL_GetTick>
 8008520:	4602      	mov	r2, r0
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	1ad3      	subs	r3, r2, r3
 8008526:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008528:	429a      	cmp	r2, r3
 800852a:	d241      	bcs.n	80085b0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	330c      	adds	r3, #12
 8008532:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008536:	e853 3f00 	ldrex	r3, [r3]
 800853a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800853c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800853e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008542:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	330c      	adds	r3, #12
 800854a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800854c:	637a      	str	r2, [r7, #52]	; 0x34
 800854e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008550:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008552:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008554:	e841 2300 	strex	r3, r2, [r1]
 8008558:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800855a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800855c:	2b00      	cmp	r3, #0
 800855e:	d1e5      	bne.n	800852c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	3314      	adds	r3, #20
 8008566:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	e853 3f00 	ldrex	r3, [r3]
 800856e:	613b      	str	r3, [r7, #16]
   return(result);
 8008570:	693b      	ldr	r3, [r7, #16]
 8008572:	f023 0301 	bic.w	r3, r3, #1
 8008576:	63bb      	str	r3, [r7, #56]	; 0x38
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	3314      	adds	r3, #20
 800857e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008580:	623a      	str	r2, [r7, #32]
 8008582:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008584:	69f9      	ldr	r1, [r7, #28]
 8008586:	6a3a      	ldr	r2, [r7, #32]
 8008588:	e841 2300 	strex	r3, r2, [r1]
 800858c:	61bb      	str	r3, [r7, #24]
   return(result);
 800858e:	69bb      	ldr	r3, [r7, #24]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d1e5      	bne.n	8008560 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	2220      	movs	r2, #32
 8008598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2220      	movs	r2, #32
 80085a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2200      	movs	r2, #0
 80085a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80085ac:	2303      	movs	r3, #3
 80085ae:	e00f      	b.n	80085d0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	681a      	ldr	r2, [r3, #0]
 80085b6:	68bb      	ldr	r3, [r7, #8]
 80085b8:	4013      	ands	r3, r2
 80085ba:	68ba      	ldr	r2, [r7, #8]
 80085bc:	429a      	cmp	r2, r3
 80085be:	bf0c      	ite	eq
 80085c0:	2301      	moveq	r3, #1
 80085c2:	2300      	movne	r3, #0
 80085c4:	b2db      	uxtb	r3, r3
 80085c6:	461a      	mov	r2, r3
 80085c8:	79fb      	ldrb	r3, [r7, #7]
 80085ca:	429a      	cmp	r2, r3
 80085cc:	d09f      	beq.n	800850e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80085ce:	2300      	movs	r3, #0
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	3740      	adds	r7, #64	; 0x40
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}

080085d8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b098      	sub	sp, #96	; 0x60
 80085dc:	af00      	add	r7, sp, #0
 80085de:	60f8      	str	r0, [r7, #12]
 80085e0:	60b9      	str	r1, [r7, #8]
 80085e2:	4613      	mov	r3, r2
 80085e4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80085e6:	68ba      	ldr	r2, [r7, #8]
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	88fa      	ldrh	r2, [r7, #6]
 80085f0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2200      	movs	r2, #0
 80085f6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2222      	movs	r2, #34	; 0x22
 80085fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008604:	4a40      	ldr	r2, [pc, #256]	; (8008708 <UART_Start_Receive_DMA+0x130>)
 8008606:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800860c:	4a3f      	ldr	r2, [pc, #252]	; (800870c <UART_Start_Receive_DMA+0x134>)
 800860e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008614:	4a3e      	ldr	r2, [pc, #248]	; (8008710 <UART_Start_Receive_DMA+0x138>)
 8008616:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800861c:	2200      	movs	r2, #0
 800861e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008620:	f107 0308 	add.w	r3, r7, #8
 8008624:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	3304      	adds	r3, #4
 8008630:	4619      	mov	r1, r3
 8008632:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008634:	681a      	ldr	r2, [r3, #0]
 8008636:	88fb      	ldrh	r3, [r7, #6]
 8008638:	f7fc f9d6 	bl	80049e8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800863c:	2300      	movs	r3, #0
 800863e:	613b      	str	r3, [r7, #16]
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	613b      	str	r3, [r7, #16]
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	685b      	ldr	r3, [r3, #4]
 800864e:	613b      	str	r3, [r7, #16]
 8008650:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	2200      	movs	r2, #0
 8008656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	691b      	ldr	r3, [r3, #16]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d019      	beq.n	8008696 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	330c      	adds	r3, #12
 8008668:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800866a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800866c:	e853 3f00 	ldrex	r3, [r3]
 8008670:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008672:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008674:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008678:	65bb      	str	r3, [r7, #88]	; 0x58
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	330c      	adds	r3, #12
 8008680:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008682:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008684:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008686:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8008688:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800868a:	e841 2300 	strex	r3, r2, [r1]
 800868e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008690:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008692:	2b00      	cmp	r3, #0
 8008694:	d1e5      	bne.n	8008662 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	3314      	adds	r3, #20
 800869c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800869e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086a0:	e853 3f00 	ldrex	r3, [r3]
 80086a4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80086a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086a8:	f043 0301 	orr.w	r3, r3, #1
 80086ac:	657b      	str	r3, [r7, #84]	; 0x54
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	3314      	adds	r3, #20
 80086b4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80086b6:	63ba      	str	r2, [r7, #56]	; 0x38
 80086b8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ba:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80086bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80086be:	e841 2300 	strex	r3, r2, [r1]
 80086c2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80086c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d1e5      	bne.n	8008696 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	3314      	adds	r3, #20
 80086d0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086d2:	69bb      	ldr	r3, [r7, #24]
 80086d4:	e853 3f00 	ldrex	r3, [r3]
 80086d8:	617b      	str	r3, [r7, #20]
   return(result);
 80086da:	697b      	ldr	r3, [r7, #20]
 80086dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086e0:	653b      	str	r3, [r7, #80]	; 0x50
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	3314      	adds	r3, #20
 80086e8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80086ea:	627a      	str	r2, [r7, #36]	; 0x24
 80086ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ee:	6a39      	ldr	r1, [r7, #32]
 80086f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086f2:	e841 2300 	strex	r3, r2, [r1]
 80086f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80086f8:	69fb      	ldr	r3, [r7, #28]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d1e5      	bne.n	80086ca <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80086fe:	2300      	movs	r3, #0
}
 8008700:	4618      	mov	r0, r3
 8008702:	3760      	adds	r7, #96	; 0x60
 8008704:	46bd      	mov	sp, r7
 8008706:	bd80      	pop	{r7, pc}
 8008708:	0800830d 	.word	0x0800830d
 800870c:	08008433 	.word	0x08008433
 8008710:	08008469 	.word	0x08008469

08008714 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008714:	b480      	push	{r7}
 8008716:	b089      	sub	sp, #36	; 0x24
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	330c      	adds	r3, #12
 8008722:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	e853 3f00 	ldrex	r3, [r3]
 800872a:	60bb      	str	r3, [r7, #8]
   return(result);
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008732:	61fb      	str	r3, [r7, #28]
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	330c      	adds	r3, #12
 800873a:	69fa      	ldr	r2, [r7, #28]
 800873c:	61ba      	str	r2, [r7, #24]
 800873e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008740:	6979      	ldr	r1, [r7, #20]
 8008742:	69ba      	ldr	r2, [r7, #24]
 8008744:	e841 2300 	strex	r3, r2, [r1]
 8008748:	613b      	str	r3, [r7, #16]
   return(result);
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d1e5      	bne.n	800871c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2220      	movs	r2, #32
 8008754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8008758:	bf00      	nop
 800875a:	3724      	adds	r7, #36	; 0x24
 800875c:	46bd      	mov	sp, r7
 800875e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008762:	4770      	bx	lr

08008764 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008764:	b480      	push	{r7}
 8008766:	b095      	sub	sp, #84	; 0x54
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	330c      	adds	r3, #12
 8008772:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008774:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008776:	e853 3f00 	ldrex	r3, [r3]
 800877a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800877c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800877e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008782:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	330c      	adds	r3, #12
 800878a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800878c:	643a      	str	r2, [r7, #64]	; 0x40
 800878e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008790:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008792:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008794:	e841 2300 	strex	r3, r2, [r1]
 8008798:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800879a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800879c:	2b00      	cmp	r3, #0
 800879e:	d1e5      	bne.n	800876c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	3314      	adds	r3, #20
 80087a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a8:	6a3b      	ldr	r3, [r7, #32]
 80087aa:	e853 3f00 	ldrex	r3, [r3]
 80087ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80087b0:	69fb      	ldr	r3, [r7, #28]
 80087b2:	f023 0301 	bic.w	r3, r3, #1
 80087b6:	64bb      	str	r3, [r7, #72]	; 0x48
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	3314      	adds	r3, #20
 80087be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80087c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80087c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80087c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80087c8:	e841 2300 	strex	r3, r2, [r1]
 80087cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80087ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d1e5      	bne.n	80087a0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087d8:	2b01      	cmp	r3, #1
 80087da:	d119      	bne.n	8008810 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	330c      	adds	r3, #12
 80087e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	e853 3f00 	ldrex	r3, [r3]
 80087ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	f023 0310 	bic.w	r3, r3, #16
 80087f2:	647b      	str	r3, [r7, #68]	; 0x44
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	330c      	adds	r3, #12
 80087fa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80087fc:	61ba      	str	r2, [r7, #24]
 80087fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008800:	6979      	ldr	r1, [r7, #20]
 8008802:	69ba      	ldr	r2, [r7, #24]
 8008804:	e841 2300 	strex	r3, r2, [r1]
 8008808:	613b      	str	r3, [r7, #16]
   return(result);
 800880a:	693b      	ldr	r3, [r7, #16]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d1e5      	bne.n	80087dc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2220      	movs	r2, #32
 8008814:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2200      	movs	r2, #0
 800881c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800881e:	bf00      	nop
 8008820:	3754      	adds	r7, #84	; 0x54
 8008822:	46bd      	mov	sp, r7
 8008824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008828:	4770      	bx	lr

0800882a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800882a:	b580      	push	{r7, lr}
 800882c:	b084      	sub	sp, #16
 800882e:	af00      	add	r7, sp, #0
 8008830:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008836:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2200      	movs	r2, #0
 800883c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	2200      	movs	r2, #0
 8008842:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008844:	68f8      	ldr	r0, [r7, #12]
 8008846:	f7ff fd57 	bl	80082f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800884a:	bf00      	nop
 800884c:	3710      	adds	r7, #16
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}

08008852 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008852:	b480      	push	{r7}
 8008854:	b085      	sub	sp, #20
 8008856:	af00      	add	r7, sp, #0
 8008858:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008860:	b2db      	uxtb	r3, r3
 8008862:	2b21      	cmp	r3, #33	; 0x21
 8008864:	d13e      	bne.n	80088e4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	689b      	ldr	r3, [r3, #8]
 800886a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800886e:	d114      	bne.n	800889a <UART_Transmit_IT+0x48>
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	691b      	ldr	r3, [r3, #16]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d110      	bne.n	800889a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6a1b      	ldr	r3, [r3, #32]
 800887c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	881b      	ldrh	r3, [r3, #0]
 8008882:	461a      	mov	r2, r3
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800888c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6a1b      	ldr	r3, [r3, #32]
 8008892:	1c9a      	adds	r2, r3, #2
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	621a      	str	r2, [r3, #32]
 8008898:	e008      	b.n	80088ac <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6a1b      	ldr	r3, [r3, #32]
 800889e:	1c59      	adds	r1, r3, #1
 80088a0:	687a      	ldr	r2, [r7, #4]
 80088a2:	6211      	str	r1, [r2, #32]
 80088a4:	781a      	ldrb	r2, [r3, #0]
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80088b0:	b29b      	uxth	r3, r3
 80088b2:	3b01      	subs	r3, #1
 80088b4:	b29b      	uxth	r3, r3
 80088b6:	687a      	ldr	r2, [r7, #4]
 80088b8:	4619      	mov	r1, r3
 80088ba:	84d1      	strh	r1, [r2, #38]	; 0x26
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d10f      	bne.n	80088e0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	68da      	ldr	r2, [r3, #12]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80088ce:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	68da      	ldr	r2, [r3, #12]
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80088de:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80088e0:	2300      	movs	r3, #0
 80088e2:	e000      	b.n	80088e6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80088e4:	2302      	movs	r3, #2
  }
}
 80088e6:	4618      	mov	r0, r3
 80088e8:	3714      	adds	r7, #20
 80088ea:	46bd      	mov	sp, r7
 80088ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f0:	4770      	bx	lr

080088f2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80088f2:	b580      	push	{r7, lr}
 80088f4:	b082      	sub	sp, #8
 80088f6:	af00      	add	r7, sp, #0
 80088f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	68da      	ldr	r2, [r3, #12]
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008908:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	2220      	movs	r2, #32
 800890e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008912:	6878      	ldr	r0, [r7, #4]
 8008914:	f7ff fcd2 	bl	80082bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008918:	2300      	movs	r3, #0
}
 800891a:	4618      	mov	r0, r3
 800891c:	3708      	adds	r7, #8
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}

08008922 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008922:	b580      	push	{r7, lr}
 8008924:	b08c      	sub	sp, #48	; 0x30
 8008926:	af00      	add	r7, sp, #0
 8008928:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008930:	b2db      	uxtb	r3, r3
 8008932:	2b22      	cmp	r3, #34	; 0x22
 8008934:	f040 80ab 	bne.w	8008a8e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	689b      	ldr	r3, [r3, #8]
 800893c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008940:	d117      	bne.n	8008972 <UART_Receive_IT+0x50>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	691b      	ldr	r3, [r3, #16]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d113      	bne.n	8008972 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800894a:	2300      	movs	r3, #0
 800894c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008952:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	685b      	ldr	r3, [r3, #4]
 800895a:	b29b      	uxth	r3, r3
 800895c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008960:	b29a      	uxth	r2, r3
 8008962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008964:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800896a:	1c9a      	adds	r2, r3, #2
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	629a      	str	r2, [r3, #40]	; 0x28
 8008970:	e026      	b.n	80089c0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008976:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008978:	2300      	movs	r3, #0
 800897a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	689b      	ldr	r3, [r3, #8]
 8008980:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008984:	d007      	beq.n	8008996 <UART_Receive_IT+0x74>
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	689b      	ldr	r3, [r3, #8]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d10a      	bne.n	80089a4 <UART_Receive_IT+0x82>
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	691b      	ldr	r3, [r3, #16]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d106      	bne.n	80089a4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	b2da      	uxtb	r2, r3
 800899e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089a0:	701a      	strb	r2, [r3, #0]
 80089a2:	e008      	b.n	80089b6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	685b      	ldr	r3, [r3, #4]
 80089aa:	b2db      	uxtb	r3, r3
 80089ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80089b0:	b2da      	uxtb	r2, r3
 80089b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089b4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089ba:	1c5a      	adds	r2, r3, #1
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80089c4:	b29b      	uxth	r3, r3
 80089c6:	3b01      	subs	r3, #1
 80089c8:	b29b      	uxth	r3, r3
 80089ca:	687a      	ldr	r2, [r7, #4]
 80089cc:	4619      	mov	r1, r3
 80089ce:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d15a      	bne.n	8008a8a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	68da      	ldr	r2, [r3, #12]
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	f022 0220 	bic.w	r2, r2, #32
 80089e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	68da      	ldr	r2, [r3, #12]
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80089f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	695a      	ldr	r2, [r3, #20]
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	f022 0201 	bic.w	r2, r2, #1
 8008a02:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2220      	movs	r2, #32
 8008a08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a10:	2b01      	cmp	r3, #1
 8008a12:	d135      	bne.n	8008a80 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2200      	movs	r2, #0
 8008a18:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	330c      	adds	r3, #12
 8008a20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	e853 3f00 	ldrex	r3, [r3]
 8008a28:	613b      	str	r3, [r7, #16]
   return(result);
 8008a2a:	693b      	ldr	r3, [r7, #16]
 8008a2c:	f023 0310 	bic.w	r3, r3, #16
 8008a30:	627b      	str	r3, [r7, #36]	; 0x24
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	330c      	adds	r3, #12
 8008a38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a3a:	623a      	str	r2, [r7, #32]
 8008a3c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a3e:	69f9      	ldr	r1, [r7, #28]
 8008a40:	6a3a      	ldr	r2, [r7, #32]
 8008a42:	e841 2300 	strex	r3, r2, [r1]
 8008a46:	61bb      	str	r3, [r7, #24]
   return(result);
 8008a48:	69bb      	ldr	r3, [r7, #24]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d1e5      	bne.n	8008a1a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	f003 0310 	and.w	r3, r3, #16
 8008a58:	2b10      	cmp	r3, #16
 8008a5a:	d10a      	bne.n	8008a72 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	60fb      	str	r3, [r7, #12]
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	60fb      	str	r3, [r7, #12]
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	685b      	ldr	r3, [r3, #4]
 8008a6e:	60fb      	str	r3, [r7, #12]
 8008a70:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008a76:	4619      	mov	r1, r3
 8008a78:	6878      	ldr	r0, [r7, #4]
 8008a7a:	f7f9 fe43 	bl	8002704 <HAL_UARTEx_RxEventCallback>
 8008a7e:	e002      	b.n	8008a86 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f7ff fc25 	bl	80082d0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008a86:	2300      	movs	r3, #0
 8008a88:	e002      	b.n	8008a90 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	e000      	b.n	8008a90 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008a8e:	2302      	movs	r3, #2
  }
}
 8008a90:	4618      	mov	r0, r3
 8008a92:	3730      	adds	r7, #48	; 0x30
 8008a94:	46bd      	mov	sp, r7
 8008a96:	bd80      	pop	{r7, pc}

08008a98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a9c:	b0c0      	sub	sp, #256	; 0x100
 8008a9e:	af00      	add	r7, sp, #0
 8008aa0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008aa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	691b      	ldr	r3, [r3, #16]
 8008aac:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ab4:	68d9      	ldr	r1, [r3, #12]
 8008ab6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008aba:	681a      	ldr	r2, [r3, #0]
 8008abc:	ea40 0301 	orr.w	r3, r0, r1
 8008ac0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008ac2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ac6:	689a      	ldr	r2, [r3, #8]
 8008ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008acc:	691b      	ldr	r3, [r3, #16]
 8008ace:	431a      	orrs	r2, r3
 8008ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ad4:	695b      	ldr	r3, [r3, #20]
 8008ad6:	431a      	orrs	r2, r3
 8008ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008adc:	69db      	ldr	r3, [r3, #28]
 8008ade:	4313      	orrs	r3, r2
 8008ae0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	68db      	ldr	r3, [r3, #12]
 8008aec:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008af0:	f021 010c 	bic.w	r1, r1, #12
 8008af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008af8:	681a      	ldr	r2, [r3, #0]
 8008afa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008afe:	430b      	orrs	r3, r1
 8008b00:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008b02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	695b      	ldr	r3, [r3, #20]
 8008b0a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008b0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b12:	6999      	ldr	r1, [r3, #24]
 8008b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b18:	681a      	ldr	r2, [r3, #0]
 8008b1a:	ea40 0301 	orr.w	r3, r0, r1
 8008b1e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b24:	681a      	ldr	r2, [r3, #0]
 8008b26:	4b8f      	ldr	r3, [pc, #572]	; (8008d64 <UART_SetConfig+0x2cc>)
 8008b28:	429a      	cmp	r2, r3
 8008b2a:	d005      	beq.n	8008b38 <UART_SetConfig+0xa0>
 8008b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b30:	681a      	ldr	r2, [r3, #0]
 8008b32:	4b8d      	ldr	r3, [pc, #564]	; (8008d68 <UART_SetConfig+0x2d0>)
 8008b34:	429a      	cmp	r2, r3
 8008b36:	d104      	bne.n	8008b42 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008b38:	f7fd fd74 	bl	8006624 <HAL_RCC_GetPCLK2Freq>
 8008b3c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008b40:	e003      	b.n	8008b4a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008b42:	f7fd fd5b 	bl	80065fc <HAL_RCC_GetPCLK1Freq>
 8008b46:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b4e:	69db      	ldr	r3, [r3, #28]
 8008b50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b54:	f040 810c 	bne.w	8008d70 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008b58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008b62:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008b66:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008b6a:	4622      	mov	r2, r4
 8008b6c:	462b      	mov	r3, r5
 8008b6e:	1891      	adds	r1, r2, r2
 8008b70:	65b9      	str	r1, [r7, #88]	; 0x58
 8008b72:	415b      	adcs	r3, r3
 8008b74:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008b76:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008b7a:	4621      	mov	r1, r4
 8008b7c:	eb12 0801 	adds.w	r8, r2, r1
 8008b80:	4629      	mov	r1, r5
 8008b82:	eb43 0901 	adc.w	r9, r3, r1
 8008b86:	f04f 0200 	mov.w	r2, #0
 8008b8a:	f04f 0300 	mov.w	r3, #0
 8008b8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008b92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008b96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008b9a:	4690      	mov	r8, r2
 8008b9c:	4699      	mov	r9, r3
 8008b9e:	4623      	mov	r3, r4
 8008ba0:	eb18 0303 	adds.w	r3, r8, r3
 8008ba4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008ba8:	462b      	mov	r3, r5
 8008baa:	eb49 0303 	adc.w	r3, r9, r3
 8008bae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008bb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bb6:	685b      	ldr	r3, [r3, #4]
 8008bb8:	2200      	movs	r2, #0
 8008bba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008bbe:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008bc2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008bc6:	460b      	mov	r3, r1
 8008bc8:	18db      	adds	r3, r3, r3
 8008bca:	653b      	str	r3, [r7, #80]	; 0x50
 8008bcc:	4613      	mov	r3, r2
 8008bce:	eb42 0303 	adc.w	r3, r2, r3
 8008bd2:	657b      	str	r3, [r7, #84]	; 0x54
 8008bd4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008bd8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008bdc:	f7f8 f854 	bl	8000c88 <__aeabi_uldivmod>
 8008be0:	4602      	mov	r2, r0
 8008be2:	460b      	mov	r3, r1
 8008be4:	4b61      	ldr	r3, [pc, #388]	; (8008d6c <UART_SetConfig+0x2d4>)
 8008be6:	fba3 2302 	umull	r2, r3, r3, r2
 8008bea:	095b      	lsrs	r3, r3, #5
 8008bec:	011c      	lsls	r4, r3, #4
 8008bee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008bf8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008bfc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008c00:	4642      	mov	r2, r8
 8008c02:	464b      	mov	r3, r9
 8008c04:	1891      	adds	r1, r2, r2
 8008c06:	64b9      	str	r1, [r7, #72]	; 0x48
 8008c08:	415b      	adcs	r3, r3
 8008c0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008c0c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008c10:	4641      	mov	r1, r8
 8008c12:	eb12 0a01 	adds.w	sl, r2, r1
 8008c16:	4649      	mov	r1, r9
 8008c18:	eb43 0b01 	adc.w	fp, r3, r1
 8008c1c:	f04f 0200 	mov.w	r2, #0
 8008c20:	f04f 0300 	mov.w	r3, #0
 8008c24:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008c28:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008c2c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008c30:	4692      	mov	sl, r2
 8008c32:	469b      	mov	fp, r3
 8008c34:	4643      	mov	r3, r8
 8008c36:	eb1a 0303 	adds.w	r3, sl, r3
 8008c3a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008c3e:	464b      	mov	r3, r9
 8008c40:	eb4b 0303 	adc.w	r3, fp, r3
 8008c44:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008c48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c4c:	685b      	ldr	r3, [r3, #4]
 8008c4e:	2200      	movs	r2, #0
 8008c50:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008c54:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008c58:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008c5c:	460b      	mov	r3, r1
 8008c5e:	18db      	adds	r3, r3, r3
 8008c60:	643b      	str	r3, [r7, #64]	; 0x40
 8008c62:	4613      	mov	r3, r2
 8008c64:	eb42 0303 	adc.w	r3, r2, r3
 8008c68:	647b      	str	r3, [r7, #68]	; 0x44
 8008c6a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008c6e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008c72:	f7f8 f809 	bl	8000c88 <__aeabi_uldivmod>
 8008c76:	4602      	mov	r2, r0
 8008c78:	460b      	mov	r3, r1
 8008c7a:	4611      	mov	r1, r2
 8008c7c:	4b3b      	ldr	r3, [pc, #236]	; (8008d6c <UART_SetConfig+0x2d4>)
 8008c7e:	fba3 2301 	umull	r2, r3, r3, r1
 8008c82:	095b      	lsrs	r3, r3, #5
 8008c84:	2264      	movs	r2, #100	; 0x64
 8008c86:	fb02 f303 	mul.w	r3, r2, r3
 8008c8a:	1acb      	subs	r3, r1, r3
 8008c8c:	00db      	lsls	r3, r3, #3
 8008c8e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008c92:	4b36      	ldr	r3, [pc, #216]	; (8008d6c <UART_SetConfig+0x2d4>)
 8008c94:	fba3 2302 	umull	r2, r3, r3, r2
 8008c98:	095b      	lsrs	r3, r3, #5
 8008c9a:	005b      	lsls	r3, r3, #1
 8008c9c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008ca0:	441c      	add	r4, r3
 8008ca2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008cac:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008cb0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008cb4:	4642      	mov	r2, r8
 8008cb6:	464b      	mov	r3, r9
 8008cb8:	1891      	adds	r1, r2, r2
 8008cba:	63b9      	str	r1, [r7, #56]	; 0x38
 8008cbc:	415b      	adcs	r3, r3
 8008cbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008cc0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008cc4:	4641      	mov	r1, r8
 8008cc6:	1851      	adds	r1, r2, r1
 8008cc8:	6339      	str	r1, [r7, #48]	; 0x30
 8008cca:	4649      	mov	r1, r9
 8008ccc:	414b      	adcs	r3, r1
 8008cce:	637b      	str	r3, [r7, #52]	; 0x34
 8008cd0:	f04f 0200 	mov.w	r2, #0
 8008cd4:	f04f 0300 	mov.w	r3, #0
 8008cd8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008cdc:	4659      	mov	r1, fp
 8008cde:	00cb      	lsls	r3, r1, #3
 8008ce0:	4651      	mov	r1, sl
 8008ce2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008ce6:	4651      	mov	r1, sl
 8008ce8:	00ca      	lsls	r2, r1, #3
 8008cea:	4610      	mov	r0, r2
 8008cec:	4619      	mov	r1, r3
 8008cee:	4603      	mov	r3, r0
 8008cf0:	4642      	mov	r2, r8
 8008cf2:	189b      	adds	r3, r3, r2
 8008cf4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008cf8:	464b      	mov	r3, r9
 8008cfa:	460a      	mov	r2, r1
 8008cfc:	eb42 0303 	adc.w	r3, r2, r3
 8008d00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d08:	685b      	ldr	r3, [r3, #4]
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008d10:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008d14:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008d18:	460b      	mov	r3, r1
 8008d1a:	18db      	adds	r3, r3, r3
 8008d1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8008d1e:	4613      	mov	r3, r2
 8008d20:	eb42 0303 	adc.w	r3, r2, r3
 8008d24:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008d26:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008d2a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008d2e:	f7f7 ffab 	bl	8000c88 <__aeabi_uldivmod>
 8008d32:	4602      	mov	r2, r0
 8008d34:	460b      	mov	r3, r1
 8008d36:	4b0d      	ldr	r3, [pc, #52]	; (8008d6c <UART_SetConfig+0x2d4>)
 8008d38:	fba3 1302 	umull	r1, r3, r3, r2
 8008d3c:	095b      	lsrs	r3, r3, #5
 8008d3e:	2164      	movs	r1, #100	; 0x64
 8008d40:	fb01 f303 	mul.w	r3, r1, r3
 8008d44:	1ad3      	subs	r3, r2, r3
 8008d46:	00db      	lsls	r3, r3, #3
 8008d48:	3332      	adds	r3, #50	; 0x32
 8008d4a:	4a08      	ldr	r2, [pc, #32]	; (8008d6c <UART_SetConfig+0x2d4>)
 8008d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8008d50:	095b      	lsrs	r3, r3, #5
 8008d52:	f003 0207 	and.w	r2, r3, #7
 8008d56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	4422      	add	r2, r4
 8008d5e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008d60:	e105      	b.n	8008f6e <UART_SetConfig+0x4d6>
 8008d62:	bf00      	nop
 8008d64:	40011000 	.word	0x40011000
 8008d68:	40011400 	.word	0x40011400
 8008d6c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008d70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008d74:	2200      	movs	r2, #0
 8008d76:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008d7a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008d7e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008d82:	4642      	mov	r2, r8
 8008d84:	464b      	mov	r3, r9
 8008d86:	1891      	adds	r1, r2, r2
 8008d88:	6239      	str	r1, [r7, #32]
 8008d8a:	415b      	adcs	r3, r3
 8008d8c:	627b      	str	r3, [r7, #36]	; 0x24
 8008d8e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008d92:	4641      	mov	r1, r8
 8008d94:	1854      	adds	r4, r2, r1
 8008d96:	4649      	mov	r1, r9
 8008d98:	eb43 0501 	adc.w	r5, r3, r1
 8008d9c:	f04f 0200 	mov.w	r2, #0
 8008da0:	f04f 0300 	mov.w	r3, #0
 8008da4:	00eb      	lsls	r3, r5, #3
 8008da6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008daa:	00e2      	lsls	r2, r4, #3
 8008dac:	4614      	mov	r4, r2
 8008dae:	461d      	mov	r5, r3
 8008db0:	4643      	mov	r3, r8
 8008db2:	18e3      	adds	r3, r4, r3
 8008db4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008db8:	464b      	mov	r3, r9
 8008dba:	eb45 0303 	adc.w	r3, r5, r3
 8008dbe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008dc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dc6:	685b      	ldr	r3, [r3, #4]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008dce:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008dd2:	f04f 0200 	mov.w	r2, #0
 8008dd6:	f04f 0300 	mov.w	r3, #0
 8008dda:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008dde:	4629      	mov	r1, r5
 8008de0:	008b      	lsls	r3, r1, #2
 8008de2:	4621      	mov	r1, r4
 8008de4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008de8:	4621      	mov	r1, r4
 8008dea:	008a      	lsls	r2, r1, #2
 8008dec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008df0:	f7f7 ff4a 	bl	8000c88 <__aeabi_uldivmod>
 8008df4:	4602      	mov	r2, r0
 8008df6:	460b      	mov	r3, r1
 8008df8:	4b60      	ldr	r3, [pc, #384]	; (8008f7c <UART_SetConfig+0x4e4>)
 8008dfa:	fba3 2302 	umull	r2, r3, r3, r2
 8008dfe:	095b      	lsrs	r3, r3, #5
 8008e00:	011c      	lsls	r4, r3, #4
 8008e02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008e06:	2200      	movs	r2, #0
 8008e08:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008e0c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008e10:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008e14:	4642      	mov	r2, r8
 8008e16:	464b      	mov	r3, r9
 8008e18:	1891      	adds	r1, r2, r2
 8008e1a:	61b9      	str	r1, [r7, #24]
 8008e1c:	415b      	adcs	r3, r3
 8008e1e:	61fb      	str	r3, [r7, #28]
 8008e20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008e24:	4641      	mov	r1, r8
 8008e26:	1851      	adds	r1, r2, r1
 8008e28:	6139      	str	r1, [r7, #16]
 8008e2a:	4649      	mov	r1, r9
 8008e2c:	414b      	adcs	r3, r1
 8008e2e:	617b      	str	r3, [r7, #20]
 8008e30:	f04f 0200 	mov.w	r2, #0
 8008e34:	f04f 0300 	mov.w	r3, #0
 8008e38:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008e3c:	4659      	mov	r1, fp
 8008e3e:	00cb      	lsls	r3, r1, #3
 8008e40:	4651      	mov	r1, sl
 8008e42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008e46:	4651      	mov	r1, sl
 8008e48:	00ca      	lsls	r2, r1, #3
 8008e4a:	4610      	mov	r0, r2
 8008e4c:	4619      	mov	r1, r3
 8008e4e:	4603      	mov	r3, r0
 8008e50:	4642      	mov	r2, r8
 8008e52:	189b      	adds	r3, r3, r2
 8008e54:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008e58:	464b      	mov	r3, r9
 8008e5a:	460a      	mov	r2, r1
 8008e5c:	eb42 0303 	adc.w	r3, r2, r3
 8008e60:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e68:	685b      	ldr	r3, [r3, #4]
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	67bb      	str	r3, [r7, #120]	; 0x78
 8008e6e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008e70:	f04f 0200 	mov.w	r2, #0
 8008e74:	f04f 0300 	mov.w	r3, #0
 8008e78:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008e7c:	4649      	mov	r1, r9
 8008e7e:	008b      	lsls	r3, r1, #2
 8008e80:	4641      	mov	r1, r8
 8008e82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e86:	4641      	mov	r1, r8
 8008e88:	008a      	lsls	r2, r1, #2
 8008e8a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008e8e:	f7f7 fefb 	bl	8000c88 <__aeabi_uldivmod>
 8008e92:	4602      	mov	r2, r0
 8008e94:	460b      	mov	r3, r1
 8008e96:	4b39      	ldr	r3, [pc, #228]	; (8008f7c <UART_SetConfig+0x4e4>)
 8008e98:	fba3 1302 	umull	r1, r3, r3, r2
 8008e9c:	095b      	lsrs	r3, r3, #5
 8008e9e:	2164      	movs	r1, #100	; 0x64
 8008ea0:	fb01 f303 	mul.w	r3, r1, r3
 8008ea4:	1ad3      	subs	r3, r2, r3
 8008ea6:	011b      	lsls	r3, r3, #4
 8008ea8:	3332      	adds	r3, #50	; 0x32
 8008eaa:	4a34      	ldr	r2, [pc, #208]	; (8008f7c <UART_SetConfig+0x4e4>)
 8008eac:	fba2 2303 	umull	r2, r3, r2, r3
 8008eb0:	095b      	lsrs	r3, r3, #5
 8008eb2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008eb6:	441c      	add	r4, r3
 8008eb8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	673b      	str	r3, [r7, #112]	; 0x70
 8008ec0:	677a      	str	r2, [r7, #116]	; 0x74
 8008ec2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008ec6:	4642      	mov	r2, r8
 8008ec8:	464b      	mov	r3, r9
 8008eca:	1891      	adds	r1, r2, r2
 8008ecc:	60b9      	str	r1, [r7, #8]
 8008ece:	415b      	adcs	r3, r3
 8008ed0:	60fb      	str	r3, [r7, #12]
 8008ed2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008ed6:	4641      	mov	r1, r8
 8008ed8:	1851      	adds	r1, r2, r1
 8008eda:	6039      	str	r1, [r7, #0]
 8008edc:	4649      	mov	r1, r9
 8008ede:	414b      	adcs	r3, r1
 8008ee0:	607b      	str	r3, [r7, #4]
 8008ee2:	f04f 0200 	mov.w	r2, #0
 8008ee6:	f04f 0300 	mov.w	r3, #0
 8008eea:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008eee:	4659      	mov	r1, fp
 8008ef0:	00cb      	lsls	r3, r1, #3
 8008ef2:	4651      	mov	r1, sl
 8008ef4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008ef8:	4651      	mov	r1, sl
 8008efa:	00ca      	lsls	r2, r1, #3
 8008efc:	4610      	mov	r0, r2
 8008efe:	4619      	mov	r1, r3
 8008f00:	4603      	mov	r3, r0
 8008f02:	4642      	mov	r2, r8
 8008f04:	189b      	adds	r3, r3, r2
 8008f06:	66bb      	str	r3, [r7, #104]	; 0x68
 8008f08:	464b      	mov	r3, r9
 8008f0a:	460a      	mov	r2, r1
 8008f0c:	eb42 0303 	adc.w	r3, r2, r3
 8008f10:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008f12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f16:	685b      	ldr	r3, [r3, #4]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	663b      	str	r3, [r7, #96]	; 0x60
 8008f1c:	667a      	str	r2, [r7, #100]	; 0x64
 8008f1e:	f04f 0200 	mov.w	r2, #0
 8008f22:	f04f 0300 	mov.w	r3, #0
 8008f26:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008f2a:	4649      	mov	r1, r9
 8008f2c:	008b      	lsls	r3, r1, #2
 8008f2e:	4641      	mov	r1, r8
 8008f30:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f34:	4641      	mov	r1, r8
 8008f36:	008a      	lsls	r2, r1, #2
 8008f38:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008f3c:	f7f7 fea4 	bl	8000c88 <__aeabi_uldivmod>
 8008f40:	4602      	mov	r2, r0
 8008f42:	460b      	mov	r3, r1
 8008f44:	4b0d      	ldr	r3, [pc, #52]	; (8008f7c <UART_SetConfig+0x4e4>)
 8008f46:	fba3 1302 	umull	r1, r3, r3, r2
 8008f4a:	095b      	lsrs	r3, r3, #5
 8008f4c:	2164      	movs	r1, #100	; 0x64
 8008f4e:	fb01 f303 	mul.w	r3, r1, r3
 8008f52:	1ad3      	subs	r3, r2, r3
 8008f54:	011b      	lsls	r3, r3, #4
 8008f56:	3332      	adds	r3, #50	; 0x32
 8008f58:	4a08      	ldr	r2, [pc, #32]	; (8008f7c <UART_SetConfig+0x4e4>)
 8008f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8008f5e:	095b      	lsrs	r3, r3, #5
 8008f60:	f003 020f 	and.w	r2, r3, #15
 8008f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	4422      	add	r2, r4
 8008f6c:	609a      	str	r2, [r3, #8]
}
 8008f6e:	bf00      	nop
 8008f70:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008f74:	46bd      	mov	sp, r7
 8008f76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f7a:	bf00      	nop
 8008f7c:	51eb851f 	.word	0x51eb851f

08008f80 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8008f84:	4904      	ldr	r1, [pc, #16]	; (8008f98 <MX_FATFS_Init+0x18>)
 8008f86:	4805      	ldr	r0, [pc, #20]	; (8008f9c <MX_FATFS_Init+0x1c>)
 8008f88:	f000 f8b2 	bl	80090f0 <FATFS_LinkDriver>
 8008f8c:	4603      	mov	r3, r0
 8008f8e:	461a      	mov	r2, r3
 8008f90:	4b03      	ldr	r3, [pc, #12]	; (8008fa0 <MX_FATFS_Init+0x20>)
 8008f92:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008f94:	bf00      	nop
 8008f96:	bd80      	pop	{r7, pc}
 8008f98:	2000091c 	.word	0x2000091c
 8008f9c:	2000001c 	.word	0x2000001c
 8008fa0:	20000918 	.word	0x20000918

08008fa4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b082      	sub	sp, #8
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	4603      	mov	r3, r0
 8008fac:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 8008fae:	79fb      	ldrb	r3, [r7, #7]
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	f7f8 f9db 	bl	800136c <SD_disk_initialize>
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8008fba:	4618      	mov	r0, r3
 8008fbc:	3708      	adds	r7, #8
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	bd80      	pop	{r7, pc}

08008fc2 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8008fc2:	b580      	push	{r7, lr}
 8008fc4:	b082      	sub	sp, #8
 8008fc6:	af00      	add	r7, sp, #0
 8008fc8:	4603      	mov	r3, r0
 8008fca:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	 return SD_disk_status(pdrv);
 8008fcc:	79fb      	ldrb	r3, [r7, #7]
 8008fce:	4618      	mov	r0, r3
 8008fd0:	f7f8 fab6 	bl	8001540 <SD_disk_status>
 8008fd4:	4603      	mov	r3, r0
 8008fd6:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	3708      	adds	r7, #8
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bd80      	pop	{r7, pc}

08008fe0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b084      	sub	sp, #16
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	60b9      	str	r1, [r7, #8]
 8008fe8:	607a      	str	r2, [r7, #4]
 8008fea:	603b      	str	r3, [r7, #0]
 8008fec:	4603      	mov	r3, r0
 8008fee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read(pdrv, buff, sector, count);
 8008ff0:	7bf8      	ldrb	r0, [r7, #15]
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	687a      	ldr	r2, [r7, #4]
 8008ff6:	68b9      	ldr	r1, [r7, #8]
 8008ff8:	f7f8 fab8 	bl	800156c <SD_disk_read>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	b2db      	uxtb	r3, r3
  /* USER CODE END READ */
}
 8009000:	4618      	mov	r0, r3
 8009002:	3710      	adds	r7, #16
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}

08009008 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b084      	sub	sp, #16
 800900c:	af00      	add	r7, sp, #0
 800900e:	60b9      	str	r1, [r7, #8]
 8009010:	607a      	str	r2, [r7, #4]
 8009012:	603b      	str	r3, [r7, #0]
 8009014:	4603      	mov	r3, r0
 8009016:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write(pdrv, buff, sector, count);
 8009018:	7bf8      	ldrb	r0, [r7, #15]
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	687a      	ldr	r2, [r7, #4]
 800901e:	68b9      	ldr	r1, [r7, #8]
 8009020:	f7f8 fb0e 	bl	8001640 <SD_disk_write>
 8009024:	4603      	mov	r3, r0
 8009026:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 8009028:	4618      	mov	r0, r3
 800902a:	3710      	adds	r7, #16
 800902c:	46bd      	mov	sp, r7
 800902e:	bd80      	pop	{r7, pc}

08009030 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b082      	sub	sp, #8
 8009034:	af00      	add	r7, sp, #0
 8009036:	4603      	mov	r3, r0
 8009038:	603a      	str	r2, [r7, #0]
 800903a:	71fb      	strb	r3, [r7, #7]
 800903c:	460b      	mov	r3, r1
 800903e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl(pdrv, cmd, buff);
 8009040:	79fb      	ldrb	r3, [r7, #7]
 8009042:	79b9      	ldrb	r1, [r7, #6]
 8009044:	683a      	ldr	r2, [r7, #0]
 8009046:	4618      	mov	r0, r3
 8009048:	f7f8 fb7e 	bl	8001748 <SD_disk_ioctl>
 800904c:	4603      	mov	r3, r0
 800904e:	b2db      	uxtb	r3, r3
  /* USER CODE END IOCTL */
}
 8009050:	4618      	mov	r0, r3
 8009052:	3708      	adds	r7, #8
 8009054:	46bd      	mov	sp, r7
 8009056:	bd80      	pop	{r7, pc}

08009058 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009058:	b480      	push	{r7}
 800905a:	b087      	sub	sp, #28
 800905c:	af00      	add	r7, sp, #0
 800905e:	60f8      	str	r0, [r7, #12]
 8009060:	60b9      	str	r1, [r7, #8]
 8009062:	4613      	mov	r3, r2
 8009064:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009066:	2301      	movs	r3, #1
 8009068:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800906a:	2300      	movs	r3, #0
 800906c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800906e:	4b1f      	ldr	r3, [pc, #124]	; (80090ec <FATFS_LinkDriverEx+0x94>)
 8009070:	7a5b      	ldrb	r3, [r3, #9]
 8009072:	b2db      	uxtb	r3, r3
 8009074:	2b00      	cmp	r3, #0
 8009076:	d131      	bne.n	80090dc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009078:	4b1c      	ldr	r3, [pc, #112]	; (80090ec <FATFS_LinkDriverEx+0x94>)
 800907a:	7a5b      	ldrb	r3, [r3, #9]
 800907c:	b2db      	uxtb	r3, r3
 800907e:	461a      	mov	r2, r3
 8009080:	4b1a      	ldr	r3, [pc, #104]	; (80090ec <FATFS_LinkDriverEx+0x94>)
 8009082:	2100      	movs	r1, #0
 8009084:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009086:	4b19      	ldr	r3, [pc, #100]	; (80090ec <FATFS_LinkDriverEx+0x94>)
 8009088:	7a5b      	ldrb	r3, [r3, #9]
 800908a:	b2db      	uxtb	r3, r3
 800908c:	4a17      	ldr	r2, [pc, #92]	; (80090ec <FATFS_LinkDriverEx+0x94>)
 800908e:	009b      	lsls	r3, r3, #2
 8009090:	4413      	add	r3, r2
 8009092:	68fa      	ldr	r2, [r7, #12]
 8009094:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8009096:	4b15      	ldr	r3, [pc, #84]	; (80090ec <FATFS_LinkDriverEx+0x94>)
 8009098:	7a5b      	ldrb	r3, [r3, #9]
 800909a:	b2db      	uxtb	r3, r3
 800909c:	461a      	mov	r2, r3
 800909e:	4b13      	ldr	r3, [pc, #76]	; (80090ec <FATFS_LinkDriverEx+0x94>)
 80090a0:	4413      	add	r3, r2
 80090a2:	79fa      	ldrb	r2, [r7, #7]
 80090a4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80090a6:	4b11      	ldr	r3, [pc, #68]	; (80090ec <FATFS_LinkDriverEx+0x94>)
 80090a8:	7a5b      	ldrb	r3, [r3, #9]
 80090aa:	b2db      	uxtb	r3, r3
 80090ac:	1c5a      	adds	r2, r3, #1
 80090ae:	b2d1      	uxtb	r1, r2
 80090b0:	4a0e      	ldr	r2, [pc, #56]	; (80090ec <FATFS_LinkDriverEx+0x94>)
 80090b2:	7251      	strb	r1, [r2, #9]
 80090b4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80090b6:	7dbb      	ldrb	r3, [r7, #22]
 80090b8:	3330      	adds	r3, #48	; 0x30
 80090ba:	b2da      	uxtb	r2, r3
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80090c0:	68bb      	ldr	r3, [r7, #8]
 80090c2:	3301      	adds	r3, #1
 80090c4:	223a      	movs	r2, #58	; 0x3a
 80090c6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80090c8:	68bb      	ldr	r3, [r7, #8]
 80090ca:	3302      	adds	r3, #2
 80090cc:	222f      	movs	r2, #47	; 0x2f
 80090ce:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80090d0:	68bb      	ldr	r3, [r7, #8]
 80090d2:	3303      	adds	r3, #3
 80090d4:	2200      	movs	r2, #0
 80090d6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80090d8:	2300      	movs	r3, #0
 80090da:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80090dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80090de:	4618      	mov	r0, r3
 80090e0:	371c      	adds	r7, #28
 80090e2:	46bd      	mov	sp, r7
 80090e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e8:	4770      	bx	lr
 80090ea:	bf00      	nop
 80090ec:	20000920 	.word	0x20000920

080090f0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b082      	sub	sp, #8
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
 80090f8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80090fa:	2200      	movs	r2, #0
 80090fc:	6839      	ldr	r1, [r7, #0]
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f7ff ffaa 	bl	8009058 <FATFS_LinkDriverEx>
 8009104:	4603      	mov	r3, r0
}
 8009106:	4618      	mov	r0, r3
 8009108:	3708      	adds	r7, #8
 800910a:	46bd      	mov	sp, r7
 800910c:	bd80      	pop	{r7, pc}
	...

08009110 <__errno>:
 8009110:	4b01      	ldr	r3, [pc, #4]	; (8009118 <__errno+0x8>)
 8009112:	6818      	ldr	r0, [r3, #0]
 8009114:	4770      	bx	lr
 8009116:	bf00      	nop
 8009118:	20000030 	.word	0x20000030

0800911c <__libc_init_array>:
 800911c:	b570      	push	{r4, r5, r6, lr}
 800911e:	4d0d      	ldr	r5, [pc, #52]	; (8009154 <__libc_init_array+0x38>)
 8009120:	4c0d      	ldr	r4, [pc, #52]	; (8009158 <__libc_init_array+0x3c>)
 8009122:	1b64      	subs	r4, r4, r5
 8009124:	10a4      	asrs	r4, r4, #2
 8009126:	2600      	movs	r6, #0
 8009128:	42a6      	cmp	r6, r4
 800912a:	d109      	bne.n	8009140 <__libc_init_array+0x24>
 800912c:	4d0b      	ldr	r5, [pc, #44]	; (800915c <__libc_init_array+0x40>)
 800912e:	4c0c      	ldr	r4, [pc, #48]	; (8009160 <__libc_init_array+0x44>)
 8009130:	f004 fc90 	bl	800da54 <_init>
 8009134:	1b64      	subs	r4, r4, r5
 8009136:	10a4      	asrs	r4, r4, #2
 8009138:	2600      	movs	r6, #0
 800913a:	42a6      	cmp	r6, r4
 800913c:	d105      	bne.n	800914a <__libc_init_array+0x2e>
 800913e:	bd70      	pop	{r4, r5, r6, pc}
 8009140:	f855 3b04 	ldr.w	r3, [r5], #4
 8009144:	4798      	blx	r3
 8009146:	3601      	adds	r6, #1
 8009148:	e7ee      	b.n	8009128 <__libc_init_array+0xc>
 800914a:	f855 3b04 	ldr.w	r3, [r5], #4
 800914e:	4798      	blx	r3
 8009150:	3601      	adds	r6, #1
 8009152:	e7f2      	b.n	800913a <__libc_init_array+0x1e>
 8009154:	0800e068 	.word	0x0800e068
 8009158:	0800e068 	.word	0x0800e068
 800915c:	0800e068 	.word	0x0800e068
 8009160:	0800e06c 	.word	0x0800e06c

08009164 <memcpy>:
 8009164:	440a      	add	r2, r1
 8009166:	4291      	cmp	r1, r2
 8009168:	f100 33ff 	add.w	r3, r0, #4294967295
 800916c:	d100      	bne.n	8009170 <memcpy+0xc>
 800916e:	4770      	bx	lr
 8009170:	b510      	push	{r4, lr}
 8009172:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009176:	f803 4f01 	strb.w	r4, [r3, #1]!
 800917a:	4291      	cmp	r1, r2
 800917c:	d1f9      	bne.n	8009172 <memcpy+0xe>
 800917e:	bd10      	pop	{r4, pc}

08009180 <memset>:
 8009180:	4402      	add	r2, r0
 8009182:	4603      	mov	r3, r0
 8009184:	4293      	cmp	r3, r2
 8009186:	d100      	bne.n	800918a <memset+0xa>
 8009188:	4770      	bx	lr
 800918a:	f803 1b01 	strb.w	r1, [r3], #1
 800918e:	e7f9      	b.n	8009184 <memset+0x4>

08009190 <__cvt>:
 8009190:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009194:	ec55 4b10 	vmov	r4, r5, d0
 8009198:	2d00      	cmp	r5, #0
 800919a:	460e      	mov	r6, r1
 800919c:	4619      	mov	r1, r3
 800919e:	462b      	mov	r3, r5
 80091a0:	bfbb      	ittet	lt
 80091a2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80091a6:	461d      	movlt	r5, r3
 80091a8:	2300      	movge	r3, #0
 80091aa:	232d      	movlt	r3, #45	; 0x2d
 80091ac:	700b      	strb	r3, [r1, #0]
 80091ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80091b0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80091b4:	4691      	mov	r9, r2
 80091b6:	f023 0820 	bic.w	r8, r3, #32
 80091ba:	bfbc      	itt	lt
 80091bc:	4622      	movlt	r2, r4
 80091be:	4614      	movlt	r4, r2
 80091c0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80091c4:	d005      	beq.n	80091d2 <__cvt+0x42>
 80091c6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80091ca:	d100      	bne.n	80091ce <__cvt+0x3e>
 80091cc:	3601      	adds	r6, #1
 80091ce:	2102      	movs	r1, #2
 80091d0:	e000      	b.n	80091d4 <__cvt+0x44>
 80091d2:	2103      	movs	r1, #3
 80091d4:	ab03      	add	r3, sp, #12
 80091d6:	9301      	str	r3, [sp, #4]
 80091d8:	ab02      	add	r3, sp, #8
 80091da:	9300      	str	r3, [sp, #0]
 80091dc:	ec45 4b10 	vmov	d0, r4, r5
 80091e0:	4653      	mov	r3, sl
 80091e2:	4632      	mov	r2, r6
 80091e4:	f001 fe8c 	bl	800af00 <_dtoa_r>
 80091e8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80091ec:	4607      	mov	r7, r0
 80091ee:	d102      	bne.n	80091f6 <__cvt+0x66>
 80091f0:	f019 0f01 	tst.w	r9, #1
 80091f4:	d022      	beq.n	800923c <__cvt+0xac>
 80091f6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80091fa:	eb07 0906 	add.w	r9, r7, r6
 80091fe:	d110      	bne.n	8009222 <__cvt+0x92>
 8009200:	783b      	ldrb	r3, [r7, #0]
 8009202:	2b30      	cmp	r3, #48	; 0x30
 8009204:	d10a      	bne.n	800921c <__cvt+0x8c>
 8009206:	2200      	movs	r2, #0
 8009208:	2300      	movs	r3, #0
 800920a:	4620      	mov	r0, r4
 800920c:	4629      	mov	r1, r5
 800920e:	f7f7 fc5b 	bl	8000ac8 <__aeabi_dcmpeq>
 8009212:	b918      	cbnz	r0, 800921c <__cvt+0x8c>
 8009214:	f1c6 0601 	rsb	r6, r6, #1
 8009218:	f8ca 6000 	str.w	r6, [sl]
 800921c:	f8da 3000 	ldr.w	r3, [sl]
 8009220:	4499      	add	r9, r3
 8009222:	2200      	movs	r2, #0
 8009224:	2300      	movs	r3, #0
 8009226:	4620      	mov	r0, r4
 8009228:	4629      	mov	r1, r5
 800922a:	f7f7 fc4d 	bl	8000ac8 <__aeabi_dcmpeq>
 800922e:	b108      	cbz	r0, 8009234 <__cvt+0xa4>
 8009230:	f8cd 900c 	str.w	r9, [sp, #12]
 8009234:	2230      	movs	r2, #48	; 0x30
 8009236:	9b03      	ldr	r3, [sp, #12]
 8009238:	454b      	cmp	r3, r9
 800923a:	d307      	bcc.n	800924c <__cvt+0xbc>
 800923c:	9b03      	ldr	r3, [sp, #12]
 800923e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009240:	1bdb      	subs	r3, r3, r7
 8009242:	4638      	mov	r0, r7
 8009244:	6013      	str	r3, [r2, #0]
 8009246:	b004      	add	sp, #16
 8009248:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800924c:	1c59      	adds	r1, r3, #1
 800924e:	9103      	str	r1, [sp, #12]
 8009250:	701a      	strb	r2, [r3, #0]
 8009252:	e7f0      	b.n	8009236 <__cvt+0xa6>

08009254 <__exponent>:
 8009254:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009256:	4603      	mov	r3, r0
 8009258:	2900      	cmp	r1, #0
 800925a:	bfb8      	it	lt
 800925c:	4249      	neglt	r1, r1
 800925e:	f803 2b02 	strb.w	r2, [r3], #2
 8009262:	bfb4      	ite	lt
 8009264:	222d      	movlt	r2, #45	; 0x2d
 8009266:	222b      	movge	r2, #43	; 0x2b
 8009268:	2909      	cmp	r1, #9
 800926a:	7042      	strb	r2, [r0, #1]
 800926c:	dd2a      	ble.n	80092c4 <__exponent+0x70>
 800926e:	f10d 0407 	add.w	r4, sp, #7
 8009272:	46a4      	mov	ip, r4
 8009274:	270a      	movs	r7, #10
 8009276:	46a6      	mov	lr, r4
 8009278:	460a      	mov	r2, r1
 800927a:	fb91 f6f7 	sdiv	r6, r1, r7
 800927e:	fb07 1516 	mls	r5, r7, r6, r1
 8009282:	3530      	adds	r5, #48	; 0x30
 8009284:	2a63      	cmp	r2, #99	; 0x63
 8009286:	f104 34ff 	add.w	r4, r4, #4294967295
 800928a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800928e:	4631      	mov	r1, r6
 8009290:	dcf1      	bgt.n	8009276 <__exponent+0x22>
 8009292:	3130      	adds	r1, #48	; 0x30
 8009294:	f1ae 0502 	sub.w	r5, lr, #2
 8009298:	f804 1c01 	strb.w	r1, [r4, #-1]
 800929c:	1c44      	adds	r4, r0, #1
 800929e:	4629      	mov	r1, r5
 80092a0:	4561      	cmp	r1, ip
 80092a2:	d30a      	bcc.n	80092ba <__exponent+0x66>
 80092a4:	f10d 0209 	add.w	r2, sp, #9
 80092a8:	eba2 020e 	sub.w	r2, r2, lr
 80092ac:	4565      	cmp	r5, ip
 80092ae:	bf88      	it	hi
 80092b0:	2200      	movhi	r2, #0
 80092b2:	4413      	add	r3, r2
 80092b4:	1a18      	subs	r0, r3, r0
 80092b6:	b003      	add	sp, #12
 80092b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80092be:	f804 2f01 	strb.w	r2, [r4, #1]!
 80092c2:	e7ed      	b.n	80092a0 <__exponent+0x4c>
 80092c4:	2330      	movs	r3, #48	; 0x30
 80092c6:	3130      	adds	r1, #48	; 0x30
 80092c8:	7083      	strb	r3, [r0, #2]
 80092ca:	70c1      	strb	r1, [r0, #3]
 80092cc:	1d03      	adds	r3, r0, #4
 80092ce:	e7f1      	b.n	80092b4 <__exponent+0x60>

080092d0 <_printf_float>:
 80092d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092d4:	ed2d 8b02 	vpush	{d8}
 80092d8:	b08d      	sub	sp, #52	; 0x34
 80092da:	460c      	mov	r4, r1
 80092dc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80092e0:	4616      	mov	r6, r2
 80092e2:	461f      	mov	r7, r3
 80092e4:	4605      	mov	r5, r0
 80092e6:	f003 f931 	bl	800c54c <_localeconv_r>
 80092ea:	f8d0 a000 	ldr.w	sl, [r0]
 80092ee:	4650      	mov	r0, sl
 80092f0:	f7f6 ff6e 	bl	80001d0 <strlen>
 80092f4:	2300      	movs	r3, #0
 80092f6:	930a      	str	r3, [sp, #40]	; 0x28
 80092f8:	6823      	ldr	r3, [r4, #0]
 80092fa:	9305      	str	r3, [sp, #20]
 80092fc:	f8d8 3000 	ldr.w	r3, [r8]
 8009300:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009304:	3307      	adds	r3, #7
 8009306:	f023 0307 	bic.w	r3, r3, #7
 800930a:	f103 0208 	add.w	r2, r3, #8
 800930e:	f8c8 2000 	str.w	r2, [r8]
 8009312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009316:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800931a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800931e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009322:	9307      	str	r3, [sp, #28]
 8009324:	f8cd 8018 	str.w	r8, [sp, #24]
 8009328:	ee08 0a10 	vmov	s16, r0
 800932c:	4b9f      	ldr	r3, [pc, #636]	; (80095ac <_printf_float+0x2dc>)
 800932e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009332:	f04f 32ff 	mov.w	r2, #4294967295
 8009336:	f7f7 fbf9 	bl	8000b2c <__aeabi_dcmpun>
 800933a:	bb88      	cbnz	r0, 80093a0 <_printf_float+0xd0>
 800933c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009340:	4b9a      	ldr	r3, [pc, #616]	; (80095ac <_printf_float+0x2dc>)
 8009342:	f04f 32ff 	mov.w	r2, #4294967295
 8009346:	f7f7 fbd3 	bl	8000af0 <__aeabi_dcmple>
 800934a:	bb48      	cbnz	r0, 80093a0 <_printf_float+0xd0>
 800934c:	2200      	movs	r2, #0
 800934e:	2300      	movs	r3, #0
 8009350:	4640      	mov	r0, r8
 8009352:	4649      	mov	r1, r9
 8009354:	f7f7 fbc2 	bl	8000adc <__aeabi_dcmplt>
 8009358:	b110      	cbz	r0, 8009360 <_printf_float+0x90>
 800935a:	232d      	movs	r3, #45	; 0x2d
 800935c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009360:	4b93      	ldr	r3, [pc, #588]	; (80095b0 <_printf_float+0x2e0>)
 8009362:	4894      	ldr	r0, [pc, #592]	; (80095b4 <_printf_float+0x2e4>)
 8009364:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009368:	bf94      	ite	ls
 800936a:	4698      	movls	r8, r3
 800936c:	4680      	movhi	r8, r0
 800936e:	2303      	movs	r3, #3
 8009370:	6123      	str	r3, [r4, #16]
 8009372:	9b05      	ldr	r3, [sp, #20]
 8009374:	f023 0204 	bic.w	r2, r3, #4
 8009378:	6022      	str	r2, [r4, #0]
 800937a:	f04f 0900 	mov.w	r9, #0
 800937e:	9700      	str	r7, [sp, #0]
 8009380:	4633      	mov	r3, r6
 8009382:	aa0b      	add	r2, sp, #44	; 0x2c
 8009384:	4621      	mov	r1, r4
 8009386:	4628      	mov	r0, r5
 8009388:	f000 f9d8 	bl	800973c <_printf_common>
 800938c:	3001      	adds	r0, #1
 800938e:	f040 8090 	bne.w	80094b2 <_printf_float+0x1e2>
 8009392:	f04f 30ff 	mov.w	r0, #4294967295
 8009396:	b00d      	add	sp, #52	; 0x34
 8009398:	ecbd 8b02 	vpop	{d8}
 800939c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093a0:	4642      	mov	r2, r8
 80093a2:	464b      	mov	r3, r9
 80093a4:	4640      	mov	r0, r8
 80093a6:	4649      	mov	r1, r9
 80093a8:	f7f7 fbc0 	bl	8000b2c <__aeabi_dcmpun>
 80093ac:	b140      	cbz	r0, 80093c0 <_printf_float+0xf0>
 80093ae:	464b      	mov	r3, r9
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	bfbc      	itt	lt
 80093b4:	232d      	movlt	r3, #45	; 0x2d
 80093b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80093ba:	487f      	ldr	r0, [pc, #508]	; (80095b8 <_printf_float+0x2e8>)
 80093bc:	4b7f      	ldr	r3, [pc, #508]	; (80095bc <_printf_float+0x2ec>)
 80093be:	e7d1      	b.n	8009364 <_printf_float+0x94>
 80093c0:	6863      	ldr	r3, [r4, #4]
 80093c2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80093c6:	9206      	str	r2, [sp, #24]
 80093c8:	1c5a      	adds	r2, r3, #1
 80093ca:	d13f      	bne.n	800944c <_printf_float+0x17c>
 80093cc:	2306      	movs	r3, #6
 80093ce:	6063      	str	r3, [r4, #4]
 80093d0:	9b05      	ldr	r3, [sp, #20]
 80093d2:	6861      	ldr	r1, [r4, #4]
 80093d4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80093d8:	2300      	movs	r3, #0
 80093da:	9303      	str	r3, [sp, #12]
 80093dc:	ab0a      	add	r3, sp, #40	; 0x28
 80093de:	e9cd b301 	strd	fp, r3, [sp, #4]
 80093e2:	ab09      	add	r3, sp, #36	; 0x24
 80093e4:	ec49 8b10 	vmov	d0, r8, r9
 80093e8:	9300      	str	r3, [sp, #0]
 80093ea:	6022      	str	r2, [r4, #0]
 80093ec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80093f0:	4628      	mov	r0, r5
 80093f2:	f7ff fecd 	bl	8009190 <__cvt>
 80093f6:	9b06      	ldr	r3, [sp, #24]
 80093f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80093fa:	2b47      	cmp	r3, #71	; 0x47
 80093fc:	4680      	mov	r8, r0
 80093fe:	d108      	bne.n	8009412 <_printf_float+0x142>
 8009400:	1cc8      	adds	r0, r1, #3
 8009402:	db02      	blt.n	800940a <_printf_float+0x13a>
 8009404:	6863      	ldr	r3, [r4, #4]
 8009406:	4299      	cmp	r1, r3
 8009408:	dd41      	ble.n	800948e <_printf_float+0x1be>
 800940a:	f1ab 0b02 	sub.w	fp, fp, #2
 800940e:	fa5f fb8b 	uxtb.w	fp, fp
 8009412:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009416:	d820      	bhi.n	800945a <_printf_float+0x18a>
 8009418:	3901      	subs	r1, #1
 800941a:	465a      	mov	r2, fp
 800941c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009420:	9109      	str	r1, [sp, #36]	; 0x24
 8009422:	f7ff ff17 	bl	8009254 <__exponent>
 8009426:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009428:	1813      	adds	r3, r2, r0
 800942a:	2a01      	cmp	r2, #1
 800942c:	4681      	mov	r9, r0
 800942e:	6123      	str	r3, [r4, #16]
 8009430:	dc02      	bgt.n	8009438 <_printf_float+0x168>
 8009432:	6822      	ldr	r2, [r4, #0]
 8009434:	07d2      	lsls	r2, r2, #31
 8009436:	d501      	bpl.n	800943c <_printf_float+0x16c>
 8009438:	3301      	adds	r3, #1
 800943a:	6123      	str	r3, [r4, #16]
 800943c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009440:	2b00      	cmp	r3, #0
 8009442:	d09c      	beq.n	800937e <_printf_float+0xae>
 8009444:	232d      	movs	r3, #45	; 0x2d
 8009446:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800944a:	e798      	b.n	800937e <_printf_float+0xae>
 800944c:	9a06      	ldr	r2, [sp, #24]
 800944e:	2a47      	cmp	r2, #71	; 0x47
 8009450:	d1be      	bne.n	80093d0 <_printf_float+0x100>
 8009452:	2b00      	cmp	r3, #0
 8009454:	d1bc      	bne.n	80093d0 <_printf_float+0x100>
 8009456:	2301      	movs	r3, #1
 8009458:	e7b9      	b.n	80093ce <_printf_float+0xfe>
 800945a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800945e:	d118      	bne.n	8009492 <_printf_float+0x1c2>
 8009460:	2900      	cmp	r1, #0
 8009462:	6863      	ldr	r3, [r4, #4]
 8009464:	dd0b      	ble.n	800947e <_printf_float+0x1ae>
 8009466:	6121      	str	r1, [r4, #16]
 8009468:	b913      	cbnz	r3, 8009470 <_printf_float+0x1a0>
 800946a:	6822      	ldr	r2, [r4, #0]
 800946c:	07d0      	lsls	r0, r2, #31
 800946e:	d502      	bpl.n	8009476 <_printf_float+0x1a6>
 8009470:	3301      	adds	r3, #1
 8009472:	440b      	add	r3, r1
 8009474:	6123      	str	r3, [r4, #16]
 8009476:	65a1      	str	r1, [r4, #88]	; 0x58
 8009478:	f04f 0900 	mov.w	r9, #0
 800947c:	e7de      	b.n	800943c <_printf_float+0x16c>
 800947e:	b913      	cbnz	r3, 8009486 <_printf_float+0x1b6>
 8009480:	6822      	ldr	r2, [r4, #0]
 8009482:	07d2      	lsls	r2, r2, #31
 8009484:	d501      	bpl.n	800948a <_printf_float+0x1ba>
 8009486:	3302      	adds	r3, #2
 8009488:	e7f4      	b.n	8009474 <_printf_float+0x1a4>
 800948a:	2301      	movs	r3, #1
 800948c:	e7f2      	b.n	8009474 <_printf_float+0x1a4>
 800948e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009492:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009494:	4299      	cmp	r1, r3
 8009496:	db05      	blt.n	80094a4 <_printf_float+0x1d4>
 8009498:	6823      	ldr	r3, [r4, #0]
 800949a:	6121      	str	r1, [r4, #16]
 800949c:	07d8      	lsls	r0, r3, #31
 800949e:	d5ea      	bpl.n	8009476 <_printf_float+0x1a6>
 80094a0:	1c4b      	adds	r3, r1, #1
 80094a2:	e7e7      	b.n	8009474 <_printf_float+0x1a4>
 80094a4:	2900      	cmp	r1, #0
 80094a6:	bfd4      	ite	le
 80094a8:	f1c1 0202 	rsble	r2, r1, #2
 80094ac:	2201      	movgt	r2, #1
 80094ae:	4413      	add	r3, r2
 80094b0:	e7e0      	b.n	8009474 <_printf_float+0x1a4>
 80094b2:	6823      	ldr	r3, [r4, #0]
 80094b4:	055a      	lsls	r2, r3, #21
 80094b6:	d407      	bmi.n	80094c8 <_printf_float+0x1f8>
 80094b8:	6923      	ldr	r3, [r4, #16]
 80094ba:	4642      	mov	r2, r8
 80094bc:	4631      	mov	r1, r6
 80094be:	4628      	mov	r0, r5
 80094c0:	47b8      	blx	r7
 80094c2:	3001      	adds	r0, #1
 80094c4:	d12c      	bne.n	8009520 <_printf_float+0x250>
 80094c6:	e764      	b.n	8009392 <_printf_float+0xc2>
 80094c8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80094cc:	f240 80e0 	bls.w	8009690 <_printf_float+0x3c0>
 80094d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80094d4:	2200      	movs	r2, #0
 80094d6:	2300      	movs	r3, #0
 80094d8:	f7f7 faf6 	bl	8000ac8 <__aeabi_dcmpeq>
 80094dc:	2800      	cmp	r0, #0
 80094de:	d034      	beq.n	800954a <_printf_float+0x27a>
 80094e0:	4a37      	ldr	r2, [pc, #220]	; (80095c0 <_printf_float+0x2f0>)
 80094e2:	2301      	movs	r3, #1
 80094e4:	4631      	mov	r1, r6
 80094e6:	4628      	mov	r0, r5
 80094e8:	47b8      	blx	r7
 80094ea:	3001      	adds	r0, #1
 80094ec:	f43f af51 	beq.w	8009392 <_printf_float+0xc2>
 80094f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80094f4:	429a      	cmp	r2, r3
 80094f6:	db02      	blt.n	80094fe <_printf_float+0x22e>
 80094f8:	6823      	ldr	r3, [r4, #0]
 80094fa:	07d8      	lsls	r0, r3, #31
 80094fc:	d510      	bpl.n	8009520 <_printf_float+0x250>
 80094fe:	ee18 3a10 	vmov	r3, s16
 8009502:	4652      	mov	r2, sl
 8009504:	4631      	mov	r1, r6
 8009506:	4628      	mov	r0, r5
 8009508:	47b8      	blx	r7
 800950a:	3001      	adds	r0, #1
 800950c:	f43f af41 	beq.w	8009392 <_printf_float+0xc2>
 8009510:	f04f 0800 	mov.w	r8, #0
 8009514:	f104 091a 	add.w	r9, r4, #26
 8009518:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800951a:	3b01      	subs	r3, #1
 800951c:	4543      	cmp	r3, r8
 800951e:	dc09      	bgt.n	8009534 <_printf_float+0x264>
 8009520:	6823      	ldr	r3, [r4, #0]
 8009522:	079b      	lsls	r3, r3, #30
 8009524:	f100 8105 	bmi.w	8009732 <_printf_float+0x462>
 8009528:	68e0      	ldr	r0, [r4, #12]
 800952a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800952c:	4298      	cmp	r0, r3
 800952e:	bfb8      	it	lt
 8009530:	4618      	movlt	r0, r3
 8009532:	e730      	b.n	8009396 <_printf_float+0xc6>
 8009534:	2301      	movs	r3, #1
 8009536:	464a      	mov	r2, r9
 8009538:	4631      	mov	r1, r6
 800953a:	4628      	mov	r0, r5
 800953c:	47b8      	blx	r7
 800953e:	3001      	adds	r0, #1
 8009540:	f43f af27 	beq.w	8009392 <_printf_float+0xc2>
 8009544:	f108 0801 	add.w	r8, r8, #1
 8009548:	e7e6      	b.n	8009518 <_printf_float+0x248>
 800954a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800954c:	2b00      	cmp	r3, #0
 800954e:	dc39      	bgt.n	80095c4 <_printf_float+0x2f4>
 8009550:	4a1b      	ldr	r2, [pc, #108]	; (80095c0 <_printf_float+0x2f0>)
 8009552:	2301      	movs	r3, #1
 8009554:	4631      	mov	r1, r6
 8009556:	4628      	mov	r0, r5
 8009558:	47b8      	blx	r7
 800955a:	3001      	adds	r0, #1
 800955c:	f43f af19 	beq.w	8009392 <_printf_float+0xc2>
 8009560:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009564:	4313      	orrs	r3, r2
 8009566:	d102      	bne.n	800956e <_printf_float+0x29e>
 8009568:	6823      	ldr	r3, [r4, #0]
 800956a:	07d9      	lsls	r1, r3, #31
 800956c:	d5d8      	bpl.n	8009520 <_printf_float+0x250>
 800956e:	ee18 3a10 	vmov	r3, s16
 8009572:	4652      	mov	r2, sl
 8009574:	4631      	mov	r1, r6
 8009576:	4628      	mov	r0, r5
 8009578:	47b8      	blx	r7
 800957a:	3001      	adds	r0, #1
 800957c:	f43f af09 	beq.w	8009392 <_printf_float+0xc2>
 8009580:	f04f 0900 	mov.w	r9, #0
 8009584:	f104 0a1a 	add.w	sl, r4, #26
 8009588:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800958a:	425b      	negs	r3, r3
 800958c:	454b      	cmp	r3, r9
 800958e:	dc01      	bgt.n	8009594 <_printf_float+0x2c4>
 8009590:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009592:	e792      	b.n	80094ba <_printf_float+0x1ea>
 8009594:	2301      	movs	r3, #1
 8009596:	4652      	mov	r2, sl
 8009598:	4631      	mov	r1, r6
 800959a:	4628      	mov	r0, r5
 800959c:	47b8      	blx	r7
 800959e:	3001      	adds	r0, #1
 80095a0:	f43f aef7 	beq.w	8009392 <_printf_float+0xc2>
 80095a4:	f109 0901 	add.w	r9, r9, #1
 80095a8:	e7ee      	b.n	8009588 <_printf_float+0x2b8>
 80095aa:	bf00      	nop
 80095ac:	7fefffff 	.word	0x7fefffff
 80095b0:	0800dbb8 	.word	0x0800dbb8
 80095b4:	0800dbbc 	.word	0x0800dbbc
 80095b8:	0800dbc4 	.word	0x0800dbc4
 80095bc:	0800dbc0 	.word	0x0800dbc0
 80095c0:	0800dbc8 	.word	0x0800dbc8
 80095c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80095c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80095c8:	429a      	cmp	r2, r3
 80095ca:	bfa8      	it	ge
 80095cc:	461a      	movge	r2, r3
 80095ce:	2a00      	cmp	r2, #0
 80095d0:	4691      	mov	r9, r2
 80095d2:	dc37      	bgt.n	8009644 <_printf_float+0x374>
 80095d4:	f04f 0b00 	mov.w	fp, #0
 80095d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80095dc:	f104 021a 	add.w	r2, r4, #26
 80095e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80095e2:	9305      	str	r3, [sp, #20]
 80095e4:	eba3 0309 	sub.w	r3, r3, r9
 80095e8:	455b      	cmp	r3, fp
 80095ea:	dc33      	bgt.n	8009654 <_printf_float+0x384>
 80095ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80095f0:	429a      	cmp	r2, r3
 80095f2:	db3b      	blt.n	800966c <_printf_float+0x39c>
 80095f4:	6823      	ldr	r3, [r4, #0]
 80095f6:	07da      	lsls	r2, r3, #31
 80095f8:	d438      	bmi.n	800966c <_printf_float+0x39c>
 80095fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80095fc:	9a05      	ldr	r2, [sp, #20]
 80095fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009600:	1a9a      	subs	r2, r3, r2
 8009602:	eba3 0901 	sub.w	r9, r3, r1
 8009606:	4591      	cmp	r9, r2
 8009608:	bfa8      	it	ge
 800960a:	4691      	movge	r9, r2
 800960c:	f1b9 0f00 	cmp.w	r9, #0
 8009610:	dc35      	bgt.n	800967e <_printf_float+0x3ae>
 8009612:	f04f 0800 	mov.w	r8, #0
 8009616:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800961a:	f104 0a1a 	add.w	sl, r4, #26
 800961e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009622:	1a9b      	subs	r3, r3, r2
 8009624:	eba3 0309 	sub.w	r3, r3, r9
 8009628:	4543      	cmp	r3, r8
 800962a:	f77f af79 	ble.w	8009520 <_printf_float+0x250>
 800962e:	2301      	movs	r3, #1
 8009630:	4652      	mov	r2, sl
 8009632:	4631      	mov	r1, r6
 8009634:	4628      	mov	r0, r5
 8009636:	47b8      	blx	r7
 8009638:	3001      	adds	r0, #1
 800963a:	f43f aeaa 	beq.w	8009392 <_printf_float+0xc2>
 800963e:	f108 0801 	add.w	r8, r8, #1
 8009642:	e7ec      	b.n	800961e <_printf_float+0x34e>
 8009644:	4613      	mov	r3, r2
 8009646:	4631      	mov	r1, r6
 8009648:	4642      	mov	r2, r8
 800964a:	4628      	mov	r0, r5
 800964c:	47b8      	blx	r7
 800964e:	3001      	adds	r0, #1
 8009650:	d1c0      	bne.n	80095d4 <_printf_float+0x304>
 8009652:	e69e      	b.n	8009392 <_printf_float+0xc2>
 8009654:	2301      	movs	r3, #1
 8009656:	4631      	mov	r1, r6
 8009658:	4628      	mov	r0, r5
 800965a:	9205      	str	r2, [sp, #20]
 800965c:	47b8      	blx	r7
 800965e:	3001      	adds	r0, #1
 8009660:	f43f ae97 	beq.w	8009392 <_printf_float+0xc2>
 8009664:	9a05      	ldr	r2, [sp, #20]
 8009666:	f10b 0b01 	add.w	fp, fp, #1
 800966a:	e7b9      	b.n	80095e0 <_printf_float+0x310>
 800966c:	ee18 3a10 	vmov	r3, s16
 8009670:	4652      	mov	r2, sl
 8009672:	4631      	mov	r1, r6
 8009674:	4628      	mov	r0, r5
 8009676:	47b8      	blx	r7
 8009678:	3001      	adds	r0, #1
 800967a:	d1be      	bne.n	80095fa <_printf_float+0x32a>
 800967c:	e689      	b.n	8009392 <_printf_float+0xc2>
 800967e:	9a05      	ldr	r2, [sp, #20]
 8009680:	464b      	mov	r3, r9
 8009682:	4442      	add	r2, r8
 8009684:	4631      	mov	r1, r6
 8009686:	4628      	mov	r0, r5
 8009688:	47b8      	blx	r7
 800968a:	3001      	adds	r0, #1
 800968c:	d1c1      	bne.n	8009612 <_printf_float+0x342>
 800968e:	e680      	b.n	8009392 <_printf_float+0xc2>
 8009690:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009692:	2a01      	cmp	r2, #1
 8009694:	dc01      	bgt.n	800969a <_printf_float+0x3ca>
 8009696:	07db      	lsls	r3, r3, #31
 8009698:	d538      	bpl.n	800970c <_printf_float+0x43c>
 800969a:	2301      	movs	r3, #1
 800969c:	4642      	mov	r2, r8
 800969e:	4631      	mov	r1, r6
 80096a0:	4628      	mov	r0, r5
 80096a2:	47b8      	blx	r7
 80096a4:	3001      	adds	r0, #1
 80096a6:	f43f ae74 	beq.w	8009392 <_printf_float+0xc2>
 80096aa:	ee18 3a10 	vmov	r3, s16
 80096ae:	4652      	mov	r2, sl
 80096b0:	4631      	mov	r1, r6
 80096b2:	4628      	mov	r0, r5
 80096b4:	47b8      	blx	r7
 80096b6:	3001      	adds	r0, #1
 80096b8:	f43f ae6b 	beq.w	8009392 <_printf_float+0xc2>
 80096bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80096c0:	2200      	movs	r2, #0
 80096c2:	2300      	movs	r3, #0
 80096c4:	f7f7 fa00 	bl	8000ac8 <__aeabi_dcmpeq>
 80096c8:	b9d8      	cbnz	r0, 8009702 <_printf_float+0x432>
 80096ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096cc:	f108 0201 	add.w	r2, r8, #1
 80096d0:	3b01      	subs	r3, #1
 80096d2:	4631      	mov	r1, r6
 80096d4:	4628      	mov	r0, r5
 80096d6:	47b8      	blx	r7
 80096d8:	3001      	adds	r0, #1
 80096da:	d10e      	bne.n	80096fa <_printf_float+0x42a>
 80096dc:	e659      	b.n	8009392 <_printf_float+0xc2>
 80096de:	2301      	movs	r3, #1
 80096e0:	4652      	mov	r2, sl
 80096e2:	4631      	mov	r1, r6
 80096e4:	4628      	mov	r0, r5
 80096e6:	47b8      	blx	r7
 80096e8:	3001      	adds	r0, #1
 80096ea:	f43f ae52 	beq.w	8009392 <_printf_float+0xc2>
 80096ee:	f108 0801 	add.w	r8, r8, #1
 80096f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096f4:	3b01      	subs	r3, #1
 80096f6:	4543      	cmp	r3, r8
 80096f8:	dcf1      	bgt.n	80096de <_printf_float+0x40e>
 80096fa:	464b      	mov	r3, r9
 80096fc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009700:	e6dc      	b.n	80094bc <_printf_float+0x1ec>
 8009702:	f04f 0800 	mov.w	r8, #0
 8009706:	f104 0a1a 	add.w	sl, r4, #26
 800970a:	e7f2      	b.n	80096f2 <_printf_float+0x422>
 800970c:	2301      	movs	r3, #1
 800970e:	4642      	mov	r2, r8
 8009710:	e7df      	b.n	80096d2 <_printf_float+0x402>
 8009712:	2301      	movs	r3, #1
 8009714:	464a      	mov	r2, r9
 8009716:	4631      	mov	r1, r6
 8009718:	4628      	mov	r0, r5
 800971a:	47b8      	blx	r7
 800971c:	3001      	adds	r0, #1
 800971e:	f43f ae38 	beq.w	8009392 <_printf_float+0xc2>
 8009722:	f108 0801 	add.w	r8, r8, #1
 8009726:	68e3      	ldr	r3, [r4, #12]
 8009728:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800972a:	1a5b      	subs	r3, r3, r1
 800972c:	4543      	cmp	r3, r8
 800972e:	dcf0      	bgt.n	8009712 <_printf_float+0x442>
 8009730:	e6fa      	b.n	8009528 <_printf_float+0x258>
 8009732:	f04f 0800 	mov.w	r8, #0
 8009736:	f104 0919 	add.w	r9, r4, #25
 800973a:	e7f4      	b.n	8009726 <_printf_float+0x456>

0800973c <_printf_common>:
 800973c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009740:	4616      	mov	r6, r2
 8009742:	4699      	mov	r9, r3
 8009744:	688a      	ldr	r2, [r1, #8]
 8009746:	690b      	ldr	r3, [r1, #16]
 8009748:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800974c:	4293      	cmp	r3, r2
 800974e:	bfb8      	it	lt
 8009750:	4613      	movlt	r3, r2
 8009752:	6033      	str	r3, [r6, #0]
 8009754:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009758:	4607      	mov	r7, r0
 800975a:	460c      	mov	r4, r1
 800975c:	b10a      	cbz	r2, 8009762 <_printf_common+0x26>
 800975e:	3301      	adds	r3, #1
 8009760:	6033      	str	r3, [r6, #0]
 8009762:	6823      	ldr	r3, [r4, #0]
 8009764:	0699      	lsls	r1, r3, #26
 8009766:	bf42      	ittt	mi
 8009768:	6833      	ldrmi	r3, [r6, #0]
 800976a:	3302      	addmi	r3, #2
 800976c:	6033      	strmi	r3, [r6, #0]
 800976e:	6825      	ldr	r5, [r4, #0]
 8009770:	f015 0506 	ands.w	r5, r5, #6
 8009774:	d106      	bne.n	8009784 <_printf_common+0x48>
 8009776:	f104 0a19 	add.w	sl, r4, #25
 800977a:	68e3      	ldr	r3, [r4, #12]
 800977c:	6832      	ldr	r2, [r6, #0]
 800977e:	1a9b      	subs	r3, r3, r2
 8009780:	42ab      	cmp	r3, r5
 8009782:	dc26      	bgt.n	80097d2 <_printf_common+0x96>
 8009784:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009788:	1e13      	subs	r3, r2, #0
 800978a:	6822      	ldr	r2, [r4, #0]
 800978c:	bf18      	it	ne
 800978e:	2301      	movne	r3, #1
 8009790:	0692      	lsls	r2, r2, #26
 8009792:	d42b      	bmi.n	80097ec <_printf_common+0xb0>
 8009794:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009798:	4649      	mov	r1, r9
 800979a:	4638      	mov	r0, r7
 800979c:	47c0      	blx	r8
 800979e:	3001      	adds	r0, #1
 80097a0:	d01e      	beq.n	80097e0 <_printf_common+0xa4>
 80097a2:	6823      	ldr	r3, [r4, #0]
 80097a4:	68e5      	ldr	r5, [r4, #12]
 80097a6:	6832      	ldr	r2, [r6, #0]
 80097a8:	f003 0306 	and.w	r3, r3, #6
 80097ac:	2b04      	cmp	r3, #4
 80097ae:	bf08      	it	eq
 80097b0:	1aad      	subeq	r5, r5, r2
 80097b2:	68a3      	ldr	r3, [r4, #8]
 80097b4:	6922      	ldr	r2, [r4, #16]
 80097b6:	bf0c      	ite	eq
 80097b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80097bc:	2500      	movne	r5, #0
 80097be:	4293      	cmp	r3, r2
 80097c0:	bfc4      	itt	gt
 80097c2:	1a9b      	subgt	r3, r3, r2
 80097c4:	18ed      	addgt	r5, r5, r3
 80097c6:	2600      	movs	r6, #0
 80097c8:	341a      	adds	r4, #26
 80097ca:	42b5      	cmp	r5, r6
 80097cc:	d11a      	bne.n	8009804 <_printf_common+0xc8>
 80097ce:	2000      	movs	r0, #0
 80097d0:	e008      	b.n	80097e4 <_printf_common+0xa8>
 80097d2:	2301      	movs	r3, #1
 80097d4:	4652      	mov	r2, sl
 80097d6:	4649      	mov	r1, r9
 80097d8:	4638      	mov	r0, r7
 80097da:	47c0      	blx	r8
 80097dc:	3001      	adds	r0, #1
 80097de:	d103      	bne.n	80097e8 <_printf_common+0xac>
 80097e0:	f04f 30ff 	mov.w	r0, #4294967295
 80097e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097e8:	3501      	adds	r5, #1
 80097ea:	e7c6      	b.n	800977a <_printf_common+0x3e>
 80097ec:	18e1      	adds	r1, r4, r3
 80097ee:	1c5a      	adds	r2, r3, #1
 80097f0:	2030      	movs	r0, #48	; 0x30
 80097f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80097f6:	4422      	add	r2, r4
 80097f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80097fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009800:	3302      	adds	r3, #2
 8009802:	e7c7      	b.n	8009794 <_printf_common+0x58>
 8009804:	2301      	movs	r3, #1
 8009806:	4622      	mov	r2, r4
 8009808:	4649      	mov	r1, r9
 800980a:	4638      	mov	r0, r7
 800980c:	47c0      	blx	r8
 800980e:	3001      	adds	r0, #1
 8009810:	d0e6      	beq.n	80097e0 <_printf_common+0xa4>
 8009812:	3601      	adds	r6, #1
 8009814:	e7d9      	b.n	80097ca <_printf_common+0x8e>
	...

08009818 <_printf_i>:
 8009818:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800981c:	7e0f      	ldrb	r7, [r1, #24]
 800981e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009820:	2f78      	cmp	r7, #120	; 0x78
 8009822:	4691      	mov	r9, r2
 8009824:	4680      	mov	r8, r0
 8009826:	460c      	mov	r4, r1
 8009828:	469a      	mov	sl, r3
 800982a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800982e:	d807      	bhi.n	8009840 <_printf_i+0x28>
 8009830:	2f62      	cmp	r7, #98	; 0x62
 8009832:	d80a      	bhi.n	800984a <_printf_i+0x32>
 8009834:	2f00      	cmp	r7, #0
 8009836:	f000 80d8 	beq.w	80099ea <_printf_i+0x1d2>
 800983a:	2f58      	cmp	r7, #88	; 0x58
 800983c:	f000 80a3 	beq.w	8009986 <_printf_i+0x16e>
 8009840:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009844:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009848:	e03a      	b.n	80098c0 <_printf_i+0xa8>
 800984a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800984e:	2b15      	cmp	r3, #21
 8009850:	d8f6      	bhi.n	8009840 <_printf_i+0x28>
 8009852:	a101      	add	r1, pc, #4	; (adr r1, 8009858 <_printf_i+0x40>)
 8009854:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009858:	080098b1 	.word	0x080098b1
 800985c:	080098c5 	.word	0x080098c5
 8009860:	08009841 	.word	0x08009841
 8009864:	08009841 	.word	0x08009841
 8009868:	08009841 	.word	0x08009841
 800986c:	08009841 	.word	0x08009841
 8009870:	080098c5 	.word	0x080098c5
 8009874:	08009841 	.word	0x08009841
 8009878:	08009841 	.word	0x08009841
 800987c:	08009841 	.word	0x08009841
 8009880:	08009841 	.word	0x08009841
 8009884:	080099d1 	.word	0x080099d1
 8009888:	080098f5 	.word	0x080098f5
 800988c:	080099b3 	.word	0x080099b3
 8009890:	08009841 	.word	0x08009841
 8009894:	08009841 	.word	0x08009841
 8009898:	080099f3 	.word	0x080099f3
 800989c:	08009841 	.word	0x08009841
 80098a0:	080098f5 	.word	0x080098f5
 80098a4:	08009841 	.word	0x08009841
 80098a8:	08009841 	.word	0x08009841
 80098ac:	080099bb 	.word	0x080099bb
 80098b0:	682b      	ldr	r3, [r5, #0]
 80098b2:	1d1a      	adds	r2, r3, #4
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	602a      	str	r2, [r5, #0]
 80098b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80098bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80098c0:	2301      	movs	r3, #1
 80098c2:	e0a3      	b.n	8009a0c <_printf_i+0x1f4>
 80098c4:	6820      	ldr	r0, [r4, #0]
 80098c6:	6829      	ldr	r1, [r5, #0]
 80098c8:	0606      	lsls	r6, r0, #24
 80098ca:	f101 0304 	add.w	r3, r1, #4
 80098ce:	d50a      	bpl.n	80098e6 <_printf_i+0xce>
 80098d0:	680e      	ldr	r6, [r1, #0]
 80098d2:	602b      	str	r3, [r5, #0]
 80098d4:	2e00      	cmp	r6, #0
 80098d6:	da03      	bge.n	80098e0 <_printf_i+0xc8>
 80098d8:	232d      	movs	r3, #45	; 0x2d
 80098da:	4276      	negs	r6, r6
 80098dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80098e0:	485e      	ldr	r0, [pc, #376]	; (8009a5c <_printf_i+0x244>)
 80098e2:	230a      	movs	r3, #10
 80098e4:	e019      	b.n	800991a <_printf_i+0x102>
 80098e6:	680e      	ldr	r6, [r1, #0]
 80098e8:	602b      	str	r3, [r5, #0]
 80098ea:	f010 0f40 	tst.w	r0, #64	; 0x40
 80098ee:	bf18      	it	ne
 80098f0:	b236      	sxthne	r6, r6
 80098f2:	e7ef      	b.n	80098d4 <_printf_i+0xbc>
 80098f4:	682b      	ldr	r3, [r5, #0]
 80098f6:	6820      	ldr	r0, [r4, #0]
 80098f8:	1d19      	adds	r1, r3, #4
 80098fa:	6029      	str	r1, [r5, #0]
 80098fc:	0601      	lsls	r1, r0, #24
 80098fe:	d501      	bpl.n	8009904 <_printf_i+0xec>
 8009900:	681e      	ldr	r6, [r3, #0]
 8009902:	e002      	b.n	800990a <_printf_i+0xf2>
 8009904:	0646      	lsls	r6, r0, #25
 8009906:	d5fb      	bpl.n	8009900 <_printf_i+0xe8>
 8009908:	881e      	ldrh	r6, [r3, #0]
 800990a:	4854      	ldr	r0, [pc, #336]	; (8009a5c <_printf_i+0x244>)
 800990c:	2f6f      	cmp	r7, #111	; 0x6f
 800990e:	bf0c      	ite	eq
 8009910:	2308      	moveq	r3, #8
 8009912:	230a      	movne	r3, #10
 8009914:	2100      	movs	r1, #0
 8009916:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800991a:	6865      	ldr	r5, [r4, #4]
 800991c:	60a5      	str	r5, [r4, #8]
 800991e:	2d00      	cmp	r5, #0
 8009920:	bfa2      	ittt	ge
 8009922:	6821      	ldrge	r1, [r4, #0]
 8009924:	f021 0104 	bicge.w	r1, r1, #4
 8009928:	6021      	strge	r1, [r4, #0]
 800992a:	b90e      	cbnz	r6, 8009930 <_printf_i+0x118>
 800992c:	2d00      	cmp	r5, #0
 800992e:	d04d      	beq.n	80099cc <_printf_i+0x1b4>
 8009930:	4615      	mov	r5, r2
 8009932:	fbb6 f1f3 	udiv	r1, r6, r3
 8009936:	fb03 6711 	mls	r7, r3, r1, r6
 800993a:	5dc7      	ldrb	r7, [r0, r7]
 800993c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009940:	4637      	mov	r7, r6
 8009942:	42bb      	cmp	r3, r7
 8009944:	460e      	mov	r6, r1
 8009946:	d9f4      	bls.n	8009932 <_printf_i+0x11a>
 8009948:	2b08      	cmp	r3, #8
 800994a:	d10b      	bne.n	8009964 <_printf_i+0x14c>
 800994c:	6823      	ldr	r3, [r4, #0]
 800994e:	07de      	lsls	r6, r3, #31
 8009950:	d508      	bpl.n	8009964 <_printf_i+0x14c>
 8009952:	6923      	ldr	r3, [r4, #16]
 8009954:	6861      	ldr	r1, [r4, #4]
 8009956:	4299      	cmp	r1, r3
 8009958:	bfde      	ittt	le
 800995a:	2330      	movle	r3, #48	; 0x30
 800995c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009960:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009964:	1b52      	subs	r2, r2, r5
 8009966:	6122      	str	r2, [r4, #16]
 8009968:	f8cd a000 	str.w	sl, [sp]
 800996c:	464b      	mov	r3, r9
 800996e:	aa03      	add	r2, sp, #12
 8009970:	4621      	mov	r1, r4
 8009972:	4640      	mov	r0, r8
 8009974:	f7ff fee2 	bl	800973c <_printf_common>
 8009978:	3001      	adds	r0, #1
 800997a:	d14c      	bne.n	8009a16 <_printf_i+0x1fe>
 800997c:	f04f 30ff 	mov.w	r0, #4294967295
 8009980:	b004      	add	sp, #16
 8009982:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009986:	4835      	ldr	r0, [pc, #212]	; (8009a5c <_printf_i+0x244>)
 8009988:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800998c:	6829      	ldr	r1, [r5, #0]
 800998e:	6823      	ldr	r3, [r4, #0]
 8009990:	f851 6b04 	ldr.w	r6, [r1], #4
 8009994:	6029      	str	r1, [r5, #0]
 8009996:	061d      	lsls	r5, r3, #24
 8009998:	d514      	bpl.n	80099c4 <_printf_i+0x1ac>
 800999a:	07df      	lsls	r7, r3, #31
 800999c:	bf44      	itt	mi
 800999e:	f043 0320 	orrmi.w	r3, r3, #32
 80099a2:	6023      	strmi	r3, [r4, #0]
 80099a4:	b91e      	cbnz	r6, 80099ae <_printf_i+0x196>
 80099a6:	6823      	ldr	r3, [r4, #0]
 80099a8:	f023 0320 	bic.w	r3, r3, #32
 80099ac:	6023      	str	r3, [r4, #0]
 80099ae:	2310      	movs	r3, #16
 80099b0:	e7b0      	b.n	8009914 <_printf_i+0xfc>
 80099b2:	6823      	ldr	r3, [r4, #0]
 80099b4:	f043 0320 	orr.w	r3, r3, #32
 80099b8:	6023      	str	r3, [r4, #0]
 80099ba:	2378      	movs	r3, #120	; 0x78
 80099bc:	4828      	ldr	r0, [pc, #160]	; (8009a60 <_printf_i+0x248>)
 80099be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80099c2:	e7e3      	b.n	800998c <_printf_i+0x174>
 80099c4:	0659      	lsls	r1, r3, #25
 80099c6:	bf48      	it	mi
 80099c8:	b2b6      	uxthmi	r6, r6
 80099ca:	e7e6      	b.n	800999a <_printf_i+0x182>
 80099cc:	4615      	mov	r5, r2
 80099ce:	e7bb      	b.n	8009948 <_printf_i+0x130>
 80099d0:	682b      	ldr	r3, [r5, #0]
 80099d2:	6826      	ldr	r6, [r4, #0]
 80099d4:	6961      	ldr	r1, [r4, #20]
 80099d6:	1d18      	adds	r0, r3, #4
 80099d8:	6028      	str	r0, [r5, #0]
 80099da:	0635      	lsls	r5, r6, #24
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	d501      	bpl.n	80099e4 <_printf_i+0x1cc>
 80099e0:	6019      	str	r1, [r3, #0]
 80099e2:	e002      	b.n	80099ea <_printf_i+0x1d2>
 80099e4:	0670      	lsls	r0, r6, #25
 80099e6:	d5fb      	bpl.n	80099e0 <_printf_i+0x1c8>
 80099e8:	8019      	strh	r1, [r3, #0]
 80099ea:	2300      	movs	r3, #0
 80099ec:	6123      	str	r3, [r4, #16]
 80099ee:	4615      	mov	r5, r2
 80099f0:	e7ba      	b.n	8009968 <_printf_i+0x150>
 80099f2:	682b      	ldr	r3, [r5, #0]
 80099f4:	1d1a      	adds	r2, r3, #4
 80099f6:	602a      	str	r2, [r5, #0]
 80099f8:	681d      	ldr	r5, [r3, #0]
 80099fa:	6862      	ldr	r2, [r4, #4]
 80099fc:	2100      	movs	r1, #0
 80099fe:	4628      	mov	r0, r5
 8009a00:	f7f6 fbee 	bl	80001e0 <memchr>
 8009a04:	b108      	cbz	r0, 8009a0a <_printf_i+0x1f2>
 8009a06:	1b40      	subs	r0, r0, r5
 8009a08:	6060      	str	r0, [r4, #4]
 8009a0a:	6863      	ldr	r3, [r4, #4]
 8009a0c:	6123      	str	r3, [r4, #16]
 8009a0e:	2300      	movs	r3, #0
 8009a10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a14:	e7a8      	b.n	8009968 <_printf_i+0x150>
 8009a16:	6923      	ldr	r3, [r4, #16]
 8009a18:	462a      	mov	r2, r5
 8009a1a:	4649      	mov	r1, r9
 8009a1c:	4640      	mov	r0, r8
 8009a1e:	47d0      	blx	sl
 8009a20:	3001      	adds	r0, #1
 8009a22:	d0ab      	beq.n	800997c <_printf_i+0x164>
 8009a24:	6823      	ldr	r3, [r4, #0]
 8009a26:	079b      	lsls	r3, r3, #30
 8009a28:	d413      	bmi.n	8009a52 <_printf_i+0x23a>
 8009a2a:	68e0      	ldr	r0, [r4, #12]
 8009a2c:	9b03      	ldr	r3, [sp, #12]
 8009a2e:	4298      	cmp	r0, r3
 8009a30:	bfb8      	it	lt
 8009a32:	4618      	movlt	r0, r3
 8009a34:	e7a4      	b.n	8009980 <_printf_i+0x168>
 8009a36:	2301      	movs	r3, #1
 8009a38:	4632      	mov	r2, r6
 8009a3a:	4649      	mov	r1, r9
 8009a3c:	4640      	mov	r0, r8
 8009a3e:	47d0      	blx	sl
 8009a40:	3001      	adds	r0, #1
 8009a42:	d09b      	beq.n	800997c <_printf_i+0x164>
 8009a44:	3501      	adds	r5, #1
 8009a46:	68e3      	ldr	r3, [r4, #12]
 8009a48:	9903      	ldr	r1, [sp, #12]
 8009a4a:	1a5b      	subs	r3, r3, r1
 8009a4c:	42ab      	cmp	r3, r5
 8009a4e:	dcf2      	bgt.n	8009a36 <_printf_i+0x21e>
 8009a50:	e7eb      	b.n	8009a2a <_printf_i+0x212>
 8009a52:	2500      	movs	r5, #0
 8009a54:	f104 0619 	add.w	r6, r4, #25
 8009a58:	e7f5      	b.n	8009a46 <_printf_i+0x22e>
 8009a5a:	bf00      	nop
 8009a5c:	0800dbca 	.word	0x0800dbca
 8009a60:	0800dbdb 	.word	0x0800dbdb

08009a64 <_scanf_float>:
 8009a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a68:	b087      	sub	sp, #28
 8009a6a:	4617      	mov	r7, r2
 8009a6c:	9303      	str	r3, [sp, #12]
 8009a6e:	688b      	ldr	r3, [r1, #8]
 8009a70:	1e5a      	subs	r2, r3, #1
 8009a72:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009a76:	bf83      	ittte	hi
 8009a78:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009a7c:	195b      	addhi	r3, r3, r5
 8009a7e:	9302      	strhi	r3, [sp, #8]
 8009a80:	2300      	movls	r3, #0
 8009a82:	bf86      	itte	hi
 8009a84:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009a88:	608b      	strhi	r3, [r1, #8]
 8009a8a:	9302      	strls	r3, [sp, #8]
 8009a8c:	680b      	ldr	r3, [r1, #0]
 8009a8e:	468b      	mov	fp, r1
 8009a90:	2500      	movs	r5, #0
 8009a92:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009a96:	f84b 3b1c 	str.w	r3, [fp], #28
 8009a9a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009a9e:	4680      	mov	r8, r0
 8009aa0:	460c      	mov	r4, r1
 8009aa2:	465e      	mov	r6, fp
 8009aa4:	46aa      	mov	sl, r5
 8009aa6:	46a9      	mov	r9, r5
 8009aa8:	9501      	str	r5, [sp, #4]
 8009aaa:	68a2      	ldr	r2, [r4, #8]
 8009aac:	b152      	cbz	r2, 8009ac4 <_scanf_float+0x60>
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	781b      	ldrb	r3, [r3, #0]
 8009ab2:	2b4e      	cmp	r3, #78	; 0x4e
 8009ab4:	d864      	bhi.n	8009b80 <_scanf_float+0x11c>
 8009ab6:	2b40      	cmp	r3, #64	; 0x40
 8009ab8:	d83c      	bhi.n	8009b34 <_scanf_float+0xd0>
 8009aba:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009abe:	b2c8      	uxtb	r0, r1
 8009ac0:	280e      	cmp	r0, #14
 8009ac2:	d93a      	bls.n	8009b3a <_scanf_float+0xd6>
 8009ac4:	f1b9 0f00 	cmp.w	r9, #0
 8009ac8:	d003      	beq.n	8009ad2 <_scanf_float+0x6e>
 8009aca:	6823      	ldr	r3, [r4, #0]
 8009acc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009ad0:	6023      	str	r3, [r4, #0]
 8009ad2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009ad6:	f1ba 0f01 	cmp.w	sl, #1
 8009ada:	f200 8113 	bhi.w	8009d04 <_scanf_float+0x2a0>
 8009ade:	455e      	cmp	r6, fp
 8009ae0:	f200 8105 	bhi.w	8009cee <_scanf_float+0x28a>
 8009ae4:	2501      	movs	r5, #1
 8009ae6:	4628      	mov	r0, r5
 8009ae8:	b007      	add	sp, #28
 8009aea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009aee:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009af2:	2a0d      	cmp	r2, #13
 8009af4:	d8e6      	bhi.n	8009ac4 <_scanf_float+0x60>
 8009af6:	a101      	add	r1, pc, #4	; (adr r1, 8009afc <_scanf_float+0x98>)
 8009af8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009afc:	08009c3b 	.word	0x08009c3b
 8009b00:	08009ac5 	.word	0x08009ac5
 8009b04:	08009ac5 	.word	0x08009ac5
 8009b08:	08009ac5 	.word	0x08009ac5
 8009b0c:	08009c9b 	.word	0x08009c9b
 8009b10:	08009c73 	.word	0x08009c73
 8009b14:	08009ac5 	.word	0x08009ac5
 8009b18:	08009ac5 	.word	0x08009ac5
 8009b1c:	08009c49 	.word	0x08009c49
 8009b20:	08009ac5 	.word	0x08009ac5
 8009b24:	08009ac5 	.word	0x08009ac5
 8009b28:	08009ac5 	.word	0x08009ac5
 8009b2c:	08009ac5 	.word	0x08009ac5
 8009b30:	08009c01 	.word	0x08009c01
 8009b34:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009b38:	e7db      	b.n	8009af2 <_scanf_float+0x8e>
 8009b3a:	290e      	cmp	r1, #14
 8009b3c:	d8c2      	bhi.n	8009ac4 <_scanf_float+0x60>
 8009b3e:	a001      	add	r0, pc, #4	; (adr r0, 8009b44 <_scanf_float+0xe0>)
 8009b40:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009b44:	08009bf3 	.word	0x08009bf3
 8009b48:	08009ac5 	.word	0x08009ac5
 8009b4c:	08009bf3 	.word	0x08009bf3
 8009b50:	08009c87 	.word	0x08009c87
 8009b54:	08009ac5 	.word	0x08009ac5
 8009b58:	08009ba1 	.word	0x08009ba1
 8009b5c:	08009bdd 	.word	0x08009bdd
 8009b60:	08009bdd 	.word	0x08009bdd
 8009b64:	08009bdd 	.word	0x08009bdd
 8009b68:	08009bdd 	.word	0x08009bdd
 8009b6c:	08009bdd 	.word	0x08009bdd
 8009b70:	08009bdd 	.word	0x08009bdd
 8009b74:	08009bdd 	.word	0x08009bdd
 8009b78:	08009bdd 	.word	0x08009bdd
 8009b7c:	08009bdd 	.word	0x08009bdd
 8009b80:	2b6e      	cmp	r3, #110	; 0x6e
 8009b82:	d809      	bhi.n	8009b98 <_scanf_float+0x134>
 8009b84:	2b60      	cmp	r3, #96	; 0x60
 8009b86:	d8b2      	bhi.n	8009aee <_scanf_float+0x8a>
 8009b88:	2b54      	cmp	r3, #84	; 0x54
 8009b8a:	d077      	beq.n	8009c7c <_scanf_float+0x218>
 8009b8c:	2b59      	cmp	r3, #89	; 0x59
 8009b8e:	d199      	bne.n	8009ac4 <_scanf_float+0x60>
 8009b90:	2d07      	cmp	r5, #7
 8009b92:	d197      	bne.n	8009ac4 <_scanf_float+0x60>
 8009b94:	2508      	movs	r5, #8
 8009b96:	e029      	b.n	8009bec <_scanf_float+0x188>
 8009b98:	2b74      	cmp	r3, #116	; 0x74
 8009b9a:	d06f      	beq.n	8009c7c <_scanf_float+0x218>
 8009b9c:	2b79      	cmp	r3, #121	; 0x79
 8009b9e:	e7f6      	b.n	8009b8e <_scanf_float+0x12a>
 8009ba0:	6821      	ldr	r1, [r4, #0]
 8009ba2:	05c8      	lsls	r0, r1, #23
 8009ba4:	d51a      	bpl.n	8009bdc <_scanf_float+0x178>
 8009ba6:	9b02      	ldr	r3, [sp, #8]
 8009ba8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009bac:	6021      	str	r1, [r4, #0]
 8009bae:	f109 0901 	add.w	r9, r9, #1
 8009bb2:	b11b      	cbz	r3, 8009bbc <_scanf_float+0x158>
 8009bb4:	3b01      	subs	r3, #1
 8009bb6:	3201      	adds	r2, #1
 8009bb8:	9302      	str	r3, [sp, #8]
 8009bba:	60a2      	str	r2, [r4, #8]
 8009bbc:	68a3      	ldr	r3, [r4, #8]
 8009bbe:	3b01      	subs	r3, #1
 8009bc0:	60a3      	str	r3, [r4, #8]
 8009bc2:	6923      	ldr	r3, [r4, #16]
 8009bc4:	3301      	adds	r3, #1
 8009bc6:	6123      	str	r3, [r4, #16]
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	3b01      	subs	r3, #1
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	607b      	str	r3, [r7, #4]
 8009bd0:	f340 8084 	ble.w	8009cdc <_scanf_float+0x278>
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	3301      	adds	r3, #1
 8009bd8:	603b      	str	r3, [r7, #0]
 8009bda:	e766      	b.n	8009aaa <_scanf_float+0x46>
 8009bdc:	eb1a 0f05 	cmn.w	sl, r5
 8009be0:	f47f af70 	bne.w	8009ac4 <_scanf_float+0x60>
 8009be4:	6822      	ldr	r2, [r4, #0]
 8009be6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009bea:	6022      	str	r2, [r4, #0]
 8009bec:	f806 3b01 	strb.w	r3, [r6], #1
 8009bf0:	e7e4      	b.n	8009bbc <_scanf_float+0x158>
 8009bf2:	6822      	ldr	r2, [r4, #0]
 8009bf4:	0610      	lsls	r0, r2, #24
 8009bf6:	f57f af65 	bpl.w	8009ac4 <_scanf_float+0x60>
 8009bfa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009bfe:	e7f4      	b.n	8009bea <_scanf_float+0x186>
 8009c00:	f1ba 0f00 	cmp.w	sl, #0
 8009c04:	d10e      	bne.n	8009c24 <_scanf_float+0x1c0>
 8009c06:	f1b9 0f00 	cmp.w	r9, #0
 8009c0a:	d10e      	bne.n	8009c2a <_scanf_float+0x1c6>
 8009c0c:	6822      	ldr	r2, [r4, #0]
 8009c0e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009c12:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009c16:	d108      	bne.n	8009c2a <_scanf_float+0x1c6>
 8009c18:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009c1c:	6022      	str	r2, [r4, #0]
 8009c1e:	f04f 0a01 	mov.w	sl, #1
 8009c22:	e7e3      	b.n	8009bec <_scanf_float+0x188>
 8009c24:	f1ba 0f02 	cmp.w	sl, #2
 8009c28:	d055      	beq.n	8009cd6 <_scanf_float+0x272>
 8009c2a:	2d01      	cmp	r5, #1
 8009c2c:	d002      	beq.n	8009c34 <_scanf_float+0x1d0>
 8009c2e:	2d04      	cmp	r5, #4
 8009c30:	f47f af48 	bne.w	8009ac4 <_scanf_float+0x60>
 8009c34:	3501      	adds	r5, #1
 8009c36:	b2ed      	uxtb	r5, r5
 8009c38:	e7d8      	b.n	8009bec <_scanf_float+0x188>
 8009c3a:	f1ba 0f01 	cmp.w	sl, #1
 8009c3e:	f47f af41 	bne.w	8009ac4 <_scanf_float+0x60>
 8009c42:	f04f 0a02 	mov.w	sl, #2
 8009c46:	e7d1      	b.n	8009bec <_scanf_float+0x188>
 8009c48:	b97d      	cbnz	r5, 8009c6a <_scanf_float+0x206>
 8009c4a:	f1b9 0f00 	cmp.w	r9, #0
 8009c4e:	f47f af3c 	bne.w	8009aca <_scanf_float+0x66>
 8009c52:	6822      	ldr	r2, [r4, #0]
 8009c54:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009c58:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009c5c:	f47f af39 	bne.w	8009ad2 <_scanf_float+0x6e>
 8009c60:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009c64:	6022      	str	r2, [r4, #0]
 8009c66:	2501      	movs	r5, #1
 8009c68:	e7c0      	b.n	8009bec <_scanf_float+0x188>
 8009c6a:	2d03      	cmp	r5, #3
 8009c6c:	d0e2      	beq.n	8009c34 <_scanf_float+0x1d0>
 8009c6e:	2d05      	cmp	r5, #5
 8009c70:	e7de      	b.n	8009c30 <_scanf_float+0x1cc>
 8009c72:	2d02      	cmp	r5, #2
 8009c74:	f47f af26 	bne.w	8009ac4 <_scanf_float+0x60>
 8009c78:	2503      	movs	r5, #3
 8009c7a:	e7b7      	b.n	8009bec <_scanf_float+0x188>
 8009c7c:	2d06      	cmp	r5, #6
 8009c7e:	f47f af21 	bne.w	8009ac4 <_scanf_float+0x60>
 8009c82:	2507      	movs	r5, #7
 8009c84:	e7b2      	b.n	8009bec <_scanf_float+0x188>
 8009c86:	6822      	ldr	r2, [r4, #0]
 8009c88:	0591      	lsls	r1, r2, #22
 8009c8a:	f57f af1b 	bpl.w	8009ac4 <_scanf_float+0x60>
 8009c8e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8009c92:	6022      	str	r2, [r4, #0]
 8009c94:	f8cd 9004 	str.w	r9, [sp, #4]
 8009c98:	e7a8      	b.n	8009bec <_scanf_float+0x188>
 8009c9a:	6822      	ldr	r2, [r4, #0]
 8009c9c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009ca0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009ca4:	d006      	beq.n	8009cb4 <_scanf_float+0x250>
 8009ca6:	0550      	lsls	r0, r2, #21
 8009ca8:	f57f af0c 	bpl.w	8009ac4 <_scanf_float+0x60>
 8009cac:	f1b9 0f00 	cmp.w	r9, #0
 8009cb0:	f43f af0f 	beq.w	8009ad2 <_scanf_float+0x6e>
 8009cb4:	0591      	lsls	r1, r2, #22
 8009cb6:	bf58      	it	pl
 8009cb8:	9901      	ldrpl	r1, [sp, #4]
 8009cba:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009cbe:	bf58      	it	pl
 8009cc0:	eba9 0101 	subpl.w	r1, r9, r1
 8009cc4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009cc8:	bf58      	it	pl
 8009cca:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009cce:	6022      	str	r2, [r4, #0]
 8009cd0:	f04f 0900 	mov.w	r9, #0
 8009cd4:	e78a      	b.n	8009bec <_scanf_float+0x188>
 8009cd6:	f04f 0a03 	mov.w	sl, #3
 8009cda:	e787      	b.n	8009bec <_scanf_float+0x188>
 8009cdc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009ce0:	4639      	mov	r1, r7
 8009ce2:	4640      	mov	r0, r8
 8009ce4:	4798      	blx	r3
 8009ce6:	2800      	cmp	r0, #0
 8009ce8:	f43f aedf 	beq.w	8009aaa <_scanf_float+0x46>
 8009cec:	e6ea      	b.n	8009ac4 <_scanf_float+0x60>
 8009cee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009cf2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009cf6:	463a      	mov	r2, r7
 8009cf8:	4640      	mov	r0, r8
 8009cfa:	4798      	blx	r3
 8009cfc:	6923      	ldr	r3, [r4, #16]
 8009cfe:	3b01      	subs	r3, #1
 8009d00:	6123      	str	r3, [r4, #16]
 8009d02:	e6ec      	b.n	8009ade <_scanf_float+0x7a>
 8009d04:	1e6b      	subs	r3, r5, #1
 8009d06:	2b06      	cmp	r3, #6
 8009d08:	d825      	bhi.n	8009d56 <_scanf_float+0x2f2>
 8009d0a:	2d02      	cmp	r5, #2
 8009d0c:	d836      	bhi.n	8009d7c <_scanf_float+0x318>
 8009d0e:	455e      	cmp	r6, fp
 8009d10:	f67f aee8 	bls.w	8009ae4 <_scanf_float+0x80>
 8009d14:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009d18:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009d1c:	463a      	mov	r2, r7
 8009d1e:	4640      	mov	r0, r8
 8009d20:	4798      	blx	r3
 8009d22:	6923      	ldr	r3, [r4, #16]
 8009d24:	3b01      	subs	r3, #1
 8009d26:	6123      	str	r3, [r4, #16]
 8009d28:	e7f1      	b.n	8009d0e <_scanf_float+0x2aa>
 8009d2a:	9802      	ldr	r0, [sp, #8]
 8009d2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009d30:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009d34:	9002      	str	r0, [sp, #8]
 8009d36:	463a      	mov	r2, r7
 8009d38:	4640      	mov	r0, r8
 8009d3a:	4798      	blx	r3
 8009d3c:	6923      	ldr	r3, [r4, #16]
 8009d3e:	3b01      	subs	r3, #1
 8009d40:	6123      	str	r3, [r4, #16]
 8009d42:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009d46:	fa5f fa8a 	uxtb.w	sl, sl
 8009d4a:	f1ba 0f02 	cmp.w	sl, #2
 8009d4e:	d1ec      	bne.n	8009d2a <_scanf_float+0x2c6>
 8009d50:	3d03      	subs	r5, #3
 8009d52:	b2ed      	uxtb	r5, r5
 8009d54:	1b76      	subs	r6, r6, r5
 8009d56:	6823      	ldr	r3, [r4, #0]
 8009d58:	05da      	lsls	r2, r3, #23
 8009d5a:	d52f      	bpl.n	8009dbc <_scanf_float+0x358>
 8009d5c:	055b      	lsls	r3, r3, #21
 8009d5e:	d510      	bpl.n	8009d82 <_scanf_float+0x31e>
 8009d60:	455e      	cmp	r6, fp
 8009d62:	f67f aebf 	bls.w	8009ae4 <_scanf_float+0x80>
 8009d66:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009d6a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009d6e:	463a      	mov	r2, r7
 8009d70:	4640      	mov	r0, r8
 8009d72:	4798      	blx	r3
 8009d74:	6923      	ldr	r3, [r4, #16]
 8009d76:	3b01      	subs	r3, #1
 8009d78:	6123      	str	r3, [r4, #16]
 8009d7a:	e7f1      	b.n	8009d60 <_scanf_float+0x2fc>
 8009d7c:	46aa      	mov	sl, r5
 8009d7e:	9602      	str	r6, [sp, #8]
 8009d80:	e7df      	b.n	8009d42 <_scanf_float+0x2de>
 8009d82:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009d86:	6923      	ldr	r3, [r4, #16]
 8009d88:	2965      	cmp	r1, #101	; 0x65
 8009d8a:	f103 33ff 	add.w	r3, r3, #4294967295
 8009d8e:	f106 35ff 	add.w	r5, r6, #4294967295
 8009d92:	6123      	str	r3, [r4, #16]
 8009d94:	d00c      	beq.n	8009db0 <_scanf_float+0x34c>
 8009d96:	2945      	cmp	r1, #69	; 0x45
 8009d98:	d00a      	beq.n	8009db0 <_scanf_float+0x34c>
 8009d9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009d9e:	463a      	mov	r2, r7
 8009da0:	4640      	mov	r0, r8
 8009da2:	4798      	blx	r3
 8009da4:	6923      	ldr	r3, [r4, #16]
 8009da6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009daa:	3b01      	subs	r3, #1
 8009dac:	1eb5      	subs	r5, r6, #2
 8009dae:	6123      	str	r3, [r4, #16]
 8009db0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009db4:	463a      	mov	r2, r7
 8009db6:	4640      	mov	r0, r8
 8009db8:	4798      	blx	r3
 8009dba:	462e      	mov	r6, r5
 8009dbc:	6825      	ldr	r5, [r4, #0]
 8009dbe:	f015 0510 	ands.w	r5, r5, #16
 8009dc2:	d159      	bne.n	8009e78 <_scanf_float+0x414>
 8009dc4:	7035      	strb	r5, [r6, #0]
 8009dc6:	6823      	ldr	r3, [r4, #0]
 8009dc8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009dcc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009dd0:	d11b      	bne.n	8009e0a <_scanf_float+0x3a6>
 8009dd2:	9b01      	ldr	r3, [sp, #4]
 8009dd4:	454b      	cmp	r3, r9
 8009dd6:	eba3 0209 	sub.w	r2, r3, r9
 8009dda:	d123      	bne.n	8009e24 <_scanf_float+0x3c0>
 8009ddc:	2200      	movs	r2, #0
 8009dde:	4659      	mov	r1, fp
 8009de0:	4640      	mov	r0, r8
 8009de2:	f000 fe97 	bl	800ab14 <_strtod_r>
 8009de6:	6822      	ldr	r2, [r4, #0]
 8009de8:	9b03      	ldr	r3, [sp, #12]
 8009dea:	f012 0f02 	tst.w	r2, #2
 8009dee:	ec57 6b10 	vmov	r6, r7, d0
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	d021      	beq.n	8009e3a <_scanf_float+0x3d6>
 8009df6:	9903      	ldr	r1, [sp, #12]
 8009df8:	1d1a      	adds	r2, r3, #4
 8009dfa:	600a      	str	r2, [r1, #0]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	e9c3 6700 	strd	r6, r7, [r3]
 8009e02:	68e3      	ldr	r3, [r4, #12]
 8009e04:	3301      	adds	r3, #1
 8009e06:	60e3      	str	r3, [r4, #12]
 8009e08:	e66d      	b.n	8009ae6 <_scanf_float+0x82>
 8009e0a:	9b04      	ldr	r3, [sp, #16]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d0e5      	beq.n	8009ddc <_scanf_float+0x378>
 8009e10:	9905      	ldr	r1, [sp, #20]
 8009e12:	230a      	movs	r3, #10
 8009e14:	462a      	mov	r2, r5
 8009e16:	3101      	adds	r1, #1
 8009e18:	4640      	mov	r0, r8
 8009e1a:	f000 ff03 	bl	800ac24 <_strtol_r>
 8009e1e:	9b04      	ldr	r3, [sp, #16]
 8009e20:	9e05      	ldr	r6, [sp, #20]
 8009e22:	1ac2      	subs	r2, r0, r3
 8009e24:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009e28:	429e      	cmp	r6, r3
 8009e2a:	bf28      	it	cs
 8009e2c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009e30:	4912      	ldr	r1, [pc, #72]	; (8009e7c <_scanf_float+0x418>)
 8009e32:	4630      	mov	r0, r6
 8009e34:	f000 f82c 	bl	8009e90 <siprintf>
 8009e38:	e7d0      	b.n	8009ddc <_scanf_float+0x378>
 8009e3a:	9903      	ldr	r1, [sp, #12]
 8009e3c:	f012 0f04 	tst.w	r2, #4
 8009e40:	f103 0204 	add.w	r2, r3, #4
 8009e44:	600a      	str	r2, [r1, #0]
 8009e46:	d1d9      	bne.n	8009dfc <_scanf_float+0x398>
 8009e48:	f8d3 8000 	ldr.w	r8, [r3]
 8009e4c:	ee10 2a10 	vmov	r2, s0
 8009e50:	ee10 0a10 	vmov	r0, s0
 8009e54:	463b      	mov	r3, r7
 8009e56:	4639      	mov	r1, r7
 8009e58:	f7f6 fe68 	bl	8000b2c <__aeabi_dcmpun>
 8009e5c:	b128      	cbz	r0, 8009e6a <_scanf_float+0x406>
 8009e5e:	4808      	ldr	r0, [pc, #32]	; (8009e80 <_scanf_float+0x41c>)
 8009e60:	f000 f810 	bl	8009e84 <nanf>
 8009e64:	ed88 0a00 	vstr	s0, [r8]
 8009e68:	e7cb      	b.n	8009e02 <_scanf_float+0x39e>
 8009e6a:	4630      	mov	r0, r6
 8009e6c:	4639      	mov	r1, r7
 8009e6e:	f7f6 febb 	bl	8000be8 <__aeabi_d2f>
 8009e72:	f8c8 0000 	str.w	r0, [r8]
 8009e76:	e7c4      	b.n	8009e02 <_scanf_float+0x39e>
 8009e78:	2500      	movs	r5, #0
 8009e7a:	e634      	b.n	8009ae6 <_scanf_float+0x82>
 8009e7c:	0800dbec 	.word	0x0800dbec
 8009e80:	0800dc83 	.word	0x0800dc83

08009e84 <nanf>:
 8009e84:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009e8c <nanf+0x8>
 8009e88:	4770      	bx	lr
 8009e8a:	bf00      	nop
 8009e8c:	7fc00000 	.word	0x7fc00000

08009e90 <siprintf>:
 8009e90:	b40e      	push	{r1, r2, r3}
 8009e92:	b500      	push	{lr}
 8009e94:	b09c      	sub	sp, #112	; 0x70
 8009e96:	ab1d      	add	r3, sp, #116	; 0x74
 8009e98:	9002      	str	r0, [sp, #8]
 8009e9a:	9006      	str	r0, [sp, #24]
 8009e9c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009ea0:	4809      	ldr	r0, [pc, #36]	; (8009ec8 <siprintf+0x38>)
 8009ea2:	9107      	str	r1, [sp, #28]
 8009ea4:	9104      	str	r1, [sp, #16]
 8009ea6:	4909      	ldr	r1, [pc, #36]	; (8009ecc <siprintf+0x3c>)
 8009ea8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009eac:	9105      	str	r1, [sp, #20]
 8009eae:	6800      	ldr	r0, [r0, #0]
 8009eb0:	9301      	str	r3, [sp, #4]
 8009eb2:	a902      	add	r1, sp, #8
 8009eb4:	f003 f9e4 	bl	800d280 <_svfiprintf_r>
 8009eb8:	9b02      	ldr	r3, [sp, #8]
 8009eba:	2200      	movs	r2, #0
 8009ebc:	701a      	strb	r2, [r3, #0]
 8009ebe:	b01c      	add	sp, #112	; 0x70
 8009ec0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ec4:	b003      	add	sp, #12
 8009ec6:	4770      	bx	lr
 8009ec8:	20000030 	.word	0x20000030
 8009ecc:	ffff0208 	.word	0xffff0208

08009ed0 <sulp>:
 8009ed0:	b570      	push	{r4, r5, r6, lr}
 8009ed2:	4604      	mov	r4, r0
 8009ed4:	460d      	mov	r5, r1
 8009ed6:	ec45 4b10 	vmov	d0, r4, r5
 8009eda:	4616      	mov	r6, r2
 8009edc:	f002 ff2e 	bl	800cd3c <__ulp>
 8009ee0:	ec51 0b10 	vmov	r0, r1, d0
 8009ee4:	b17e      	cbz	r6, 8009f06 <sulp+0x36>
 8009ee6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009eea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	dd09      	ble.n	8009f06 <sulp+0x36>
 8009ef2:	051b      	lsls	r3, r3, #20
 8009ef4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009ef8:	2400      	movs	r4, #0
 8009efa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009efe:	4622      	mov	r2, r4
 8009f00:	462b      	mov	r3, r5
 8009f02:	f7f6 fb79 	bl	80005f8 <__aeabi_dmul>
 8009f06:	bd70      	pop	{r4, r5, r6, pc}

08009f08 <_strtod_l>:
 8009f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f0c:	ed2d 8b02 	vpush	{d8}
 8009f10:	b09d      	sub	sp, #116	; 0x74
 8009f12:	461f      	mov	r7, r3
 8009f14:	2300      	movs	r3, #0
 8009f16:	9318      	str	r3, [sp, #96]	; 0x60
 8009f18:	4ba2      	ldr	r3, [pc, #648]	; (800a1a4 <_strtod_l+0x29c>)
 8009f1a:	9213      	str	r2, [sp, #76]	; 0x4c
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	9305      	str	r3, [sp, #20]
 8009f20:	4604      	mov	r4, r0
 8009f22:	4618      	mov	r0, r3
 8009f24:	4688      	mov	r8, r1
 8009f26:	f7f6 f953 	bl	80001d0 <strlen>
 8009f2a:	f04f 0a00 	mov.w	sl, #0
 8009f2e:	4605      	mov	r5, r0
 8009f30:	f04f 0b00 	mov.w	fp, #0
 8009f34:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009f38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009f3a:	781a      	ldrb	r2, [r3, #0]
 8009f3c:	2a2b      	cmp	r2, #43	; 0x2b
 8009f3e:	d04e      	beq.n	8009fde <_strtod_l+0xd6>
 8009f40:	d83b      	bhi.n	8009fba <_strtod_l+0xb2>
 8009f42:	2a0d      	cmp	r2, #13
 8009f44:	d834      	bhi.n	8009fb0 <_strtod_l+0xa8>
 8009f46:	2a08      	cmp	r2, #8
 8009f48:	d834      	bhi.n	8009fb4 <_strtod_l+0xac>
 8009f4a:	2a00      	cmp	r2, #0
 8009f4c:	d03e      	beq.n	8009fcc <_strtod_l+0xc4>
 8009f4e:	2300      	movs	r3, #0
 8009f50:	930a      	str	r3, [sp, #40]	; 0x28
 8009f52:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8009f54:	7833      	ldrb	r3, [r6, #0]
 8009f56:	2b30      	cmp	r3, #48	; 0x30
 8009f58:	f040 80b0 	bne.w	800a0bc <_strtod_l+0x1b4>
 8009f5c:	7873      	ldrb	r3, [r6, #1]
 8009f5e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009f62:	2b58      	cmp	r3, #88	; 0x58
 8009f64:	d168      	bne.n	800a038 <_strtod_l+0x130>
 8009f66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f68:	9301      	str	r3, [sp, #4]
 8009f6a:	ab18      	add	r3, sp, #96	; 0x60
 8009f6c:	9702      	str	r7, [sp, #8]
 8009f6e:	9300      	str	r3, [sp, #0]
 8009f70:	4a8d      	ldr	r2, [pc, #564]	; (800a1a8 <_strtod_l+0x2a0>)
 8009f72:	ab19      	add	r3, sp, #100	; 0x64
 8009f74:	a917      	add	r1, sp, #92	; 0x5c
 8009f76:	4620      	mov	r0, r4
 8009f78:	f001 ffe0 	bl	800bf3c <__gethex>
 8009f7c:	f010 0707 	ands.w	r7, r0, #7
 8009f80:	4605      	mov	r5, r0
 8009f82:	d005      	beq.n	8009f90 <_strtod_l+0x88>
 8009f84:	2f06      	cmp	r7, #6
 8009f86:	d12c      	bne.n	8009fe2 <_strtod_l+0xda>
 8009f88:	3601      	adds	r6, #1
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	9617      	str	r6, [sp, #92]	; 0x5c
 8009f8e:	930a      	str	r3, [sp, #40]	; 0x28
 8009f90:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	f040 8590 	bne.w	800aab8 <_strtod_l+0xbb0>
 8009f98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f9a:	b1eb      	cbz	r3, 8009fd8 <_strtod_l+0xd0>
 8009f9c:	4652      	mov	r2, sl
 8009f9e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009fa2:	ec43 2b10 	vmov	d0, r2, r3
 8009fa6:	b01d      	add	sp, #116	; 0x74
 8009fa8:	ecbd 8b02 	vpop	{d8}
 8009fac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fb0:	2a20      	cmp	r2, #32
 8009fb2:	d1cc      	bne.n	8009f4e <_strtod_l+0x46>
 8009fb4:	3301      	adds	r3, #1
 8009fb6:	9317      	str	r3, [sp, #92]	; 0x5c
 8009fb8:	e7be      	b.n	8009f38 <_strtod_l+0x30>
 8009fba:	2a2d      	cmp	r2, #45	; 0x2d
 8009fbc:	d1c7      	bne.n	8009f4e <_strtod_l+0x46>
 8009fbe:	2201      	movs	r2, #1
 8009fc0:	920a      	str	r2, [sp, #40]	; 0x28
 8009fc2:	1c5a      	adds	r2, r3, #1
 8009fc4:	9217      	str	r2, [sp, #92]	; 0x5c
 8009fc6:	785b      	ldrb	r3, [r3, #1]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d1c2      	bne.n	8009f52 <_strtod_l+0x4a>
 8009fcc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009fce:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	f040 856e 	bne.w	800aab4 <_strtod_l+0xbac>
 8009fd8:	4652      	mov	r2, sl
 8009fda:	465b      	mov	r3, fp
 8009fdc:	e7e1      	b.n	8009fa2 <_strtod_l+0x9a>
 8009fde:	2200      	movs	r2, #0
 8009fe0:	e7ee      	b.n	8009fc0 <_strtod_l+0xb8>
 8009fe2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009fe4:	b13a      	cbz	r2, 8009ff6 <_strtod_l+0xee>
 8009fe6:	2135      	movs	r1, #53	; 0x35
 8009fe8:	a81a      	add	r0, sp, #104	; 0x68
 8009fea:	f002 ffb2 	bl	800cf52 <__copybits>
 8009fee:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009ff0:	4620      	mov	r0, r4
 8009ff2:	f002 fb71 	bl	800c6d8 <_Bfree>
 8009ff6:	3f01      	subs	r7, #1
 8009ff8:	2f04      	cmp	r7, #4
 8009ffa:	d806      	bhi.n	800a00a <_strtod_l+0x102>
 8009ffc:	e8df f007 	tbb	[pc, r7]
 800a000:	1714030a 	.word	0x1714030a
 800a004:	0a          	.byte	0x0a
 800a005:	00          	.byte	0x00
 800a006:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800a00a:	0728      	lsls	r0, r5, #28
 800a00c:	d5c0      	bpl.n	8009f90 <_strtod_l+0x88>
 800a00e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800a012:	e7bd      	b.n	8009f90 <_strtod_l+0x88>
 800a014:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800a018:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a01a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a01e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a022:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a026:	e7f0      	b.n	800a00a <_strtod_l+0x102>
 800a028:	f8df b180 	ldr.w	fp, [pc, #384]	; 800a1ac <_strtod_l+0x2a4>
 800a02c:	e7ed      	b.n	800a00a <_strtod_l+0x102>
 800a02e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800a032:	f04f 3aff 	mov.w	sl, #4294967295
 800a036:	e7e8      	b.n	800a00a <_strtod_l+0x102>
 800a038:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a03a:	1c5a      	adds	r2, r3, #1
 800a03c:	9217      	str	r2, [sp, #92]	; 0x5c
 800a03e:	785b      	ldrb	r3, [r3, #1]
 800a040:	2b30      	cmp	r3, #48	; 0x30
 800a042:	d0f9      	beq.n	800a038 <_strtod_l+0x130>
 800a044:	2b00      	cmp	r3, #0
 800a046:	d0a3      	beq.n	8009f90 <_strtod_l+0x88>
 800a048:	2301      	movs	r3, #1
 800a04a:	f04f 0900 	mov.w	r9, #0
 800a04e:	9304      	str	r3, [sp, #16]
 800a050:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a052:	9308      	str	r3, [sp, #32]
 800a054:	f8cd 901c 	str.w	r9, [sp, #28]
 800a058:	464f      	mov	r7, r9
 800a05a:	220a      	movs	r2, #10
 800a05c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a05e:	7806      	ldrb	r6, [r0, #0]
 800a060:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a064:	b2d9      	uxtb	r1, r3
 800a066:	2909      	cmp	r1, #9
 800a068:	d92a      	bls.n	800a0c0 <_strtod_l+0x1b8>
 800a06a:	9905      	ldr	r1, [sp, #20]
 800a06c:	462a      	mov	r2, r5
 800a06e:	f003 fbbe 	bl	800d7ee <strncmp>
 800a072:	b398      	cbz	r0, 800a0dc <_strtod_l+0x1d4>
 800a074:	2000      	movs	r0, #0
 800a076:	4632      	mov	r2, r6
 800a078:	463d      	mov	r5, r7
 800a07a:	9005      	str	r0, [sp, #20]
 800a07c:	4603      	mov	r3, r0
 800a07e:	2a65      	cmp	r2, #101	; 0x65
 800a080:	d001      	beq.n	800a086 <_strtod_l+0x17e>
 800a082:	2a45      	cmp	r2, #69	; 0x45
 800a084:	d118      	bne.n	800a0b8 <_strtod_l+0x1b0>
 800a086:	b91d      	cbnz	r5, 800a090 <_strtod_l+0x188>
 800a088:	9a04      	ldr	r2, [sp, #16]
 800a08a:	4302      	orrs	r2, r0
 800a08c:	d09e      	beq.n	8009fcc <_strtod_l+0xc4>
 800a08e:	2500      	movs	r5, #0
 800a090:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800a094:	f108 0201 	add.w	r2, r8, #1
 800a098:	9217      	str	r2, [sp, #92]	; 0x5c
 800a09a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800a09e:	2a2b      	cmp	r2, #43	; 0x2b
 800a0a0:	d075      	beq.n	800a18e <_strtod_l+0x286>
 800a0a2:	2a2d      	cmp	r2, #45	; 0x2d
 800a0a4:	d07b      	beq.n	800a19e <_strtod_l+0x296>
 800a0a6:	f04f 0c00 	mov.w	ip, #0
 800a0aa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a0ae:	2909      	cmp	r1, #9
 800a0b0:	f240 8082 	bls.w	800a1b8 <_strtod_l+0x2b0>
 800a0b4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800a0b8:	2600      	movs	r6, #0
 800a0ba:	e09d      	b.n	800a1f8 <_strtod_l+0x2f0>
 800a0bc:	2300      	movs	r3, #0
 800a0be:	e7c4      	b.n	800a04a <_strtod_l+0x142>
 800a0c0:	2f08      	cmp	r7, #8
 800a0c2:	bfd8      	it	le
 800a0c4:	9907      	ldrle	r1, [sp, #28]
 800a0c6:	f100 0001 	add.w	r0, r0, #1
 800a0ca:	bfda      	itte	le
 800a0cc:	fb02 3301 	mlale	r3, r2, r1, r3
 800a0d0:	9307      	strle	r3, [sp, #28]
 800a0d2:	fb02 3909 	mlagt	r9, r2, r9, r3
 800a0d6:	3701      	adds	r7, #1
 800a0d8:	9017      	str	r0, [sp, #92]	; 0x5c
 800a0da:	e7bf      	b.n	800a05c <_strtod_l+0x154>
 800a0dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a0de:	195a      	adds	r2, r3, r5
 800a0e0:	9217      	str	r2, [sp, #92]	; 0x5c
 800a0e2:	5d5a      	ldrb	r2, [r3, r5]
 800a0e4:	2f00      	cmp	r7, #0
 800a0e6:	d037      	beq.n	800a158 <_strtod_l+0x250>
 800a0e8:	9005      	str	r0, [sp, #20]
 800a0ea:	463d      	mov	r5, r7
 800a0ec:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800a0f0:	2b09      	cmp	r3, #9
 800a0f2:	d912      	bls.n	800a11a <_strtod_l+0x212>
 800a0f4:	2301      	movs	r3, #1
 800a0f6:	e7c2      	b.n	800a07e <_strtod_l+0x176>
 800a0f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a0fa:	1c5a      	adds	r2, r3, #1
 800a0fc:	9217      	str	r2, [sp, #92]	; 0x5c
 800a0fe:	785a      	ldrb	r2, [r3, #1]
 800a100:	3001      	adds	r0, #1
 800a102:	2a30      	cmp	r2, #48	; 0x30
 800a104:	d0f8      	beq.n	800a0f8 <_strtod_l+0x1f0>
 800a106:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a10a:	2b08      	cmp	r3, #8
 800a10c:	f200 84d9 	bhi.w	800aac2 <_strtod_l+0xbba>
 800a110:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a112:	9005      	str	r0, [sp, #20]
 800a114:	2000      	movs	r0, #0
 800a116:	9308      	str	r3, [sp, #32]
 800a118:	4605      	mov	r5, r0
 800a11a:	3a30      	subs	r2, #48	; 0x30
 800a11c:	f100 0301 	add.w	r3, r0, #1
 800a120:	d014      	beq.n	800a14c <_strtod_l+0x244>
 800a122:	9905      	ldr	r1, [sp, #20]
 800a124:	4419      	add	r1, r3
 800a126:	9105      	str	r1, [sp, #20]
 800a128:	462b      	mov	r3, r5
 800a12a:	eb00 0e05 	add.w	lr, r0, r5
 800a12e:	210a      	movs	r1, #10
 800a130:	4573      	cmp	r3, lr
 800a132:	d113      	bne.n	800a15c <_strtod_l+0x254>
 800a134:	182b      	adds	r3, r5, r0
 800a136:	2b08      	cmp	r3, #8
 800a138:	f105 0501 	add.w	r5, r5, #1
 800a13c:	4405      	add	r5, r0
 800a13e:	dc1c      	bgt.n	800a17a <_strtod_l+0x272>
 800a140:	9907      	ldr	r1, [sp, #28]
 800a142:	230a      	movs	r3, #10
 800a144:	fb03 2301 	mla	r3, r3, r1, r2
 800a148:	9307      	str	r3, [sp, #28]
 800a14a:	2300      	movs	r3, #0
 800a14c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a14e:	1c51      	adds	r1, r2, #1
 800a150:	9117      	str	r1, [sp, #92]	; 0x5c
 800a152:	7852      	ldrb	r2, [r2, #1]
 800a154:	4618      	mov	r0, r3
 800a156:	e7c9      	b.n	800a0ec <_strtod_l+0x1e4>
 800a158:	4638      	mov	r0, r7
 800a15a:	e7d2      	b.n	800a102 <_strtod_l+0x1fa>
 800a15c:	2b08      	cmp	r3, #8
 800a15e:	dc04      	bgt.n	800a16a <_strtod_l+0x262>
 800a160:	9e07      	ldr	r6, [sp, #28]
 800a162:	434e      	muls	r6, r1
 800a164:	9607      	str	r6, [sp, #28]
 800a166:	3301      	adds	r3, #1
 800a168:	e7e2      	b.n	800a130 <_strtod_l+0x228>
 800a16a:	f103 0c01 	add.w	ip, r3, #1
 800a16e:	f1bc 0f10 	cmp.w	ip, #16
 800a172:	bfd8      	it	le
 800a174:	fb01 f909 	mulle.w	r9, r1, r9
 800a178:	e7f5      	b.n	800a166 <_strtod_l+0x25e>
 800a17a:	2d10      	cmp	r5, #16
 800a17c:	bfdc      	itt	le
 800a17e:	230a      	movle	r3, #10
 800a180:	fb03 2909 	mlale	r9, r3, r9, r2
 800a184:	e7e1      	b.n	800a14a <_strtod_l+0x242>
 800a186:	2300      	movs	r3, #0
 800a188:	9305      	str	r3, [sp, #20]
 800a18a:	2301      	movs	r3, #1
 800a18c:	e77c      	b.n	800a088 <_strtod_l+0x180>
 800a18e:	f04f 0c00 	mov.w	ip, #0
 800a192:	f108 0202 	add.w	r2, r8, #2
 800a196:	9217      	str	r2, [sp, #92]	; 0x5c
 800a198:	f898 2002 	ldrb.w	r2, [r8, #2]
 800a19c:	e785      	b.n	800a0aa <_strtod_l+0x1a2>
 800a19e:	f04f 0c01 	mov.w	ip, #1
 800a1a2:	e7f6      	b.n	800a192 <_strtod_l+0x28a>
 800a1a4:	0800dee0 	.word	0x0800dee0
 800a1a8:	0800dbf4 	.word	0x0800dbf4
 800a1ac:	7ff00000 	.word	0x7ff00000
 800a1b0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a1b2:	1c51      	adds	r1, r2, #1
 800a1b4:	9117      	str	r1, [sp, #92]	; 0x5c
 800a1b6:	7852      	ldrb	r2, [r2, #1]
 800a1b8:	2a30      	cmp	r2, #48	; 0x30
 800a1ba:	d0f9      	beq.n	800a1b0 <_strtod_l+0x2a8>
 800a1bc:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800a1c0:	2908      	cmp	r1, #8
 800a1c2:	f63f af79 	bhi.w	800a0b8 <_strtod_l+0x1b0>
 800a1c6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800a1ca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a1cc:	9206      	str	r2, [sp, #24]
 800a1ce:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a1d0:	1c51      	adds	r1, r2, #1
 800a1d2:	9117      	str	r1, [sp, #92]	; 0x5c
 800a1d4:	7852      	ldrb	r2, [r2, #1]
 800a1d6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800a1da:	2e09      	cmp	r6, #9
 800a1dc:	d937      	bls.n	800a24e <_strtod_l+0x346>
 800a1de:	9e06      	ldr	r6, [sp, #24]
 800a1e0:	1b89      	subs	r1, r1, r6
 800a1e2:	2908      	cmp	r1, #8
 800a1e4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800a1e8:	dc02      	bgt.n	800a1f0 <_strtod_l+0x2e8>
 800a1ea:	4576      	cmp	r6, lr
 800a1ec:	bfa8      	it	ge
 800a1ee:	4676      	movge	r6, lr
 800a1f0:	f1bc 0f00 	cmp.w	ip, #0
 800a1f4:	d000      	beq.n	800a1f8 <_strtod_l+0x2f0>
 800a1f6:	4276      	negs	r6, r6
 800a1f8:	2d00      	cmp	r5, #0
 800a1fa:	d14d      	bne.n	800a298 <_strtod_l+0x390>
 800a1fc:	9904      	ldr	r1, [sp, #16]
 800a1fe:	4301      	orrs	r1, r0
 800a200:	f47f aec6 	bne.w	8009f90 <_strtod_l+0x88>
 800a204:	2b00      	cmp	r3, #0
 800a206:	f47f aee1 	bne.w	8009fcc <_strtod_l+0xc4>
 800a20a:	2a69      	cmp	r2, #105	; 0x69
 800a20c:	d027      	beq.n	800a25e <_strtod_l+0x356>
 800a20e:	dc24      	bgt.n	800a25a <_strtod_l+0x352>
 800a210:	2a49      	cmp	r2, #73	; 0x49
 800a212:	d024      	beq.n	800a25e <_strtod_l+0x356>
 800a214:	2a4e      	cmp	r2, #78	; 0x4e
 800a216:	f47f aed9 	bne.w	8009fcc <_strtod_l+0xc4>
 800a21a:	499f      	ldr	r1, [pc, #636]	; (800a498 <_strtod_l+0x590>)
 800a21c:	a817      	add	r0, sp, #92	; 0x5c
 800a21e:	f002 f8e5 	bl	800c3ec <__match>
 800a222:	2800      	cmp	r0, #0
 800a224:	f43f aed2 	beq.w	8009fcc <_strtod_l+0xc4>
 800a228:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a22a:	781b      	ldrb	r3, [r3, #0]
 800a22c:	2b28      	cmp	r3, #40	; 0x28
 800a22e:	d12d      	bne.n	800a28c <_strtod_l+0x384>
 800a230:	499a      	ldr	r1, [pc, #616]	; (800a49c <_strtod_l+0x594>)
 800a232:	aa1a      	add	r2, sp, #104	; 0x68
 800a234:	a817      	add	r0, sp, #92	; 0x5c
 800a236:	f002 f8ed 	bl	800c414 <__hexnan>
 800a23a:	2805      	cmp	r0, #5
 800a23c:	d126      	bne.n	800a28c <_strtod_l+0x384>
 800a23e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a240:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800a244:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800a248:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800a24c:	e6a0      	b.n	8009f90 <_strtod_l+0x88>
 800a24e:	210a      	movs	r1, #10
 800a250:	fb01 2e0e 	mla	lr, r1, lr, r2
 800a254:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800a258:	e7b9      	b.n	800a1ce <_strtod_l+0x2c6>
 800a25a:	2a6e      	cmp	r2, #110	; 0x6e
 800a25c:	e7db      	b.n	800a216 <_strtod_l+0x30e>
 800a25e:	4990      	ldr	r1, [pc, #576]	; (800a4a0 <_strtod_l+0x598>)
 800a260:	a817      	add	r0, sp, #92	; 0x5c
 800a262:	f002 f8c3 	bl	800c3ec <__match>
 800a266:	2800      	cmp	r0, #0
 800a268:	f43f aeb0 	beq.w	8009fcc <_strtod_l+0xc4>
 800a26c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a26e:	498d      	ldr	r1, [pc, #564]	; (800a4a4 <_strtod_l+0x59c>)
 800a270:	3b01      	subs	r3, #1
 800a272:	a817      	add	r0, sp, #92	; 0x5c
 800a274:	9317      	str	r3, [sp, #92]	; 0x5c
 800a276:	f002 f8b9 	bl	800c3ec <__match>
 800a27a:	b910      	cbnz	r0, 800a282 <_strtod_l+0x37a>
 800a27c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a27e:	3301      	adds	r3, #1
 800a280:	9317      	str	r3, [sp, #92]	; 0x5c
 800a282:	f8df b230 	ldr.w	fp, [pc, #560]	; 800a4b4 <_strtod_l+0x5ac>
 800a286:	f04f 0a00 	mov.w	sl, #0
 800a28a:	e681      	b.n	8009f90 <_strtod_l+0x88>
 800a28c:	4886      	ldr	r0, [pc, #536]	; (800a4a8 <_strtod_l+0x5a0>)
 800a28e:	f003 fa53 	bl	800d738 <nan>
 800a292:	ec5b ab10 	vmov	sl, fp, d0
 800a296:	e67b      	b.n	8009f90 <_strtod_l+0x88>
 800a298:	9b05      	ldr	r3, [sp, #20]
 800a29a:	9807      	ldr	r0, [sp, #28]
 800a29c:	1af3      	subs	r3, r6, r3
 800a29e:	2f00      	cmp	r7, #0
 800a2a0:	bf08      	it	eq
 800a2a2:	462f      	moveq	r7, r5
 800a2a4:	2d10      	cmp	r5, #16
 800a2a6:	9306      	str	r3, [sp, #24]
 800a2a8:	46a8      	mov	r8, r5
 800a2aa:	bfa8      	it	ge
 800a2ac:	f04f 0810 	movge.w	r8, #16
 800a2b0:	f7f6 f928 	bl	8000504 <__aeabi_ui2d>
 800a2b4:	2d09      	cmp	r5, #9
 800a2b6:	4682      	mov	sl, r0
 800a2b8:	468b      	mov	fp, r1
 800a2ba:	dd13      	ble.n	800a2e4 <_strtod_l+0x3dc>
 800a2bc:	4b7b      	ldr	r3, [pc, #492]	; (800a4ac <_strtod_l+0x5a4>)
 800a2be:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a2c2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a2c6:	f7f6 f997 	bl	80005f8 <__aeabi_dmul>
 800a2ca:	4682      	mov	sl, r0
 800a2cc:	4648      	mov	r0, r9
 800a2ce:	468b      	mov	fp, r1
 800a2d0:	f7f6 f918 	bl	8000504 <__aeabi_ui2d>
 800a2d4:	4602      	mov	r2, r0
 800a2d6:	460b      	mov	r3, r1
 800a2d8:	4650      	mov	r0, sl
 800a2da:	4659      	mov	r1, fp
 800a2dc:	f7f5 ffd6 	bl	800028c <__adddf3>
 800a2e0:	4682      	mov	sl, r0
 800a2e2:	468b      	mov	fp, r1
 800a2e4:	2d0f      	cmp	r5, #15
 800a2e6:	dc38      	bgt.n	800a35a <_strtod_l+0x452>
 800a2e8:	9b06      	ldr	r3, [sp, #24]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	f43f ae50 	beq.w	8009f90 <_strtod_l+0x88>
 800a2f0:	dd24      	ble.n	800a33c <_strtod_l+0x434>
 800a2f2:	2b16      	cmp	r3, #22
 800a2f4:	dc0b      	bgt.n	800a30e <_strtod_l+0x406>
 800a2f6:	496d      	ldr	r1, [pc, #436]	; (800a4ac <_strtod_l+0x5a4>)
 800a2f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a2fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a300:	4652      	mov	r2, sl
 800a302:	465b      	mov	r3, fp
 800a304:	f7f6 f978 	bl	80005f8 <__aeabi_dmul>
 800a308:	4682      	mov	sl, r0
 800a30a:	468b      	mov	fp, r1
 800a30c:	e640      	b.n	8009f90 <_strtod_l+0x88>
 800a30e:	9a06      	ldr	r2, [sp, #24]
 800a310:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800a314:	4293      	cmp	r3, r2
 800a316:	db20      	blt.n	800a35a <_strtod_l+0x452>
 800a318:	4c64      	ldr	r4, [pc, #400]	; (800a4ac <_strtod_l+0x5a4>)
 800a31a:	f1c5 050f 	rsb	r5, r5, #15
 800a31e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a322:	4652      	mov	r2, sl
 800a324:	465b      	mov	r3, fp
 800a326:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a32a:	f7f6 f965 	bl	80005f8 <__aeabi_dmul>
 800a32e:	9b06      	ldr	r3, [sp, #24]
 800a330:	1b5d      	subs	r5, r3, r5
 800a332:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a336:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a33a:	e7e3      	b.n	800a304 <_strtod_l+0x3fc>
 800a33c:	9b06      	ldr	r3, [sp, #24]
 800a33e:	3316      	adds	r3, #22
 800a340:	db0b      	blt.n	800a35a <_strtod_l+0x452>
 800a342:	9b05      	ldr	r3, [sp, #20]
 800a344:	1b9e      	subs	r6, r3, r6
 800a346:	4b59      	ldr	r3, [pc, #356]	; (800a4ac <_strtod_l+0x5a4>)
 800a348:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800a34c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a350:	4650      	mov	r0, sl
 800a352:	4659      	mov	r1, fp
 800a354:	f7f6 fa7a 	bl	800084c <__aeabi_ddiv>
 800a358:	e7d6      	b.n	800a308 <_strtod_l+0x400>
 800a35a:	9b06      	ldr	r3, [sp, #24]
 800a35c:	eba5 0808 	sub.w	r8, r5, r8
 800a360:	4498      	add	r8, r3
 800a362:	f1b8 0f00 	cmp.w	r8, #0
 800a366:	dd74      	ble.n	800a452 <_strtod_l+0x54a>
 800a368:	f018 030f 	ands.w	r3, r8, #15
 800a36c:	d00a      	beq.n	800a384 <_strtod_l+0x47c>
 800a36e:	494f      	ldr	r1, [pc, #316]	; (800a4ac <_strtod_l+0x5a4>)
 800a370:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a374:	4652      	mov	r2, sl
 800a376:	465b      	mov	r3, fp
 800a378:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a37c:	f7f6 f93c 	bl	80005f8 <__aeabi_dmul>
 800a380:	4682      	mov	sl, r0
 800a382:	468b      	mov	fp, r1
 800a384:	f038 080f 	bics.w	r8, r8, #15
 800a388:	d04f      	beq.n	800a42a <_strtod_l+0x522>
 800a38a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800a38e:	dd22      	ble.n	800a3d6 <_strtod_l+0x4ce>
 800a390:	2500      	movs	r5, #0
 800a392:	462e      	mov	r6, r5
 800a394:	9507      	str	r5, [sp, #28]
 800a396:	9505      	str	r5, [sp, #20]
 800a398:	2322      	movs	r3, #34	; 0x22
 800a39a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800a4b4 <_strtod_l+0x5ac>
 800a39e:	6023      	str	r3, [r4, #0]
 800a3a0:	f04f 0a00 	mov.w	sl, #0
 800a3a4:	9b07      	ldr	r3, [sp, #28]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	f43f adf2 	beq.w	8009f90 <_strtod_l+0x88>
 800a3ac:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a3ae:	4620      	mov	r0, r4
 800a3b0:	f002 f992 	bl	800c6d8 <_Bfree>
 800a3b4:	9905      	ldr	r1, [sp, #20]
 800a3b6:	4620      	mov	r0, r4
 800a3b8:	f002 f98e 	bl	800c6d8 <_Bfree>
 800a3bc:	4631      	mov	r1, r6
 800a3be:	4620      	mov	r0, r4
 800a3c0:	f002 f98a 	bl	800c6d8 <_Bfree>
 800a3c4:	9907      	ldr	r1, [sp, #28]
 800a3c6:	4620      	mov	r0, r4
 800a3c8:	f002 f986 	bl	800c6d8 <_Bfree>
 800a3cc:	4629      	mov	r1, r5
 800a3ce:	4620      	mov	r0, r4
 800a3d0:	f002 f982 	bl	800c6d8 <_Bfree>
 800a3d4:	e5dc      	b.n	8009f90 <_strtod_l+0x88>
 800a3d6:	4b36      	ldr	r3, [pc, #216]	; (800a4b0 <_strtod_l+0x5a8>)
 800a3d8:	9304      	str	r3, [sp, #16]
 800a3da:	2300      	movs	r3, #0
 800a3dc:	ea4f 1828 	mov.w	r8, r8, asr #4
 800a3e0:	4650      	mov	r0, sl
 800a3e2:	4659      	mov	r1, fp
 800a3e4:	4699      	mov	r9, r3
 800a3e6:	f1b8 0f01 	cmp.w	r8, #1
 800a3ea:	dc21      	bgt.n	800a430 <_strtod_l+0x528>
 800a3ec:	b10b      	cbz	r3, 800a3f2 <_strtod_l+0x4ea>
 800a3ee:	4682      	mov	sl, r0
 800a3f0:	468b      	mov	fp, r1
 800a3f2:	4b2f      	ldr	r3, [pc, #188]	; (800a4b0 <_strtod_l+0x5a8>)
 800a3f4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800a3f8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800a3fc:	4652      	mov	r2, sl
 800a3fe:	465b      	mov	r3, fp
 800a400:	e9d9 0100 	ldrd	r0, r1, [r9]
 800a404:	f7f6 f8f8 	bl	80005f8 <__aeabi_dmul>
 800a408:	4b2a      	ldr	r3, [pc, #168]	; (800a4b4 <_strtod_l+0x5ac>)
 800a40a:	460a      	mov	r2, r1
 800a40c:	400b      	ands	r3, r1
 800a40e:	492a      	ldr	r1, [pc, #168]	; (800a4b8 <_strtod_l+0x5b0>)
 800a410:	428b      	cmp	r3, r1
 800a412:	4682      	mov	sl, r0
 800a414:	d8bc      	bhi.n	800a390 <_strtod_l+0x488>
 800a416:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a41a:	428b      	cmp	r3, r1
 800a41c:	bf86      	itte	hi
 800a41e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800a4bc <_strtod_l+0x5b4>
 800a422:	f04f 3aff 	movhi.w	sl, #4294967295
 800a426:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800a42a:	2300      	movs	r3, #0
 800a42c:	9304      	str	r3, [sp, #16]
 800a42e:	e084      	b.n	800a53a <_strtod_l+0x632>
 800a430:	f018 0f01 	tst.w	r8, #1
 800a434:	d005      	beq.n	800a442 <_strtod_l+0x53a>
 800a436:	9b04      	ldr	r3, [sp, #16]
 800a438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a43c:	f7f6 f8dc 	bl	80005f8 <__aeabi_dmul>
 800a440:	2301      	movs	r3, #1
 800a442:	9a04      	ldr	r2, [sp, #16]
 800a444:	3208      	adds	r2, #8
 800a446:	f109 0901 	add.w	r9, r9, #1
 800a44a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a44e:	9204      	str	r2, [sp, #16]
 800a450:	e7c9      	b.n	800a3e6 <_strtod_l+0x4de>
 800a452:	d0ea      	beq.n	800a42a <_strtod_l+0x522>
 800a454:	f1c8 0800 	rsb	r8, r8, #0
 800a458:	f018 020f 	ands.w	r2, r8, #15
 800a45c:	d00a      	beq.n	800a474 <_strtod_l+0x56c>
 800a45e:	4b13      	ldr	r3, [pc, #76]	; (800a4ac <_strtod_l+0x5a4>)
 800a460:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a464:	4650      	mov	r0, sl
 800a466:	4659      	mov	r1, fp
 800a468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a46c:	f7f6 f9ee 	bl	800084c <__aeabi_ddiv>
 800a470:	4682      	mov	sl, r0
 800a472:	468b      	mov	fp, r1
 800a474:	ea5f 1828 	movs.w	r8, r8, asr #4
 800a478:	d0d7      	beq.n	800a42a <_strtod_l+0x522>
 800a47a:	f1b8 0f1f 	cmp.w	r8, #31
 800a47e:	dd1f      	ble.n	800a4c0 <_strtod_l+0x5b8>
 800a480:	2500      	movs	r5, #0
 800a482:	462e      	mov	r6, r5
 800a484:	9507      	str	r5, [sp, #28]
 800a486:	9505      	str	r5, [sp, #20]
 800a488:	2322      	movs	r3, #34	; 0x22
 800a48a:	f04f 0a00 	mov.w	sl, #0
 800a48e:	f04f 0b00 	mov.w	fp, #0
 800a492:	6023      	str	r3, [r4, #0]
 800a494:	e786      	b.n	800a3a4 <_strtod_l+0x49c>
 800a496:	bf00      	nop
 800a498:	0800dbc5 	.word	0x0800dbc5
 800a49c:	0800dc08 	.word	0x0800dc08
 800a4a0:	0800dbbd 	.word	0x0800dbbd
 800a4a4:	0800dd88 	.word	0x0800dd88
 800a4a8:	0800dc83 	.word	0x0800dc83
 800a4ac:	0800df78 	.word	0x0800df78
 800a4b0:	0800df50 	.word	0x0800df50
 800a4b4:	7ff00000 	.word	0x7ff00000
 800a4b8:	7ca00000 	.word	0x7ca00000
 800a4bc:	7fefffff 	.word	0x7fefffff
 800a4c0:	f018 0310 	ands.w	r3, r8, #16
 800a4c4:	bf18      	it	ne
 800a4c6:	236a      	movne	r3, #106	; 0x6a
 800a4c8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800a878 <_strtod_l+0x970>
 800a4cc:	9304      	str	r3, [sp, #16]
 800a4ce:	4650      	mov	r0, sl
 800a4d0:	4659      	mov	r1, fp
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	f018 0f01 	tst.w	r8, #1
 800a4d8:	d004      	beq.n	800a4e4 <_strtod_l+0x5dc>
 800a4da:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a4de:	f7f6 f88b 	bl	80005f8 <__aeabi_dmul>
 800a4e2:	2301      	movs	r3, #1
 800a4e4:	ea5f 0868 	movs.w	r8, r8, asr #1
 800a4e8:	f109 0908 	add.w	r9, r9, #8
 800a4ec:	d1f2      	bne.n	800a4d4 <_strtod_l+0x5cc>
 800a4ee:	b10b      	cbz	r3, 800a4f4 <_strtod_l+0x5ec>
 800a4f0:	4682      	mov	sl, r0
 800a4f2:	468b      	mov	fp, r1
 800a4f4:	9b04      	ldr	r3, [sp, #16]
 800a4f6:	b1c3      	cbz	r3, 800a52a <_strtod_l+0x622>
 800a4f8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a4fc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a500:	2b00      	cmp	r3, #0
 800a502:	4659      	mov	r1, fp
 800a504:	dd11      	ble.n	800a52a <_strtod_l+0x622>
 800a506:	2b1f      	cmp	r3, #31
 800a508:	f340 8124 	ble.w	800a754 <_strtod_l+0x84c>
 800a50c:	2b34      	cmp	r3, #52	; 0x34
 800a50e:	bfde      	ittt	le
 800a510:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800a514:	f04f 33ff 	movle.w	r3, #4294967295
 800a518:	fa03 f202 	lslle.w	r2, r3, r2
 800a51c:	f04f 0a00 	mov.w	sl, #0
 800a520:	bfcc      	ite	gt
 800a522:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800a526:	ea02 0b01 	andle.w	fp, r2, r1
 800a52a:	2200      	movs	r2, #0
 800a52c:	2300      	movs	r3, #0
 800a52e:	4650      	mov	r0, sl
 800a530:	4659      	mov	r1, fp
 800a532:	f7f6 fac9 	bl	8000ac8 <__aeabi_dcmpeq>
 800a536:	2800      	cmp	r0, #0
 800a538:	d1a2      	bne.n	800a480 <_strtod_l+0x578>
 800a53a:	9b07      	ldr	r3, [sp, #28]
 800a53c:	9300      	str	r3, [sp, #0]
 800a53e:	9908      	ldr	r1, [sp, #32]
 800a540:	462b      	mov	r3, r5
 800a542:	463a      	mov	r2, r7
 800a544:	4620      	mov	r0, r4
 800a546:	f002 f92f 	bl	800c7a8 <__s2b>
 800a54a:	9007      	str	r0, [sp, #28]
 800a54c:	2800      	cmp	r0, #0
 800a54e:	f43f af1f 	beq.w	800a390 <_strtod_l+0x488>
 800a552:	9b05      	ldr	r3, [sp, #20]
 800a554:	1b9e      	subs	r6, r3, r6
 800a556:	9b06      	ldr	r3, [sp, #24]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	bfb4      	ite	lt
 800a55c:	4633      	movlt	r3, r6
 800a55e:	2300      	movge	r3, #0
 800a560:	930c      	str	r3, [sp, #48]	; 0x30
 800a562:	9b06      	ldr	r3, [sp, #24]
 800a564:	2500      	movs	r5, #0
 800a566:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a56a:	9312      	str	r3, [sp, #72]	; 0x48
 800a56c:	462e      	mov	r6, r5
 800a56e:	9b07      	ldr	r3, [sp, #28]
 800a570:	4620      	mov	r0, r4
 800a572:	6859      	ldr	r1, [r3, #4]
 800a574:	f002 f870 	bl	800c658 <_Balloc>
 800a578:	9005      	str	r0, [sp, #20]
 800a57a:	2800      	cmp	r0, #0
 800a57c:	f43f af0c 	beq.w	800a398 <_strtod_l+0x490>
 800a580:	9b07      	ldr	r3, [sp, #28]
 800a582:	691a      	ldr	r2, [r3, #16]
 800a584:	3202      	adds	r2, #2
 800a586:	f103 010c 	add.w	r1, r3, #12
 800a58a:	0092      	lsls	r2, r2, #2
 800a58c:	300c      	adds	r0, #12
 800a58e:	f7fe fde9 	bl	8009164 <memcpy>
 800a592:	ec4b ab10 	vmov	d0, sl, fp
 800a596:	aa1a      	add	r2, sp, #104	; 0x68
 800a598:	a919      	add	r1, sp, #100	; 0x64
 800a59a:	4620      	mov	r0, r4
 800a59c:	f002 fc4a 	bl	800ce34 <__d2b>
 800a5a0:	ec4b ab18 	vmov	d8, sl, fp
 800a5a4:	9018      	str	r0, [sp, #96]	; 0x60
 800a5a6:	2800      	cmp	r0, #0
 800a5a8:	f43f aef6 	beq.w	800a398 <_strtod_l+0x490>
 800a5ac:	2101      	movs	r1, #1
 800a5ae:	4620      	mov	r0, r4
 800a5b0:	f002 f994 	bl	800c8dc <__i2b>
 800a5b4:	4606      	mov	r6, r0
 800a5b6:	2800      	cmp	r0, #0
 800a5b8:	f43f aeee 	beq.w	800a398 <_strtod_l+0x490>
 800a5bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a5be:	9904      	ldr	r1, [sp, #16]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	bfab      	itete	ge
 800a5c4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800a5c6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800a5c8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800a5ca:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800a5ce:	bfac      	ite	ge
 800a5d0:	eb03 0902 	addge.w	r9, r3, r2
 800a5d4:	1ad7      	sublt	r7, r2, r3
 800a5d6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a5d8:	eba3 0801 	sub.w	r8, r3, r1
 800a5dc:	4490      	add	r8, r2
 800a5de:	4ba1      	ldr	r3, [pc, #644]	; (800a864 <_strtod_l+0x95c>)
 800a5e0:	f108 38ff 	add.w	r8, r8, #4294967295
 800a5e4:	4598      	cmp	r8, r3
 800a5e6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a5ea:	f280 80c7 	bge.w	800a77c <_strtod_l+0x874>
 800a5ee:	eba3 0308 	sub.w	r3, r3, r8
 800a5f2:	2b1f      	cmp	r3, #31
 800a5f4:	eba2 0203 	sub.w	r2, r2, r3
 800a5f8:	f04f 0101 	mov.w	r1, #1
 800a5fc:	f300 80b1 	bgt.w	800a762 <_strtod_l+0x85a>
 800a600:	fa01 f303 	lsl.w	r3, r1, r3
 800a604:	930d      	str	r3, [sp, #52]	; 0x34
 800a606:	2300      	movs	r3, #0
 800a608:	9308      	str	r3, [sp, #32]
 800a60a:	eb09 0802 	add.w	r8, r9, r2
 800a60e:	9b04      	ldr	r3, [sp, #16]
 800a610:	45c1      	cmp	r9, r8
 800a612:	4417      	add	r7, r2
 800a614:	441f      	add	r7, r3
 800a616:	464b      	mov	r3, r9
 800a618:	bfa8      	it	ge
 800a61a:	4643      	movge	r3, r8
 800a61c:	42bb      	cmp	r3, r7
 800a61e:	bfa8      	it	ge
 800a620:	463b      	movge	r3, r7
 800a622:	2b00      	cmp	r3, #0
 800a624:	bfc2      	ittt	gt
 800a626:	eba8 0803 	subgt.w	r8, r8, r3
 800a62a:	1aff      	subgt	r7, r7, r3
 800a62c:	eba9 0903 	subgt.w	r9, r9, r3
 800a630:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a632:	2b00      	cmp	r3, #0
 800a634:	dd17      	ble.n	800a666 <_strtod_l+0x75e>
 800a636:	4631      	mov	r1, r6
 800a638:	461a      	mov	r2, r3
 800a63a:	4620      	mov	r0, r4
 800a63c:	f002 fa0e 	bl	800ca5c <__pow5mult>
 800a640:	4606      	mov	r6, r0
 800a642:	2800      	cmp	r0, #0
 800a644:	f43f aea8 	beq.w	800a398 <_strtod_l+0x490>
 800a648:	4601      	mov	r1, r0
 800a64a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a64c:	4620      	mov	r0, r4
 800a64e:	f002 f95b 	bl	800c908 <__multiply>
 800a652:	900b      	str	r0, [sp, #44]	; 0x2c
 800a654:	2800      	cmp	r0, #0
 800a656:	f43f ae9f 	beq.w	800a398 <_strtod_l+0x490>
 800a65a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a65c:	4620      	mov	r0, r4
 800a65e:	f002 f83b 	bl	800c6d8 <_Bfree>
 800a662:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a664:	9318      	str	r3, [sp, #96]	; 0x60
 800a666:	f1b8 0f00 	cmp.w	r8, #0
 800a66a:	f300 808c 	bgt.w	800a786 <_strtod_l+0x87e>
 800a66e:	9b06      	ldr	r3, [sp, #24]
 800a670:	2b00      	cmp	r3, #0
 800a672:	dd08      	ble.n	800a686 <_strtod_l+0x77e>
 800a674:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a676:	9905      	ldr	r1, [sp, #20]
 800a678:	4620      	mov	r0, r4
 800a67a:	f002 f9ef 	bl	800ca5c <__pow5mult>
 800a67e:	9005      	str	r0, [sp, #20]
 800a680:	2800      	cmp	r0, #0
 800a682:	f43f ae89 	beq.w	800a398 <_strtod_l+0x490>
 800a686:	2f00      	cmp	r7, #0
 800a688:	dd08      	ble.n	800a69c <_strtod_l+0x794>
 800a68a:	9905      	ldr	r1, [sp, #20]
 800a68c:	463a      	mov	r2, r7
 800a68e:	4620      	mov	r0, r4
 800a690:	f002 fa3e 	bl	800cb10 <__lshift>
 800a694:	9005      	str	r0, [sp, #20]
 800a696:	2800      	cmp	r0, #0
 800a698:	f43f ae7e 	beq.w	800a398 <_strtod_l+0x490>
 800a69c:	f1b9 0f00 	cmp.w	r9, #0
 800a6a0:	dd08      	ble.n	800a6b4 <_strtod_l+0x7ac>
 800a6a2:	4631      	mov	r1, r6
 800a6a4:	464a      	mov	r2, r9
 800a6a6:	4620      	mov	r0, r4
 800a6a8:	f002 fa32 	bl	800cb10 <__lshift>
 800a6ac:	4606      	mov	r6, r0
 800a6ae:	2800      	cmp	r0, #0
 800a6b0:	f43f ae72 	beq.w	800a398 <_strtod_l+0x490>
 800a6b4:	9a05      	ldr	r2, [sp, #20]
 800a6b6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a6b8:	4620      	mov	r0, r4
 800a6ba:	f002 fab5 	bl	800cc28 <__mdiff>
 800a6be:	4605      	mov	r5, r0
 800a6c0:	2800      	cmp	r0, #0
 800a6c2:	f43f ae69 	beq.w	800a398 <_strtod_l+0x490>
 800a6c6:	68c3      	ldr	r3, [r0, #12]
 800a6c8:	930b      	str	r3, [sp, #44]	; 0x2c
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	60c3      	str	r3, [r0, #12]
 800a6ce:	4631      	mov	r1, r6
 800a6d0:	f002 fa8e 	bl	800cbf0 <__mcmp>
 800a6d4:	2800      	cmp	r0, #0
 800a6d6:	da60      	bge.n	800a79a <_strtod_l+0x892>
 800a6d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a6da:	ea53 030a 	orrs.w	r3, r3, sl
 800a6de:	f040 8082 	bne.w	800a7e6 <_strtod_l+0x8de>
 800a6e2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d17d      	bne.n	800a7e6 <_strtod_l+0x8de>
 800a6ea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a6ee:	0d1b      	lsrs	r3, r3, #20
 800a6f0:	051b      	lsls	r3, r3, #20
 800a6f2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a6f6:	d976      	bls.n	800a7e6 <_strtod_l+0x8de>
 800a6f8:	696b      	ldr	r3, [r5, #20]
 800a6fa:	b913      	cbnz	r3, 800a702 <_strtod_l+0x7fa>
 800a6fc:	692b      	ldr	r3, [r5, #16]
 800a6fe:	2b01      	cmp	r3, #1
 800a700:	dd71      	ble.n	800a7e6 <_strtod_l+0x8de>
 800a702:	4629      	mov	r1, r5
 800a704:	2201      	movs	r2, #1
 800a706:	4620      	mov	r0, r4
 800a708:	f002 fa02 	bl	800cb10 <__lshift>
 800a70c:	4631      	mov	r1, r6
 800a70e:	4605      	mov	r5, r0
 800a710:	f002 fa6e 	bl	800cbf0 <__mcmp>
 800a714:	2800      	cmp	r0, #0
 800a716:	dd66      	ble.n	800a7e6 <_strtod_l+0x8de>
 800a718:	9904      	ldr	r1, [sp, #16]
 800a71a:	4a53      	ldr	r2, [pc, #332]	; (800a868 <_strtod_l+0x960>)
 800a71c:	465b      	mov	r3, fp
 800a71e:	2900      	cmp	r1, #0
 800a720:	f000 8081 	beq.w	800a826 <_strtod_l+0x91e>
 800a724:	ea02 010b 	and.w	r1, r2, fp
 800a728:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a72c:	dc7b      	bgt.n	800a826 <_strtod_l+0x91e>
 800a72e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a732:	f77f aea9 	ble.w	800a488 <_strtod_l+0x580>
 800a736:	4b4d      	ldr	r3, [pc, #308]	; (800a86c <_strtod_l+0x964>)
 800a738:	4650      	mov	r0, sl
 800a73a:	4659      	mov	r1, fp
 800a73c:	2200      	movs	r2, #0
 800a73e:	f7f5 ff5b 	bl	80005f8 <__aeabi_dmul>
 800a742:	460b      	mov	r3, r1
 800a744:	4303      	orrs	r3, r0
 800a746:	bf08      	it	eq
 800a748:	2322      	moveq	r3, #34	; 0x22
 800a74a:	4682      	mov	sl, r0
 800a74c:	468b      	mov	fp, r1
 800a74e:	bf08      	it	eq
 800a750:	6023      	streq	r3, [r4, #0]
 800a752:	e62b      	b.n	800a3ac <_strtod_l+0x4a4>
 800a754:	f04f 32ff 	mov.w	r2, #4294967295
 800a758:	fa02 f303 	lsl.w	r3, r2, r3
 800a75c:	ea03 0a0a 	and.w	sl, r3, sl
 800a760:	e6e3      	b.n	800a52a <_strtod_l+0x622>
 800a762:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800a766:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800a76a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800a76e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800a772:	fa01 f308 	lsl.w	r3, r1, r8
 800a776:	9308      	str	r3, [sp, #32]
 800a778:	910d      	str	r1, [sp, #52]	; 0x34
 800a77a:	e746      	b.n	800a60a <_strtod_l+0x702>
 800a77c:	2300      	movs	r3, #0
 800a77e:	9308      	str	r3, [sp, #32]
 800a780:	2301      	movs	r3, #1
 800a782:	930d      	str	r3, [sp, #52]	; 0x34
 800a784:	e741      	b.n	800a60a <_strtod_l+0x702>
 800a786:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a788:	4642      	mov	r2, r8
 800a78a:	4620      	mov	r0, r4
 800a78c:	f002 f9c0 	bl	800cb10 <__lshift>
 800a790:	9018      	str	r0, [sp, #96]	; 0x60
 800a792:	2800      	cmp	r0, #0
 800a794:	f47f af6b 	bne.w	800a66e <_strtod_l+0x766>
 800a798:	e5fe      	b.n	800a398 <_strtod_l+0x490>
 800a79a:	465f      	mov	r7, fp
 800a79c:	d16e      	bne.n	800a87c <_strtod_l+0x974>
 800a79e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a7a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a7a4:	b342      	cbz	r2, 800a7f8 <_strtod_l+0x8f0>
 800a7a6:	4a32      	ldr	r2, [pc, #200]	; (800a870 <_strtod_l+0x968>)
 800a7a8:	4293      	cmp	r3, r2
 800a7aa:	d128      	bne.n	800a7fe <_strtod_l+0x8f6>
 800a7ac:	9b04      	ldr	r3, [sp, #16]
 800a7ae:	4651      	mov	r1, sl
 800a7b0:	b1eb      	cbz	r3, 800a7ee <_strtod_l+0x8e6>
 800a7b2:	4b2d      	ldr	r3, [pc, #180]	; (800a868 <_strtod_l+0x960>)
 800a7b4:	403b      	ands	r3, r7
 800a7b6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a7ba:	f04f 32ff 	mov.w	r2, #4294967295
 800a7be:	d819      	bhi.n	800a7f4 <_strtod_l+0x8ec>
 800a7c0:	0d1b      	lsrs	r3, r3, #20
 800a7c2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a7c6:	fa02 f303 	lsl.w	r3, r2, r3
 800a7ca:	4299      	cmp	r1, r3
 800a7cc:	d117      	bne.n	800a7fe <_strtod_l+0x8f6>
 800a7ce:	4b29      	ldr	r3, [pc, #164]	; (800a874 <_strtod_l+0x96c>)
 800a7d0:	429f      	cmp	r7, r3
 800a7d2:	d102      	bne.n	800a7da <_strtod_l+0x8d2>
 800a7d4:	3101      	adds	r1, #1
 800a7d6:	f43f addf 	beq.w	800a398 <_strtod_l+0x490>
 800a7da:	4b23      	ldr	r3, [pc, #140]	; (800a868 <_strtod_l+0x960>)
 800a7dc:	403b      	ands	r3, r7
 800a7de:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800a7e2:	f04f 0a00 	mov.w	sl, #0
 800a7e6:	9b04      	ldr	r3, [sp, #16]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d1a4      	bne.n	800a736 <_strtod_l+0x82e>
 800a7ec:	e5de      	b.n	800a3ac <_strtod_l+0x4a4>
 800a7ee:	f04f 33ff 	mov.w	r3, #4294967295
 800a7f2:	e7ea      	b.n	800a7ca <_strtod_l+0x8c2>
 800a7f4:	4613      	mov	r3, r2
 800a7f6:	e7e8      	b.n	800a7ca <_strtod_l+0x8c2>
 800a7f8:	ea53 030a 	orrs.w	r3, r3, sl
 800a7fc:	d08c      	beq.n	800a718 <_strtod_l+0x810>
 800a7fe:	9b08      	ldr	r3, [sp, #32]
 800a800:	b1db      	cbz	r3, 800a83a <_strtod_l+0x932>
 800a802:	423b      	tst	r3, r7
 800a804:	d0ef      	beq.n	800a7e6 <_strtod_l+0x8de>
 800a806:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a808:	9a04      	ldr	r2, [sp, #16]
 800a80a:	4650      	mov	r0, sl
 800a80c:	4659      	mov	r1, fp
 800a80e:	b1c3      	cbz	r3, 800a842 <_strtod_l+0x93a>
 800a810:	f7ff fb5e 	bl	8009ed0 <sulp>
 800a814:	4602      	mov	r2, r0
 800a816:	460b      	mov	r3, r1
 800a818:	ec51 0b18 	vmov	r0, r1, d8
 800a81c:	f7f5 fd36 	bl	800028c <__adddf3>
 800a820:	4682      	mov	sl, r0
 800a822:	468b      	mov	fp, r1
 800a824:	e7df      	b.n	800a7e6 <_strtod_l+0x8de>
 800a826:	4013      	ands	r3, r2
 800a828:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a82c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a830:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a834:	f04f 3aff 	mov.w	sl, #4294967295
 800a838:	e7d5      	b.n	800a7e6 <_strtod_l+0x8de>
 800a83a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a83c:	ea13 0f0a 	tst.w	r3, sl
 800a840:	e7e0      	b.n	800a804 <_strtod_l+0x8fc>
 800a842:	f7ff fb45 	bl	8009ed0 <sulp>
 800a846:	4602      	mov	r2, r0
 800a848:	460b      	mov	r3, r1
 800a84a:	ec51 0b18 	vmov	r0, r1, d8
 800a84e:	f7f5 fd1b 	bl	8000288 <__aeabi_dsub>
 800a852:	2200      	movs	r2, #0
 800a854:	2300      	movs	r3, #0
 800a856:	4682      	mov	sl, r0
 800a858:	468b      	mov	fp, r1
 800a85a:	f7f6 f935 	bl	8000ac8 <__aeabi_dcmpeq>
 800a85e:	2800      	cmp	r0, #0
 800a860:	d0c1      	beq.n	800a7e6 <_strtod_l+0x8de>
 800a862:	e611      	b.n	800a488 <_strtod_l+0x580>
 800a864:	fffffc02 	.word	0xfffffc02
 800a868:	7ff00000 	.word	0x7ff00000
 800a86c:	39500000 	.word	0x39500000
 800a870:	000fffff 	.word	0x000fffff
 800a874:	7fefffff 	.word	0x7fefffff
 800a878:	0800dc20 	.word	0x0800dc20
 800a87c:	4631      	mov	r1, r6
 800a87e:	4628      	mov	r0, r5
 800a880:	f002 fb34 	bl	800ceec <__ratio>
 800a884:	ec59 8b10 	vmov	r8, r9, d0
 800a888:	ee10 0a10 	vmov	r0, s0
 800a88c:	2200      	movs	r2, #0
 800a88e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a892:	4649      	mov	r1, r9
 800a894:	f7f6 f92c 	bl	8000af0 <__aeabi_dcmple>
 800a898:	2800      	cmp	r0, #0
 800a89a:	d07a      	beq.n	800a992 <_strtod_l+0xa8a>
 800a89c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d04a      	beq.n	800a938 <_strtod_l+0xa30>
 800a8a2:	4b95      	ldr	r3, [pc, #596]	; (800aaf8 <_strtod_l+0xbf0>)
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a8aa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800aaf8 <_strtod_l+0xbf0>
 800a8ae:	f04f 0800 	mov.w	r8, #0
 800a8b2:	4b92      	ldr	r3, [pc, #584]	; (800aafc <_strtod_l+0xbf4>)
 800a8b4:	403b      	ands	r3, r7
 800a8b6:	930d      	str	r3, [sp, #52]	; 0x34
 800a8b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a8ba:	4b91      	ldr	r3, [pc, #580]	; (800ab00 <_strtod_l+0xbf8>)
 800a8bc:	429a      	cmp	r2, r3
 800a8be:	f040 80b0 	bne.w	800aa22 <_strtod_l+0xb1a>
 800a8c2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a8c6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800a8ca:	ec4b ab10 	vmov	d0, sl, fp
 800a8ce:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a8d2:	f002 fa33 	bl	800cd3c <__ulp>
 800a8d6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a8da:	ec53 2b10 	vmov	r2, r3, d0
 800a8de:	f7f5 fe8b 	bl	80005f8 <__aeabi_dmul>
 800a8e2:	4652      	mov	r2, sl
 800a8e4:	465b      	mov	r3, fp
 800a8e6:	f7f5 fcd1 	bl	800028c <__adddf3>
 800a8ea:	460b      	mov	r3, r1
 800a8ec:	4983      	ldr	r1, [pc, #524]	; (800aafc <_strtod_l+0xbf4>)
 800a8ee:	4a85      	ldr	r2, [pc, #532]	; (800ab04 <_strtod_l+0xbfc>)
 800a8f0:	4019      	ands	r1, r3
 800a8f2:	4291      	cmp	r1, r2
 800a8f4:	4682      	mov	sl, r0
 800a8f6:	d960      	bls.n	800a9ba <_strtod_l+0xab2>
 800a8f8:	ee18 3a90 	vmov	r3, s17
 800a8fc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a900:	4293      	cmp	r3, r2
 800a902:	d104      	bne.n	800a90e <_strtod_l+0xa06>
 800a904:	ee18 3a10 	vmov	r3, s16
 800a908:	3301      	adds	r3, #1
 800a90a:	f43f ad45 	beq.w	800a398 <_strtod_l+0x490>
 800a90e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800ab10 <_strtod_l+0xc08>
 800a912:	f04f 3aff 	mov.w	sl, #4294967295
 800a916:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a918:	4620      	mov	r0, r4
 800a91a:	f001 fedd 	bl	800c6d8 <_Bfree>
 800a91e:	9905      	ldr	r1, [sp, #20]
 800a920:	4620      	mov	r0, r4
 800a922:	f001 fed9 	bl	800c6d8 <_Bfree>
 800a926:	4631      	mov	r1, r6
 800a928:	4620      	mov	r0, r4
 800a92a:	f001 fed5 	bl	800c6d8 <_Bfree>
 800a92e:	4629      	mov	r1, r5
 800a930:	4620      	mov	r0, r4
 800a932:	f001 fed1 	bl	800c6d8 <_Bfree>
 800a936:	e61a      	b.n	800a56e <_strtod_l+0x666>
 800a938:	f1ba 0f00 	cmp.w	sl, #0
 800a93c:	d11b      	bne.n	800a976 <_strtod_l+0xa6e>
 800a93e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a942:	b9f3      	cbnz	r3, 800a982 <_strtod_l+0xa7a>
 800a944:	4b6c      	ldr	r3, [pc, #432]	; (800aaf8 <_strtod_l+0xbf0>)
 800a946:	2200      	movs	r2, #0
 800a948:	4640      	mov	r0, r8
 800a94a:	4649      	mov	r1, r9
 800a94c:	f7f6 f8c6 	bl	8000adc <__aeabi_dcmplt>
 800a950:	b9d0      	cbnz	r0, 800a988 <_strtod_l+0xa80>
 800a952:	4640      	mov	r0, r8
 800a954:	4649      	mov	r1, r9
 800a956:	4b6c      	ldr	r3, [pc, #432]	; (800ab08 <_strtod_l+0xc00>)
 800a958:	2200      	movs	r2, #0
 800a95a:	f7f5 fe4d 	bl	80005f8 <__aeabi_dmul>
 800a95e:	4680      	mov	r8, r0
 800a960:	4689      	mov	r9, r1
 800a962:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a966:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800a96a:	9315      	str	r3, [sp, #84]	; 0x54
 800a96c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800a970:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a974:	e79d      	b.n	800a8b2 <_strtod_l+0x9aa>
 800a976:	f1ba 0f01 	cmp.w	sl, #1
 800a97a:	d102      	bne.n	800a982 <_strtod_l+0xa7a>
 800a97c:	2f00      	cmp	r7, #0
 800a97e:	f43f ad83 	beq.w	800a488 <_strtod_l+0x580>
 800a982:	4b62      	ldr	r3, [pc, #392]	; (800ab0c <_strtod_l+0xc04>)
 800a984:	2200      	movs	r2, #0
 800a986:	e78e      	b.n	800a8a6 <_strtod_l+0x99e>
 800a988:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800ab08 <_strtod_l+0xc00>
 800a98c:	f04f 0800 	mov.w	r8, #0
 800a990:	e7e7      	b.n	800a962 <_strtod_l+0xa5a>
 800a992:	4b5d      	ldr	r3, [pc, #372]	; (800ab08 <_strtod_l+0xc00>)
 800a994:	4640      	mov	r0, r8
 800a996:	4649      	mov	r1, r9
 800a998:	2200      	movs	r2, #0
 800a99a:	f7f5 fe2d 	bl	80005f8 <__aeabi_dmul>
 800a99e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9a0:	4680      	mov	r8, r0
 800a9a2:	4689      	mov	r9, r1
 800a9a4:	b933      	cbnz	r3, 800a9b4 <_strtod_l+0xaac>
 800a9a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a9aa:	900e      	str	r0, [sp, #56]	; 0x38
 800a9ac:	930f      	str	r3, [sp, #60]	; 0x3c
 800a9ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800a9b2:	e7dd      	b.n	800a970 <_strtod_l+0xa68>
 800a9b4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800a9b8:	e7f9      	b.n	800a9ae <_strtod_l+0xaa6>
 800a9ba:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800a9be:	9b04      	ldr	r3, [sp, #16]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d1a8      	bne.n	800a916 <_strtod_l+0xa0e>
 800a9c4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a9c8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a9ca:	0d1b      	lsrs	r3, r3, #20
 800a9cc:	051b      	lsls	r3, r3, #20
 800a9ce:	429a      	cmp	r2, r3
 800a9d0:	d1a1      	bne.n	800a916 <_strtod_l+0xa0e>
 800a9d2:	4640      	mov	r0, r8
 800a9d4:	4649      	mov	r1, r9
 800a9d6:	f7f6 f96f 	bl	8000cb8 <__aeabi_d2lz>
 800a9da:	f7f5 fddf 	bl	800059c <__aeabi_l2d>
 800a9de:	4602      	mov	r2, r0
 800a9e0:	460b      	mov	r3, r1
 800a9e2:	4640      	mov	r0, r8
 800a9e4:	4649      	mov	r1, r9
 800a9e6:	f7f5 fc4f 	bl	8000288 <__aeabi_dsub>
 800a9ea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a9ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a9f0:	ea43 030a 	orr.w	r3, r3, sl
 800a9f4:	4313      	orrs	r3, r2
 800a9f6:	4680      	mov	r8, r0
 800a9f8:	4689      	mov	r9, r1
 800a9fa:	d055      	beq.n	800aaa8 <_strtod_l+0xba0>
 800a9fc:	a336      	add	r3, pc, #216	; (adr r3, 800aad8 <_strtod_l+0xbd0>)
 800a9fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa02:	f7f6 f86b 	bl	8000adc <__aeabi_dcmplt>
 800aa06:	2800      	cmp	r0, #0
 800aa08:	f47f acd0 	bne.w	800a3ac <_strtod_l+0x4a4>
 800aa0c:	a334      	add	r3, pc, #208	; (adr r3, 800aae0 <_strtod_l+0xbd8>)
 800aa0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa12:	4640      	mov	r0, r8
 800aa14:	4649      	mov	r1, r9
 800aa16:	f7f6 f87f 	bl	8000b18 <__aeabi_dcmpgt>
 800aa1a:	2800      	cmp	r0, #0
 800aa1c:	f43f af7b 	beq.w	800a916 <_strtod_l+0xa0e>
 800aa20:	e4c4      	b.n	800a3ac <_strtod_l+0x4a4>
 800aa22:	9b04      	ldr	r3, [sp, #16]
 800aa24:	b333      	cbz	r3, 800aa74 <_strtod_l+0xb6c>
 800aa26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aa28:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800aa2c:	d822      	bhi.n	800aa74 <_strtod_l+0xb6c>
 800aa2e:	a32e      	add	r3, pc, #184	; (adr r3, 800aae8 <_strtod_l+0xbe0>)
 800aa30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa34:	4640      	mov	r0, r8
 800aa36:	4649      	mov	r1, r9
 800aa38:	f7f6 f85a 	bl	8000af0 <__aeabi_dcmple>
 800aa3c:	b1a0      	cbz	r0, 800aa68 <_strtod_l+0xb60>
 800aa3e:	4649      	mov	r1, r9
 800aa40:	4640      	mov	r0, r8
 800aa42:	f7f6 f8b1 	bl	8000ba8 <__aeabi_d2uiz>
 800aa46:	2801      	cmp	r0, #1
 800aa48:	bf38      	it	cc
 800aa4a:	2001      	movcc	r0, #1
 800aa4c:	f7f5 fd5a 	bl	8000504 <__aeabi_ui2d>
 800aa50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa52:	4680      	mov	r8, r0
 800aa54:	4689      	mov	r9, r1
 800aa56:	bb23      	cbnz	r3, 800aaa2 <_strtod_l+0xb9a>
 800aa58:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aa5c:	9010      	str	r0, [sp, #64]	; 0x40
 800aa5e:	9311      	str	r3, [sp, #68]	; 0x44
 800aa60:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800aa64:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800aa68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa6a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aa6c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800aa70:	1a9b      	subs	r3, r3, r2
 800aa72:	9309      	str	r3, [sp, #36]	; 0x24
 800aa74:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800aa78:	eeb0 0a48 	vmov.f32	s0, s16
 800aa7c:	eef0 0a68 	vmov.f32	s1, s17
 800aa80:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800aa84:	f002 f95a 	bl	800cd3c <__ulp>
 800aa88:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800aa8c:	ec53 2b10 	vmov	r2, r3, d0
 800aa90:	f7f5 fdb2 	bl	80005f8 <__aeabi_dmul>
 800aa94:	ec53 2b18 	vmov	r2, r3, d8
 800aa98:	f7f5 fbf8 	bl	800028c <__adddf3>
 800aa9c:	4682      	mov	sl, r0
 800aa9e:	468b      	mov	fp, r1
 800aaa0:	e78d      	b.n	800a9be <_strtod_l+0xab6>
 800aaa2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800aaa6:	e7db      	b.n	800aa60 <_strtod_l+0xb58>
 800aaa8:	a311      	add	r3, pc, #68	; (adr r3, 800aaf0 <_strtod_l+0xbe8>)
 800aaaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaae:	f7f6 f815 	bl	8000adc <__aeabi_dcmplt>
 800aab2:	e7b2      	b.n	800aa1a <_strtod_l+0xb12>
 800aab4:	2300      	movs	r3, #0
 800aab6:	930a      	str	r3, [sp, #40]	; 0x28
 800aab8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800aaba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aabc:	6013      	str	r3, [r2, #0]
 800aabe:	f7ff ba6b 	b.w	8009f98 <_strtod_l+0x90>
 800aac2:	2a65      	cmp	r2, #101	; 0x65
 800aac4:	f43f ab5f 	beq.w	800a186 <_strtod_l+0x27e>
 800aac8:	2a45      	cmp	r2, #69	; 0x45
 800aaca:	f43f ab5c 	beq.w	800a186 <_strtod_l+0x27e>
 800aace:	2301      	movs	r3, #1
 800aad0:	f7ff bb94 	b.w	800a1fc <_strtod_l+0x2f4>
 800aad4:	f3af 8000 	nop.w
 800aad8:	94a03595 	.word	0x94a03595
 800aadc:	3fdfffff 	.word	0x3fdfffff
 800aae0:	35afe535 	.word	0x35afe535
 800aae4:	3fe00000 	.word	0x3fe00000
 800aae8:	ffc00000 	.word	0xffc00000
 800aaec:	41dfffff 	.word	0x41dfffff
 800aaf0:	94a03595 	.word	0x94a03595
 800aaf4:	3fcfffff 	.word	0x3fcfffff
 800aaf8:	3ff00000 	.word	0x3ff00000
 800aafc:	7ff00000 	.word	0x7ff00000
 800ab00:	7fe00000 	.word	0x7fe00000
 800ab04:	7c9fffff 	.word	0x7c9fffff
 800ab08:	3fe00000 	.word	0x3fe00000
 800ab0c:	bff00000 	.word	0xbff00000
 800ab10:	7fefffff 	.word	0x7fefffff

0800ab14 <_strtod_r>:
 800ab14:	4b01      	ldr	r3, [pc, #4]	; (800ab1c <_strtod_r+0x8>)
 800ab16:	f7ff b9f7 	b.w	8009f08 <_strtod_l>
 800ab1a:	bf00      	nop
 800ab1c:	20000098 	.word	0x20000098

0800ab20 <_strtol_l.constprop.0>:
 800ab20:	2b01      	cmp	r3, #1
 800ab22:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab26:	d001      	beq.n	800ab2c <_strtol_l.constprop.0+0xc>
 800ab28:	2b24      	cmp	r3, #36	; 0x24
 800ab2a:	d906      	bls.n	800ab3a <_strtol_l.constprop.0+0x1a>
 800ab2c:	f7fe faf0 	bl	8009110 <__errno>
 800ab30:	2316      	movs	r3, #22
 800ab32:	6003      	str	r3, [r0, #0]
 800ab34:	2000      	movs	r0, #0
 800ab36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab3a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800ac20 <_strtol_l.constprop.0+0x100>
 800ab3e:	460d      	mov	r5, r1
 800ab40:	462e      	mov	r6, r5
 800ab42:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ab46:	f814 700c 	ldrb.w	r7, [r4, ip]
 800ab4a:	f017 0708 	ands.w	r7, r7, #8
 800ab4e:	d1f7      	bne.n	800ab40 <_strtol_l.constprop.0+0x20>
 800ab50:	2c2d      	cmp	r4, #45	; 0x2d
 800ab52:	d132      	bne.n	800abba <_strtol_l.constprop.0+0x9a>
 800ab54:	782c      	ldrb	r4, [r5, #0]
 800ab56:	2701      	movs	r7, #1
 800ab58:	1cb5      	adds	r5, r6, #2
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d05b      	beq.n	800ac16 <_strtol_l.constprop.0+0xf6>
 800ab5e:	2b10      	cmp	r3, #16
 800ab60:	d109      	bne.n	800ab76 <_strtol_l.constprop.0+0x56>
 800ab62:	2c30      	cmp	r4, #48	; 0x30
 800ab64:	d107      	bne.n	800ab76 <_strtol_l.constprop.0+0x56>
 800ab66:	782c      	ldrb	r4, [r5, #0]
 800ab68:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800ab6c:	2c58      	cmp	r4, #88	; 0x58
 800ab6e:	d14d      	bne.n	800ac0c <_strtol_l.constprop.0+0xec>
 800ab70:	786c      	ldrb	r4, [r5, #1]
 800ab72:	2310      	movs	r3, #16
 800ab74:	3502      	adds	r5, #2
 800ab76:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800ab7a:	f108 38ff 	add.w	r8, r8, #4294967295
 800ab7e:	f04f 0c00 	mov.w	ip, #0
 800ab82:	fbb8 f9f3 	udiv	r9, r8, r3
 800ab86:	4666      	mov	r6, ip
 800ab88:	fb03 8a19 	mls	sl, r3, r9, r8
 800ab8c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800ab90:	f1be 0f09 	cmp.w	lr, #9
 800ab94:	d816      	bhi.n	800abc4 <_strtol_l.constprop.0+0xa4>
 800ab96:	4674      	mov	r4, lr
 800ab98:	42a3      	cmp	r3, r4
 800ab9a:	dd24      	ble.n	800abe6 <_strtol_l.constprop.0+0xc6>
 800ab9c:	f1bc 0f00 	cmp.w	ip, #0
 800aba0:	db1e      	blt.n	800abe0 <_strtol_l.constprop.0+0xc0>
 800aba2:	45b1      	cmp	r9, r6
 800aba4:	d31c      	bcc.n	800abe0 <_strtol_l.constprop.0+0xc0>
 800aba6:	d101      	bne.n	800abac <_strtol_l.constprop.0+0x8c>
 800aba8:	45a2      	cmp	sl, r4
 800abaa:	db19      	blt.n	800abe0 <_strtol_l.constprop.0+0xc0>
 800abac:	fb06 4603 	mla	r6, r6, r3, r4
 800abb0:	f04f 0c01 	mov.w	ip, #1
 800abb4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800abb8:	e7e8      	b.n	800ab8c <_strtol_l.constprop.0+0x6c>
 800abba:	2c2b      	cmp	r4, #43	; 0x2b
 800abbc:	bf04      	itt	eq
 800abbe:	782c      	ldrbeq	r4, [r5, #0]
 800abc0:	1cb5      	addeq	r5, r6, #2
 800abc2:	e7ca      	b.n	800ab5a <_strtol_l.constprop.0+0x3a>
 800abc4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800abc8:	f1be 0f19 	cmp.w	lr, #25
 800abcc:	d801      	bhi.n	800abd2 <_strtol_l.constprop.0+0xb2>
 800abce:	3c37      	subs	r4, #55	; 0x37
 800abd0:	e7e2      	b.n	800ab98 <_strtol_l.constprop.0+0x78>
 800abd2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800abd6:	f1be 0f19 	cmp.w	lr, #25
 800abda:	d804      	bhi.n	800abe6 <_strtol_l.constprop.0+0xc6>
 800abdc:	3c57      	subs	r4, #87	; 0x57
 800abde:	e7db      	b.n	800ab98 <_strtol_l.constprop.0+0x78>
 800abe0:	f04f 3cff 	mov.w	ip, #4294967295
 800abe4:	e7e6      	b.n	800abb4 <_strtol_l.constprop.0+0x94>
 800abe6:	f1bc 0f00 	cmp.w	ip, #0
 800abea:	da05      	bge.n	800abf8 <_strtol_l.constprop.0+0xd8>
 800abec:	2322      	movs	r3, #34	; 0x22
 800abee:	6003      	str	r3, [r0, #0]
 800abf0:	4646      	mov	r6, r8
 800abf2:	b942      	cbnz	r2, 800ac06 <_strtol_l.constprop.0+0xe6>
 800abf4:	4630      	mov	r0, r6
 800abf6:	e79e      	b.n	800ab36 <_strtol_l.constprop.0+0x16>
 800abf8:	b107      	cbz	r7, 800abfc <_strtol_l.constprop.0+0xdc>
 800abfa:	4276      	negs	r6, r6
 800abfc:	2a00      	cmp	r2, #0
 800abfe:	d0f9      	beq.n	800abf4 <_strtol_l.constprop.0+0xd4>
 800ac00:	f1bc 0f00 	cmp.w	ip, #0
 800ac04:	d000      	beq.n	800ac08 <_strtol_l.constprop.0+0xe8>
 800ac06:	1e69      	subs	r1, r5, #1
 800ac08:	6011      	str	r1, [r2, #0]
 800ac0a:	e7f3      	b.n	800abf4 <_strtol_l.constprop.0+0xd4>
 800ac0c:	2430      	movs	r4, #48	; 0x30
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d1b1      	bne.n	800ab76 <_strtol_l.constprop.0+0x56>
 800ac12:	2308      	movs	r3, #8
 800ac14:	e7af      	b.n	800ab76 <_strtol_l.constprop.0+0x56>
 800ac16:	2c30      	cmp	r4, #48	; 0x30
 800ac18:	d0a5      	beq.n	800ab66 <_strtol_l.constprop.0+0x46>
 800ac1a:	230a      	movs	r3, #10
 800ac1c:	e7ab      	b.n	800ab76 <_strtol_l.constprop.0+0x56>
 800ac1e:	bf00      	nop
 800ac20:	0800dc85 	.word	0x0800dc85

0800ac24 <_strtol_r>:
 800ac24:	f7ff bf7c 	b.w	800ab20 <_strtol_l.constprop.0>

0800ac28 <__swbuf_r>:
 800ac28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac2a:	460e      	mov	r6, r1
 800ac2c:	4614      	mov	r4, r2
 800ac2e:	4605      	mov	r5, r0
 800ac30:	b118      	cbz	r0, 800ac3a <__swbuf_r+0x12>
 800ac32:	6983      	ldr	r3, [r0, #24]
 800ac34:	b90b      	cbnz	r3, 800ac3a <__swbuf_r+0x12>
 800ac36:	f001 f86b 	bl	800bd10 <__sinit>
 800ac3a:	4b21      	ldr	r3, [pc, #132]	; (800acc0 <__swbuf_r+0x98>)
 800ac3c:	429c      	cmp	r4, r3
 800ac3e:	d12b      	bne.n	800ac98 <__swbuf_r+0x70>
 800ac40:	686c      	ldr	r4, [r5, #4]
 800ac42:	69a3      	ldr	r3, [r4, #24]
 800ac44:	60a3      	str	r3, [r4, #8]
 800ac46:	89a3      	ldrh	r3, [r4, #12]
 800ac48:	071a      	lsls	r2, r3, #28
 800ac4a:	d52f      	bpl.n	800acac <__swbuf_r+0x84>
 800ac4c:	6923      	ldr	r3, [r4, #16]
 800ac4e:	b36b      	cbz	r3, 800acac <__swbuf_r+0x84>
 800ac50:	6923      	ldr	r3, [r4, #16]
 800ac52:	6820      	ldr	r0, [r4, #0]
 800ac54:	1ac0      	subs	r0, r0, r3
 800ac56:	6963      	ldr	r3, [r4, #20]
 800ac58:	b2f6      	uxtb	r6, r6
 800ac5a:	4283      	cmp	r3, r0
 800ac5c:	4637      	mov	r7, r6
 800ac5e:	dc04      	bgt.n	800ac6a <__swbuf_r+0x42>
 800ac60:	4621      	mov	r1, r4
 800ac62:	4628      	mov	r0, r5
 800ac64:	f000 ffc0 	bl	800bbe8 <_fflush_r>
 800ac68:	bb30      	cbnz	r0, 800acb8 <__swbuf_r+0x90>
 800ac6a:	68a3      	ldr	r3, [r4, #8]
 800ac6c:	3b01      	subs	r3, #1
 800ac6e:	60a3      	str	r3, [r4, #8]
 800ac70:	6823      	ldr	r3, [r4, #0]
 800ac72:	1c5a      	adds	r2, r3, #1
 800ac74:	6022      	str	r2, [r4, #0]
 800ac76:	701e      	strb	r6, [r3, #0]
 800ac78:	6963      	ldr	r3, [r4, #20]
 800ac7a:	3001      	adds	r0, #1
 800ac7c:	4283      	cmp	r3, r0
 800ac7e:	d004      	beq.n	800ac8a <__swbuf_r+0x62>
 800ac80:	89a3      	ldrh	r3, [r4, #12]
 800ac82:	07db      	lsls	r3, r3, #31
 800ac84:	d506      	bpl.n	800ac94 <__swbuf_r+0x6c>
 800ac86:	2e0a      	cmp	r6, #10
 800ac88:	d104      	bne.n	800ac94 <__swbuf_r+0x6c>
 800ac8a:	4621      	mov	r1, r4
 800ac8c:	4628      	mov	r0, r5
 800ac8e:	f000 ffab 	bl	800bbe8 <_fflush_r>
 800ac92:	b988      	cbnz	r0, 800acb8 <__swbuf_r+0x90>
 800ac94:	4638      	mov	r0, r7
 800ac96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac98:	4b0a      	ldr	r3, [pc, #40]	; (800acc4 <__swbuf_r+0x9c>)
 800ac9a:	429c      	cmp	r4, r3
 800ac9c:	d101      	bne.n	800aca2 <__swbuf_r+0x7a>
 800ac9e:	68ac      	ldr	r4, [r5, #8]
 800aca0:	e7cf      	b.n	800ac42 <__swbuf_r+0x1a>
 800aca2:	4b09      	ldr	r3, [pc, #36]	; (800acc8 <__swbuf_r+0xa0>)
 800aca4:	429c      	cmp	r4, r3
 800aca6:	bf08      	it	eq
 800aca8:	68ec      	ldreq	r4, [r5, #12]
 800acaa:	e7ca      	b.n	800ac42 <__swbuf_r+0x1a>
 800acac:	4621      	mov	r1, r4
 800acae:	4628      	mov	r0, r5
 800acb0:	f000 f80c 	bl	800accc <__swsetup_r>
 800acb4:	2800      	cmp	r0, #0
 800acb6:	d0cb      	beq.n	800ac50 <__swbuf_r+0x28>
 800acb8:	f04f 37ff 	mov.w	r7, #4294967295
 800acbc:	e7ea      	b.n	800ac94 <__swbuf_r+0x6c>
 800acbe:	bf00      	nop
 800acc0:	0800de38 	.word	0x0800de38
 800acc4:	0800de58 	.word	0x0800de58
 800acc8:	0800de18 	.word	0x0800de18

0800accc <__swsetup_r>:
 800accc:	4b32      	ldr	r3, [pc, #200]	; (800ad98 <__swsetup_r+0xcc>)
 800acce:	b570      	push	{r4, r5, r6, lr}
 800acd0:	681d      	ldr	r5, [r3, #0]
 800acd2:	4606      	mov	r6, r0
 800acd4:	460c      	mov	r4, r1
 800acd6:	b125      	cbz	r5, 800ace2 <__swsetup_r+0x16>
 800acd8:	69ab      	ldr	r3, [r5, #24]
 800acda:	b913      	cbnz	r3, 800ace2 <__swsetup_r+0x16>
 800acdc:	4628      	mov	r0, r5
 800acde:	f001 f817 	bl	800bd10 <__sinit>
 800ace2:	4b2e      	ldr	r3, [pc, #184]	; (800ad9c <__swsetup_r+0xd0>)
 800ace4:	429c      	cmp	r4, r3
 800ace6:	d10f      	bne.n	800ad08 <__swsetup_r+0x3c>
 800ace8:	686c      	ldr	r4, [r5, #4]
 800acea:	89a3      	ldrh	r3, [r4, #12]
 800acec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800acf0:	0719      	lsls	r1, r3, #28
 800acf2:	d42c      	bmi.n	800ad4e <__swsetup_r+0x82>
 800acf4:	06dd      	lsls	r5, r3, #27
 800acf6:	d411      	bmi.n	800ad1c <__swsetup_r+0x50>
 800acf8:	2309      	movs	r3, #9
 800acfa:	6033      	str	r3, [r6, #0]
 800acfc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ad00:	81a3      	strh	r3, [r4, #12]
 800ad02:	f04f 30ff 	mov.w	r0, #4294967295
 800ad06:	e03e      	b.n	800ad86 <__swsetup_r+0xba>
 800ad08:	4b25      	ldr	r3, [pc, #148]	; (800ada0 <__swsetup_r+0xd4>)
 800ad0a:	429c      	cmp	r4, r3
 800ad0c:	d101      	bne.n	800ad12 <__swsetup_r+0x46>
 800ad0e:	68ac      	ldr	r4, [r5, #8]
 800ad10:	e7eb      	b.n	800acea <__swsetup_r+0x1e>
 800ad12:	4b24      	ldr	r3, [pc, #144]	; (800ada4 <__swsetup_r+0xd8>)
 800ad14:	429c      	cmp	r4, r3
 800ad16:	bf08      	it	eq
 800ad18:	68ec      	ldreq	r4, [r5, #12]
 800ad1a:	e7e6      	b.n	800acea <__swsetup_r+0x1e>
 800ad1c:	0758      	lsls	r0, r3, #29
 800ad1e:	d512      	bpl.n	800ad46 <__swsetup_r+0x7a>
 800ad20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ad22:	b141      	cbz	r1, 800ad36 <__swsetup_r+0x6a>
 800ad24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ad28:	4299      	cmp	r1, r3
 800ad2a:	d002      	beq.n	800ad32 <__swsetup_r+0x66>
 800ad2c:	4630      	mov	r0, r6
 800ad2e:	f002 f96b 	bl	800d008 <_free_r>
 800ad32:	2300      	movs	r3, #0
 800ad34:	6363      	str	r3, [r4, #52]	; 0x34
 800ad36:	89a3      	ldrh	r3, [r4, #12]
 800ad38:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ad3c:	81a3      	strh	r3, [r4, #12]
 800ad3e:	2300      	movs	r3, #0
 800ad40:	6063      	str	r3, [r4, #4]
 800ad42:	6923      	ldr	r3, [r4, #16]
 800ad44:	6023      	str	r3, [r4, #0]
 800ad46:	89a3      	ldrh	r3, [r4, #12]
 800ad48:	f043 0308 	orr.w	r3, r3, #8
 800ad4c:	81a3      	strh	r3, [r4, #12]
 800ad4e:	6923      	ldr	r3, [r4, #16]
 800ad50:	b94b      	cbnz	r3, 800ad66 <__swsetup_r+0x9a>
 800ad52:	89a3      	ldrh	r3, [r4, #12]
 800ad54:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ad58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ad5c:	d003      	beq.n	800ad66 <__swsetup_r+0x9a>
 800ad5e:	4621      	mov	r1, r4
 800ad60:	4630      	mov	r0, r6
 800ad62:	f001 fc1f 	bl	800c5a4 <__smakebuf_r>
 800ad66:	89a0      	ldrh	r0, [r4, #12]
 800ad68:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ad6c:	f010 0301 	ands.w	r3, r0, #1
 800ad70:	d00a      	beq.n	800ad88 <__swsetup_r+0xbc>
 800ad72:	2300      	movs	r3, #0
 800ad74:	60a3      	str	r3, [r4, #8]
 800ad76:	6963      	ldr	r3, [r4, #20]
 800ad78:	425b      	negs	r3, r3
 800ad7a:	61a3      	str	r3, [r4, #24]
 800ad7c:	6923      	ldr	r3, [r4, #16]
 800ad7e:	b943      	cbnz	r3, 800ad92 <__swsetup_r+0xc6>
 800ad80:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ad84:	d1ba      	bne.n	800acfc <__swsetup_r+0x30>
 800ad86:	bd70      	pop	{r4, r5, r6, pc}
 800ad88:	0781      	lsls	r1, r0, #30
 800ad8a:	bf58      	it	pl
 800ad8c:	6963      	ldrpl	r3, [r4, #20]
 800ad8e:	60a3      	str	r3, [r4, #8]
 800ad90:	e7f4      	b.n	800ad7c <__swsetup_r+0xb0>
 800ad92:	2000      	movs	r0, #0
 800ad94:	e7f7      	b.n	800ad86 <__swsetup_r+0xba>
 800ad96:	bf00      	nop
 800ad98:	20000030 	.word	0x20000030
 800ad9c:	0800de38 	.word	0x0800de38
 800ada0:	0800de58 	.word	0x0800de58
 800ada4:	0800de18 	.word	0x0800de18

0800ada8 <__assert_func>:
 800ada8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800adaa:	4614      	mov	r4, r2
 800adac:	461a      	mov	r2, r3
 800adae:	4b09      	ldr	r3, [pc, #36]	; (800add4 <__assert_func+0x2c>)
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	4605      	mov	r5, r0
 800adb4:	68d8      	ldr	r0, [r3, #12]
 800adb6:	b14c      	cbz	r4, 800adcc <__assert_func+0x24>
 800adb8:	4b07      	ldr	r3, [pc, #28]	; (800add8 <__assert_func+0x30>)
 800adba:	9100      	str	r1, [sp, #0]
 800adbc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800adc0:	4906      	ldr	r1, [pc, #24]	; (800addc <__assert_func+0x34>)
 800adc2:	462b      	mov	r3, r5
 800adc4:	f001 f822 	bl	800be0c <fiprintf>
 800adc8:	f002 fd44 	bl	800d854 <abort>
 800adcc:	4b04      	ldr	r3, [pc, #16]	; (800ade0 <__assert_func+0x38>)
 800adce:	461c      	mov	r4, r3
 800add0:	e7f3      	b.n	800adba <__assert_func+0x12>
 800add2:	bf00      	nop
 800add4:	20000030 	.word	0x20000030
 800add8:	0800dc48 	.word	0x0800dc48
 800addc:	0800dc55 	.word	0x0800dc55
 800ade0:	0800dc83 	.word	0x0800dc83

0800ade4 <quorem>:
 800ade4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ade8:	6903      	ldr	r3, [r0, #16]
 800adea:	690c      	ldr	r4, [r1, #16]
 800adec:	42a3      	cmp	r3, r4
 800adee:	4607      	mov	r7, r0
 800adf0:	f2c0 8081 	blt.w	800aef6 <quorem+0x112>
 800adf4:	3c01      	subs	r4, #1
 800adf6:	f101 0814 	add.w	r8, r1, #20
 800adfa:	f100 0514 	add.w	r5, r0, #20
 800adfe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae02:	9301      	str	r3, [sp, #4]
 800ae04:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ae08:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae0c:	3301      	adds	r3, #1
 800ae0e:	429a      	cmp	r2, r3
 800ae10:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ae14:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ae18:	fbb2 f6f3 	udiv	r6, r2, r3
 800ae1c:	d331      	bcc.n	800ae82 <quorem+0x9e>
 800ae1e:	f04f 0e00 	mov.w	lr, #0
 800ae22:	4640      	mov	r0, r8
 800ae24:	46ac      	mov	ip, r5
 800ae26:	46f2      	mov	sl, lr
 800ae28:	f850 2b04 	ldr.w	r2, [r0], #4
 800ae2c:	b293      	uxth	r3, r2
 800ae2e:	fb06 e303 	mla	r3, r6, r3, lr
 800ae32:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ae36:	b29b      	uxth	r3, r3
 800ae38:	ebaa 0303 	sub.w	r3, sl, r3
 800ae3c:	f8dc a000 	ldr.w	sl, [ip]
 800ae40:	0c12      	lsrs	r2, r2, #16
 800ae42:	fa13 f38a 	uxtah	r3, r3, sl
 800ae46:	fb06 e202 	mla	r2, r6, r2, lr
 800ae4a:	9300      	str	r3, [sp, #0]
 800ae4c:	9b00      	ldr	r3, [sp, #0]
 800ae4e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ae52:	b292      	uxth	r2, r2
 800ae54:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ae58:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ae5c:	f8bd 3000 	ldrh.w	r3, [sp]
 800ae60:	4581      	cmp	r9, r0
 800ae62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae66:	f84c 3b04 	str.w	r3, [ip], #4
 800ae6a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ae6e:	d2db      	bcs.n	800ae28 <quorem+0x44>
 800ae70:	f855 300b 	ldr.w	r3, [r5, fp]
 800ae74:	b92b      	cbnz	r3, 800ae82 <quorem+0x9e>
 800ae76:	9b01      	ldr	r3, [sp, #4]
 800ae78:	3b04      	subs	r3, #4
 800ae7a:	429d      	cmp	r5, r3
 800ae7c:	461a      	mov	r2, r3
 800ae7e:	d32e      	bcc.n	800aede <quorem+0xfa>
 800ae80:	613c      	str	r4, [r7, #16]
 800ae82:	4638      	mov	r0, r7
 800ae84:	f001 feb4 	bl	800cbf0 <__mcmp>
 800ae88:	2800      	cmp	r0, #0
 800ae8a:	db24      	blt.n	800aed6 <quorem+0xf2>
 800ae8c:	3601      	adds	r6, #1
 800ae8e:	4628      	mov	r0, r5
 800ae90:	f04f 0c00 	mov.w	ip, #0
 800ae94:	f858 2b04 	ldr.w	r2, [r8], #4
 800ae98:	f8d0 e000 	ldr.w	lr, [r0]
 800ae9c:	b293      	uxth	r3, r2
 800ae9e:	ebac 0303 	sub.w	r3, ip, r3
 800aea2:	0c12      	lsrs	r2, r2, #16
 800aea4:	fa13 f38e 	uxtah	r3, r3, lr
 800aea8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800aeac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800aeb0:	b29b      	uxth	r3, r3
 800aeb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aeb6:	45c1      	cmp	r9, r8
 800aeb8:	f840 3b04 	str.w	r3, [r0], #4
 800aebc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800aec0:	d2e8      	bcs.n	800ae94 <quorem+0xb0>
 800aec2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aec6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aeca:	b922      	cbnz	r2, 800aed6 <quorem+0xf2>
 800aecc:	3b04      	subs	r3, #4
 800aece:	429d      	cmp	r5, r3
 800aed0:	461a      	mov	r2, r3
 800aed2:	d30a      	bcc.n	800aeea <quorem+0x106>
 800aed4:	613c      	str	r4, [r7, #16]
 800aed6:	4630      	mov	r0, r6
 800aed8:	b003      	add	sp, #12
 800aeda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aede:	6812      	ldr	r2, [r2, #0]
 800aee0:	3b04      	subs	r3, #4
 800aee2:	2a00      	cmp	r2, #0
 800aee4:	d1cc      	bne.n	800ae80 <quorem+0x9c>
 800aee6:	3c01      	subs	r4, #1
 800aee8:	e7c7      	b.n	800ae7a <quorem+0x96>
 800aeea:	6812      	ldr	r2, [r2, #0]
 800aeec:	3b04      	subs	r3, #4
 800aeee:	2a00      	cmp	r2, #0
 800aef0:	d1f0      	bne.n	800aed4 <quorem+0xf0>
 800aef2:	3c01      	subs	r4, #1
 800aef4:	e7eb      	b.n	800aece <quorem+0xea>
 800aef6:	2000      	movs	r0, #0
 800aef8:	e7ee      	b.n	800aed8 <quorem+0xf4>
 800aefa:	0000      	movs	r0, r0
 800aefc:	0000      	movs	r0, r0
	...

0800af00 <_dtoa_r>:
 800af00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af04:	ed2d 8b04 	vpush	{d8-d9}
 800af08:	ec57 6b10 	vmov	r6, r7, d0
 800af0c:	b093      	sub	sp, #76	; 0x4c
 800af0e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800af10:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800af14:	9106      	str	r1, [sp, #24]
 800af16:	ee10 aa10 	vmov	sl, s0
 800af1a:	4604      	mov	r4, r0
 800af1c:	9209      	str	r2, [sp, #36]	; 0x24
 800af1e:	930c      	str	r3, [sp, #48]	; 0x30
 800af20:	46bb      	mov	fp, r7
 800af22:	b975      	cbnz	r5, 800af42 <_dtoa_r+0x42>
 800af24:	2010      	movs	r0, #16
 800af26:	f001 fb7d 	bl	800c624 <malloc>
 800af2a:	4602      	mov	r2, r0
 800af2c:	6260      	str	r0, [r4, #36]	; 0x24
 800af2e:	b920      	cbnz	r0, 800af3a <_dtoa_r+0x3a>
 800af30:	4ba7      	ldr	r3, [pc, #668]	; (800b1d0 <_dtoa_r+0x2d0>)
 800af32:	21ea      	movs	r1, #234	; 0xea
 800af34:	48a7      	ldr	r0, [pc, #668]	; (800b1d4 <_dtoa_r+0x2d4>)
 800af36:	f7ff ff37 	bl	800ada8 <__assert_func>
 800af3a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800af3e:	6005      	str	r5, [r0, #0]
 800af40:	60c5      	str	r5, [r0, #12]
 800af42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af44:	6819      	ldr	r1, [r3, #0]
 800af46:	b151      	cbz	r1, 800af5e <_dtoa_r+0x5e>
 800af48:	685a      	ldr	r2, [r3, #4]
 800af4a:	604a      	str	r2, [r1, #4]
 800af4c:	2301      	movs	r3, #1
 800af4e:	4093      	lsls	r3, r2
 800af50:	608b      	str	r3, [r1, #8]
 800af52:	4620      	mov	r0, r4
 800af54:	f001 fbc0 	bl	800c6d8 <_Bfree>
 800af58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800af5a:	2200      	movs	r2, #0
 800af5c:	601a      	str	r2, [r3, #0]
 800af5e:	1e3b      	subs	r3, r7, #0
 800af60:	bfaa      	itet	ge
 800af62:	2300      	movge	r3, #0
 800af64:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800af68:	f8c8 3000 	strge.w	r3, [r8]
 800af6c:	4b9a      	ldr	r3, [pc, #616]	; (800b1d8 <_dtoa_r+0x2d8>)
 800af6e:	bfbc      	itt	lt
 800af70:	2201      	movlt	r2, #1
 800af72:	f8c8 2000 	strlt.w	r2, [r8]
 800af76:	ea33 030b 	bics.w	r3, r3, fp
 800af7a:	d11b      	bne.n	800afb4 <_dtoa_r+0xb4>
 800af7c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800af7e:	f242 730f 	movw	r3, #9999	; 0x270f
 800af82:	6013      	str	r3, [r2, #0]
 800af84:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800af88:	4333      	orrs	r3, r6
 800af8a:	f000 8592 	beq.w	800bab2 <_dtoa_r+0xbb2>
 800af8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af90:	b963      	cbnz	r3, 800afac <_dtoa_r+0xac>
 800af92:	4b92      	ldr	r3, [pc, #584]	; (800b1dc <_dtoa_r+0x2dc>)
 800af94:	e022      	b.n	800afdc <_dtoa_r+0xdc>
 800af96:	4b92      	ldr	r3, [pc, #584]	; (800b1e0 <_dtoa_r+0x2e0>)
 800af98:	9301      	str	r3, [sp, #4]
 800af9a:	3308      	adds	r3, #8
 800af9c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800af9e:	6013      	str	r3, [r2, #0]
 800afa0:	9801      	ldr	r0, [sp, #4]
 800afa2:	b013      	add	sp, #76	; 0x4c
 800afa4:	ecbd 8b04 	vpop	{d8-d9}
 800afa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afac:	4b8b      	ldr	r3, [pc, #556]	; (800b1dc <_dtoa_r+0x2dc>)
 800afae:	9301      	str	r3, [sp, #4]
 800afb0:	3303      	adds	r3, #3
 800afb2:	e7f3      	b.n	800af9c <_dtoa_r+0x9c>
 800afb4:	2200      	movs	r2, #0
 800afb6:	2300      	movs	r3, #0
 800afb8:	4650      	mov	r0, sl
 800afba:	4659      	mov	r1, fp
 800afbc:	f7f5 fd84 	bl	8000ac8 <__aeabi_dcmpeq>
 800afc0:	ec4b ab19 	vmov	d9, sl, fp
 800afc4:	4680      	mov	r8, r0
 800afc6:	b158      	cbz	r0, 800afe0 <_dtoa_r+0xe0>
 800afc8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800afca:	2301      	movs	r3, #1
 800afcc:	6013      	str	r3, [r2, #0]
 800afce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	f000 856b 	beq.w	800baac <_dtoa_r+0xbac>
 800afd6:	4883      	ldr	r0, [pc, #524]	; (800b1e4 <_dtoa_r+0x2e4>)
 800afd8:	6018      	str	r0, [r3, #0]
 800afda:	1e43      	subs	r3, r0, #1
 800afdc:	9301      	str	r3, [sp, #4]
 800afde:	e7df      	b.n	800afa0 <_dtoa_r+0xa0>
 800afe0:	ec4b ab10 	vmov	d0, sl, fp
 800afe4:	aa10      	add	r2, sp, #64	; 0x40
 800afe6:	a911      	add	r1, sp, #68	; 0x44
 800afe8:	4620      	mov	r0, r4
 800afea:	f001 ff23 	bl	800ce34 <__d2b>
 800afee:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800aff2:	ee08 0a10 	vmov	s16, r0
 800aff6:	2d00      	cmp	r5, #0
 800aff8:	f000 8084 	beq.w	800b104 <_dtoa_r+0x204>
 800affc:	ee19 3a90 	vmov	r3, s19
 800b000:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b004:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b008:	4656      	mov	r6, sl
 800b00a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b00e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b012:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800b016:	4b74      	ldr	r3, [pc, #464]	; (800b1e8 <_dtoa_r+0x2e8>)
 800b018:	2200      	movs	r2, #0
 800b01a:	4630      	mov	r0, r6
 800b01c:	4639      	mov	r1, r7
 800b01e:	f7f5 f933 	bl	8000288 <__aeabi_dsub>
 800b022:	a365      	add	r3, pc, #404	; (adr r3, 800b1b8 <_dtoa_r+0x2b8>)
 800b024:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b028:	f7f5 fae6 	bl	80005f8 <__aeabi_dmul>
 800b02c:	a364      	add	r3, pc, #400	; (adr r3, 800b1c0 <_dtoa_r+0x2c0>)
 800b02e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b032:	f7f5 f92b 	bl	800028c <__adddf3>
 800b036:	4606      	mov	r6, r0
 800b038:	4628      	mov	r0, r5
 800b03a:	460f      	mov	r7, r1
 800b03c:	f7f5 fa72 	bl	8000524 <__aeabi_i2d>
 800b040:	a361      	add	r3, pc, #388	; (adr r3, 800b1c8 <_dtoa_r+0x2c8>)
 800b042:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b046:	f7f5 fad7 	bl	80005f8 <__aeabi_dmul>
 800b04a:	4602      	mov	r2, r0
 800b04c:	460b      	mov	r3, r1
 800b04e:	4630      	mov	r0, r6
 800b050:	4639      	mov	r1, r7
 800b052:	f7f5 f91b 	bl	800028c <__adddf3>
 800b056:	4606      	mov	r6, r0
 800b058:	460f      	mov	r7, r1
 800b05a:	f7f5 fd7d 	bl	8000b58 <__aeabi_d2iz>
 800b05e:	2200      	movs	r2, #0
 800b060:	9000      	str	r0, [sp, #0]
 800b062:	2300      	movs	r3, #0
 800b064:	4630      	mov	r0, r6
 800b066:	4639      	mov	r1, r7
 800b068:	f7f5 fd38 	bl	8000adc <__aeabi_dcmplt>
 800b06c:	b150      	cbz	r0, 800b084 <_dtoa_r+0x184>
 800b06e:	9800      	ldr	r0, [sp, #0]
 800b070:	f7f5 fa58 	bl	8000524 <__aeabi_i2d>
 800b074:	4632      	mov	r2, r6
 800b076:	463b      	mov	r3, r7
 800b078:	f7f5 fd26 	bl	8000ac8 <__aeabi_dcmpeq>
 800b07c:	b910      	cbnz	r0, 800b084 <_dtoa_r+0x184>
 800b07e:	9b00      	ldr	r3, [sp, #0]
 800b080:	3b01      	subs	r3, #1
 800b082:	9300      	str	r3, [sp, #0]
 800b084:	9b00      	ldr	r3, [sp, #0]
 800b086:	2b16      	cmp	r3, #22
 800b088:	d85a      	bhi.n	800b140 <_dtoa_r+0x240>
 800b08a:	9a00      	ldr	r2, [sp, #0]
 800b08c:	4b57      	ldr	r3, [pc, #348]	; (800b1ec <_dtoa_r+0x2ec>)
 800b08e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b092:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b096:	ec51 0b19 	vmov	r0, r1, d9
 800b09a:	f7f5 fd1f 	bl	8000adc <__aeabi_dcmplt>
 800b09e:	2800      	cmp	r0, #0
 800b0a0:	d050      	beq.n	800b144 <_dtoa_r+0x244>
 800b0a2:	9b00      	ldr	r3, [sp, #0]
 800b0a4:	3b01      	subs	r3, #1
 800b0a6:	9300      	str	r3, [sp, #0]
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	930b      	str	r3, [sp, #44]	; 0x2c
 800b0ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b0ae:	1b5d      	subs	r5, r3, r5
 800b0b0:	1e6b      	subs	r3, r5, #1
 800b0b2:	9305      	str	r3, [sp, #20]
 800b0b4:	bf45      	ittet	mi
 800b0b6:	f1c5 0301 	rsbmi	r3, r5, #1
 800b0ba:	9304      	strmi	r3, [sp, #16]
 800b0bc:	2300      	movpl	r3, #0
 800b0be:	2300      	movmi	r3, #0
 800b0c0:	bf4c      	ite	mi
 800b0c2:	9305      	strmi	r3, [sp, #20]
 800b0c4:	9304      	strpl	r3, [sp, #16]
 800b0c6:	9b00      	ldr	r3, [sp, #0]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	db3d      	blt.n	800b148 <_dtoa_r+0x248>
 800b0cc:	9b05      	ldr	r3, [sp, #20]
 800b0ce:	9a00      	ldr	r2, [sp, #0]
 800b0d0:	920a      	str	r2, [sp, #40]	; 0x28
 800b0d2:	4413      	add	r3, r2
 800b0d4:	9305      	str	r3, [sp, #20]
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	9307      	str	r3, [sp, #28]
 800b0da:	9b06      	ldr	r3, [sp, #24]
 800b0dc:	2b09      	cmp	r3, #9
 800b0de:	f200 8089 	bhi.w	800b1f4 <_dtoa_r+0x2f4>
 800b0e2:	2b05      	cmp	r3, #5
 800b0e4:	bfc4      	itt	gt
 800b0e6:	3b04      	subgt	r3, #4
 800b0e8:	9306      	strgt	r3, [sp, #24]
 800b0ea:	9b06      	ldr	r3, [sp, #24]
 800b0ec:	f1a3 0302 	sub.w	r3, r3, #2
 800b0f0:	bfcc      	ite	gt
 800b0f2:	2500      	movgt	r5, #0
 800b0f4:	2501      	movle	r5, #1
 800b0f6:	2b03      	cmp	r3, #3
 800b0f8:	f200 8087 	bhi.w	800b20a <_dtoa_r+0x30a>
 800b0fc:	e8df f003 	tbb	[pc, r3]
 800b100:	59383a2d 	.word	0x59383a2d
 800b104:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b108:	441d      	add	r5, r3
 800b10a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b10e:	2b20      	cmp	r3, #32
 800b110:	bfc1      	itttt	gt
 800b112:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b116:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b11a:	fa0b f303 	lslgt.w	r3, fp, r3
 800b11e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b122:	bfda      	itte	le
 800b124:	f1c3 0320 	rsble	r3, r3, #32
 800b128:	fa06 f003 	lslle.w	r0, r6, r3
 800b12c:	4318      	orrgt	r0, r3
 800b12e:	f7f5 f9e9 	bl	8000504 <__aeabi_ui2d>
 800b132:	2301      	movs	r3, #1
 800b134:	4606      	mov	r6, r0
 800b136:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b13a:	3d01      	subs	r5, #1
 800b13c:	930e      	str	r3, [sp, #56]	; 0x38
 800b13e:	e76a      	b.n	800b016 <_dtoa_r+0x116>
 800b140:	2301      	movs	r3, #1
 800b142:	e7b2      	b.n	800b0aa <_dtoa_r+0x1aa>
 800b144:	900b      	str	r0, [sp, #44]	; 0x2c
 800b146:	e7b1      	b.n	800b0ac <_dtoa_r+0x1ac>
 800b148:	9b04      	ldr	r3, [sp, #16]
 800b14a:	9a00      	ldr	r2, [sp, #0]
 800b14c:	1a9b      	subs	r3, r3, r2
 800b14e:	9304      	str	r3, [sp, #16]
 800b150:	4253      	negs	r3, r2
 800b152:	9307      	str	r3, [sp, #28]
 800b154:	2300      	movs	r3, #0
 800b156:	930a      	str	r3, [sp, #40]	; 0x28
 800b158:	e7bf      	b.n	800b0da <_dtoa_r+0x1da>
 800b15a:	2300      	movs	r3, #0
 800b15c:	9308      	str	r3, [sp, #32]
 800b15e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b160:	2b00      	cmp	r3, #0
 800b162:	dc55      	bgt.n	800b210 <_dtoa_r+0x310>
 800b164:	2301      	movs	r3, #1
 800b166:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b16a:	461a      	mov	r2, r3
 800b16c:	9209      	str	r2, [sp, #36]	; 0x24
 800b16e:	e00c      	b.n	800b18a <_dtoa_r+0x28a>
 800b170:	2301      	movs	r3, #1
 800b172:	e7f3      	b.n	800b15c <_dtoa_r+0x25c>
 800b174:	2300      	movs	r3, #0
 800b176:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b178:	9308      	str	r3, [sp, #32]
 800b17a:	9b00      	ldr	r3, [sp, #0]
 800b17c:	4413      	add	r3, r2
 800b17e:	9302      	str	r3, [sp, #8]
 800b180:	3301      	adds	r3, #1
 800b182:	2b01      	cmp	r3, #1
 800b184:	9303      	str	r3, [sp, #12]
 800b186:	bfb8      	it	lt
 800b188:	2301      	movlt	r3, #1
 800b18a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b18c:	2200      	movs	r2, #0
 800b18e:	6042      	str	r2, [r0, #4]
 800b190:	2204      	movs	r2, #4
 800b192:	f102 0614 	add.w	r6, r2, #20
 800b196:	429e      	cmp	r6, r3
 800b198:	6841      	ldr	r1, [r0, #4]
 800b19a:	d93d      	bls.n	800b218 <_dtoa_r+0x318>
 800b19c:	4620      	mov	r0, r4
 800b19e:	f001 fa5b 	bl	800c658 <_Balloc>
 800b1a2:	9001      	str	r0, [sp, #4]
 800b1a4:	2800      	cmp	r0, #0
 800b1a6:	d13b      	bne.n	800b220 <_dtoa_r+0x320>
 800b1a8:	4b11      	ldr	r3, [pc, #68]	; (800b1f0 <_dtoa_r+0x2f0>)
 800b1aa:	4602      	mov	r2, r0
 800b1ac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b1b0:	e6c0      	b.n	800af34 <_dtoa_r+0x34>
 800b1b2:	2301      	movs	r3, #1
 800b1b4:	e7df      	b.n	800b176 <_dtoa_r+0x276>
 800b1b6:	bf00      	nop
 800b1b8:	636f4361 	.word	0x636f4361
 800b1bc:	3fd287a7 	.word	0x3fd287a7
 800b1c0:	8b60c8b3 	.word	0x8b60c8b3
 800b1c4:	3fc68a28 	.word	0x3fc68a28
 800b1c8:	509f79fb 	.word	0x509f79fb
 800b1cc:	3fd34413 	.word	0x3fd34413
 800b1d0:	0800dd92 	.word	0x0800dd92
 800b1d4:	0800dda9 	.word	0x0800dda9
 800b1d8:	7ff00000 	.word	0x7ff00000
 800b1dc:	0800dd8e 	.word	0x0800dd8e
 800b1e0:	0800dd85 	.word	0x0800dd85
 800b1e4:	0800dbc9 	.word	0x0800dbc9
 800b1e8:	3ff80000 	.word	0x3ff80000
 800b1ec:	0800df78 	.word	0x0800df78
 800b1f0:	0800de04 	.word	0x0800de04
 800b1f4:	2501      	movs	r5, #1
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	9306      	str	r3, [sp, #24]
 800b1fa:	9508      	str	r5, [sp, #32]
 800b1fc:	f04f 33ff 	mov.w	r3, #4294967295
 800b200:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b204:	2200      	movs	r2, #0
 800b206:	2312      	movs	r3, #18
 800b208:	e7b0      	b.n	800b16c <_dtoa_r+0x26c>
 800b20a:	2301      	movs	r3, #1
 800b20c:	9308      	str	r3, [sp, #32]
 800b20e:	e7f5      	b.n	800b1fc <_dtoa_r+0x2fc>
 800b210:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b212:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b216:	e7b8      	b.n	800b18a <_dtoa_r+0x28a>
 800b218:	3101      	adds	r1, #1
 800b21a:	6041      	str	r1, [r0, #4]
 800b21c:	0052      	lsls	r2, r2, #1
 800b21e:	e7b8      	b.n	800b192 <_dtoa_r+0x292>
 800b220:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b222:	9a01      	ldr	r2, [sp, #4]
 800b224:	601a      	str	r2, [r3, #0]
 800b226:	9b03      	ldr	r3, [sp, #12]
 800b228:	2b0e      	cmp	r3, #14
 800b22a:	f200 809d 	bhi.w	800b368 <_dtoa_r+0x468>
 800b22e:	2d00      	cmp	r5, #0
 800b230:	f000 809a 	beq.w	800b368 <_dtoa_r+0x468>
 800b234:	9b00      	ldr	r3, [sp, #0]
 800b236:	2b00      	cmp	r3, #0
 800b238:	dd32      	ble.n	800b2a0 <_dtoa_r+0x3a0>
 800b23a:	4ab7      	ldr	r2, [pc, #732]	; (800b518 <_dtoa_r+0x618>)
 800b23c:	f003 030f 	and.w	r3, r3, #15
 800b240:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b244:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b248:	9b00      	ldr	r3, [sp, #0]
 800b24a:	05d8      	lsls	r0, r3, #23
 800b24c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800b250:	d516      	bpl.n	800b280 <_dtoa_r+0x380>
 800b252:	4bb2      	ldr	r3, [pc, #712]	; (800b51c <_dtoa_r+0x61c>)
 800b254:	ec51 0b19 	vmov	r0, r1, d9
 800b258:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b25c:	f7f5 faf6 	bl	800084c <__aeabi_ddiv>
 800b260:	f007 070f 	and.w	r7, r7, #15
 800b264:	4682      	mov	sl, r0
 800b266:	468b      	mov	fp, r1
 800b268:	2503      	movs	r5, #3
 800b26a:	4eac      	ldr	r6, [pc, #688]	; (800b51c <_dtoa_r+0x61c>)
 800b26c:	b957      	cbnz	r7, 800b284 <_dtoa_r+0x384>
 800b26e:	4642      	mov	r2, r8
 800b270:	464b      	mov	r3, r9
 800b272:	4650      	mov	r0, sl
 800b274:	4659      	mov	r1, fp
 800b276:	f7f5 fae9 	bl	800084c <__aeabi_ddiv>
 800b27a:	4682      	mov	sl, r0
 800b27c:	468b      	mov	fp, r1
 800b27e:	e028      	b.n	800b2d2 <_dtoa_r+0x3d2>
 800b280:	2502      	movs	r5, #2
 800b282:	e7f2      	b.n	800b26a <_dtoa_r+0x36a>
 800b284:	07f9      	lsls	r1, r7, #31
 800b286:	d508      	bpl.n	800b29a <_dtoa_r+0x39a>
 800b288:	4640      	mov	r0, r8
 800b28a:	4649      	mov	r1, r9
 800b28c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b290:	f7f5 f9b2 	bl	80005f8 <__aeabi_dmul>
 800b294:	3501      	adds	r5, #1
 800b296:	4680      	mov	r8, r0
 800b298:	4689      	mov	r9, r1
 800b29a:	107f      	asrs	r7, r7, #1
 800b29c:	3608      	adds	r6, #8
 800b29e:	e7e5      	b.n	800b26c <_dtoa_r+0x36c>
 800b2a0:	f000 809b 	beq.w	800b3da <_dtoa_r+0x4da>
 800b2a4:	9b00      	ldr	r3, [sp, #0]
 800b2a6:	4f9d      	ldr	r7, [pc, #628]	; (800b51c <_dtoa_r+0x61c>)
 800b2a8:	425e      	negs	r6, r3
 800b2aa:	4b9b      	ldr	r3, [pc, #620]	; (800b518 <_dtoa_r+0x618>)
 800b2ac:	f006 020f 	and.w	r2, r6, #15
 800b2b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b2b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2b8:	ec51 0b19 	vmov	r0, r1, d9
 800b2bc:	f7f5 f99c 	bl	80005f8 <__aeabi_dmul>
 800b2c0:	1136      	asrs	r6, r6, #4
 800b2c2:	4682      	mov	sl, r0
 800b2c4:	468b      	mov	fp, r1
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	2502      	movs	r5, #2
 800b2ca:	2e00      	cmp	r6, #0
 800b2cc:	d17a      	bne.n	800b3c4 <_dtoa_r+0x4c4>
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d1d3      	bne.n	800b27a <_dtoa_r+0x37a>
 800b2d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	f000 8082 	beq.w	800b3de <_dtoa_r+0x4de>
 800b2da:	4b91      	ldr	r3, [pc, #580]	; (800b520 <_dtoa_r+0x620>)
 800b2dc:	2200      	movs	r2, #0
 800b2de:	4650      	mov	r0, sl
 800b2e0:	4659      	mov	r1, fp
 800b2e2:	f7f5 fbfb 	bl	8000adc <__aeabi_dcmplt>
 800b2e6:	2800      	cmp	r0, #0
 800b2e8:	d079      	beq.n	800b3de <_dtoa_r+0x4de>
 800b2ea:	9b03      	ldr	r3, [sp, #12]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d076      	beq.n	800b3de <_dtoa_r+0x4de>
 800b2f0:	9b02      	ldr	r3, [sp, #8]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	dd36      	ble.n	800b364 <_dtoa_r+0x464>
 800b2f6:	9b00      	ldr	r3, [sp, #0]
 800b2f8:	4650      	mov	r0, sl
 800b2fa:	4659      	mov	r1, fp
 800b2fc:	1e5f      	subs	r7, r3, #1
 800b2fe:	2200      	movs	r2, #0
 800b300:	4b88      	ldr	r3, [pc, #544]	; (800b524 <_dtoa_r+0x624>)
 800b302:	f7f5 f979 	bl	80005f8 <__aeabi_dmul>
 800b306:	9e02      	ldr	r6, [sp, #8]
 800b308:	4682      	mov	sl, r0
 800b30a:	468b      	mov	fp, r1
 800b30c:	3501      	adds	r5, #1
 800b30e:	4628      	mov	r0, r5
 800b310:	f7f5 f908 	bl	8000524 <__aeabi_i2d>
 800b314:	4652      	mov	r2, sl
 800b316:	465b      	mov	r3, fp
 800b318:	f7f5 f96e 	bl	80005f8 <__aeabi_dmul>
 800b31c:	4b82      	ldr	r3, [pc, #520]	; (800b528 <_dtoa_r+0x628>)
 800b31e:	2200      	movs	r2, #0
 800b320:	f7f4 ffb4 	bl	800028c <__adddf3>
 800b324:	46d0      	mov	r8, sl
 800b326:	46d9      	mov	r9, fp
 800b328:	4682      	mov	sl, r0
 800b32a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800b32e:	2e00      	cmp	r6, #0
 800b330:	d158      	bne.n	800b3e4 <_dtoa_r+0x4e4>
 800b332:	4b7e      	ldr	r3, [pc, #504]	; (800b52c <_dtoa_r+0x62c>)
 800b334:	2200      	movs	r2, #0
 800b336:	4640      	mov	r0, r8
 800b338:	4649      	mov	r1, r9
 800b33a:	f7f4 ffa5 	bl	8000288 <__aeabi_dsub>
 800b33e:	4652      	mov	r2, sl
 800b340:	465b      	mov	r3, fp
 800b342:	4680      	mov	r8, r0
 800b344:	4689      	mov	r9, r1
 800b346:	f7f5 fbe7 	bl	8000b18 <__aeabi_dcmpgt>
 800b34a:	2800      	cmp	r0, #0
 800b34c:	f040 8295 	bne.w	800b87a <_dtoa_r+0x97a>
 800b350:	4652      	mov	r2, sl
 800b352:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b356:	4640      	mov	r0, r8
 800b358:	4649      	mov	r1, r9
 800b35a:	f7f5 fbbf 	bl	8000adc <__aeabi_dcmplt>
 800b35e:	2800      	cmp	r0, #0
 800b360:	f040 8289 	bne.w	800b876 <_dtoa_r+0x976>
 800b364:	ec5b ab19 	vmov	sl, fp, d9
 800b368:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	f2c0 8148 	blt.w	800b600 <_dtoa_r+0x700>
 800b370:	9a00      	ldr	r2, [sp, #0]
 800b372:	2a0e      	cmp	r2, #14
 800b374:	f300 8144 	bgt.w	800b600 <_dtoa_r+0x700>
 800b378:	4b67      	ldr	r3, [pc, #412]	; (800b518 <_dtoa_r+0x618>)
 800b37a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b37e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b382:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b384:	2b00      	cmp	r3, #0
 800b386:	f280 80d5 	bge.w	800b534 <_dtoa_r+0x634>
 800b38a:	9b03      	ldr	r3, [sp, #12]
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	f300 80d1 	bgt.w	800b534 <_dtoa_r+0x634>
 800b392:	f040 826f 	bne.w	800b874 <_dtoa_r+0x974>
 800b396:	4b65      	ldr	r3, [pc, #404]	; (800b52c <_dtoa_r+0x62c>)
 800b398:	2200      	movs	r2, #0
 800b39a:	4640      	mov	r0, r8
 800b39c:	4649      	mov	r1, r9
 800b39e:	f7f5 f92b 	bl	80005f8 <__aeabi_dmul>
 800b3a2:	4652      	mov	r2, sl
 800b3a4:	465b      	mov	r3, fp
 800b3a6:	f7f5 fbad 	bl	8000b04 <__aeabi_dcmpge>
 800b3aa:	9e03      	ldr	r6, [sp, #12]
 800b3ac:	4637      	mov	r7, r6
 800b3ae:	2800      	cmp	r0, #0
 800b3b0:	f040 8245 	bne.w	800b83e <_dtoa_r+0x93e>
 800b3b4:	9d01      	ldr	r5, [sp, #4]
 800b3b6:	2331      	movs	r3, #49	; 0x31
 800b3b8:	f805 3b01 	strb.w	r3, [r5], #1
 800b3bc:	9b00      	ldr	r3, [sp, #0]
 800b3be:	3301      	adds	r3, #1
 800b3c0:	9300      	str	r3, [sp, #0]
 800b3c2:	e240      	b.n	800b846 <_dtoa_r+0x946>
 800b3c4:	07f2      	lsls	r2, r6, #31
 800b3c6:	d505      	bpl.n	800b3d4 <_dtoa_r+0x4d4>
 800b3c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b3cc:	f7f5 f914 	bl	80005f8 <__aeabi_dmul>
 800b3d0:	3501      	adds	r5, #1
 800b3d2:	2301      	movs	r3, #1
 800b3d4:	1076      	asrs	r6, r6, #1
 800b3d6:	3708      	adds	r7, #8
 800b3d8:	e777      	b.n	800b2ca <_dtoa_r+0x3ca>
 800b3da:	2502      	movs	r5, #2
 800b3dc:	e779      	b.n	800b2d2 <_dtoa_r+0x3d2>
 800b3de:	9f00      	ldr	r7, [sp, #0]
 800b3e0:	9e03      	ldr	r6, [sp, #12]
 800b3e2:	e794      	b.n	800b30e <_dtoa_r+0x40e>
 800b3e4:	9901      	ldr	r1, [sp, #4]
 800b3e6:	4b4c      	ldr	r3, [pc, #304]	; (800b518 <_dtoa_r+0x618>)
 800b3e8:	4431      	add	r1, r6
 800b3ea:	910d      	str	r1, [sp, #52]	; 0x34
 800b3ec:	9908      	ldr	r1, [sp, #32]
 800b3ee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b3f2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b3f6:	2900      	cmp	r1, #0
 800b3f8:	d043      	beq.n	800b482 <_dtoa_r+0x582>
 800b3fa:	494d      	ldr	r1, [pc, #308]	; (800b530 <_dtoa_r+0x630>)
 800b3fc:	2000      	movs	r0, #0
 800b3fe:	f7f5 fa25 	bl	800084c <__aeabi_ddiv>
 800b402:	4652      	mov	r2, sl
 800b404:	465b      	mov	r3, fp
 800b406:	f7f4 ff3f 	bl	8000288 <__aeabi_dsub>
 800b40a:	9d01      	ldr	r5, [sp, #4]
 800b40c:	4682      	mov	sl, r0
 800b40e:	468b      	mov	fp, r1
 800b410:	4649      	mov	r1, r9
 800b412:	4640      	mov	r0, r8
 800b414:	f7f5 fba0 	bl	8000b58 <__aeabi_d2iz>
 800b418:	4606      	mov	r6, r0
 800b41a:	f7f5 f883 	bl	8000524 <__aeabi_i2d>
 800b41e:	4602      	mov	r2, r0
 800b420:	460b      	mov	r3, r1
 800b422:	4640      	mov	r0, r8
 800b424:	4649      	mov	r1, r9
 800b426:	f7f4 ff2f 	bl	8000288 <__aeabi_dsub>
 800b42a:	3630      	adds	r6, #48	; 0x30
 800b42c:	f805 6b01 	strb.w	r6, [r5], #1
 800b430:	4652      	mov	r2, sl
 800b432:	465b      	mov	r3, fp
 800b434:	4680      	mov	r8, r0
 800b436:	4689      	mov	r9, r1
 800b438:	f7f5 fb50 	bl	8000adc <__aeabi_dcmplt>
 800b43c:	2800      	cmp	r0, #0
 800b43e:	d163      	bne.n	800b508 <_dtoa_r+0x608>
 800b440:	4642      	mov	r2, r8
 800b442:	464b      	mov	r3, r9
 800b444:	4936      	ldr	r1, [pc, #216]	; (800b520 <_dtoa_r+0x620>)
 800b446:	2000      	movs	r0, #0
 800b448:	f7f4 ff1e 	bl	8000288 <__aeabi_dsub>
 800b44c:	4652      	mov	r2, sl
 800b44e:	465b      	mov	r3, fp
 800b450:	f7f5 fb44 	bl	8000adc <__aeabi_dcmplt>
 800b454:	2800      	cmp	r0, #0
 800b456:	f040 80b5 	bne.w	800b5c4 <_dtoa_r+0x6c4>
 800b45a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b45c:	429d      	cmp	r5, r3
 800b45e:	d081      	beq.n	800b364 <_dtoa_r+0x464>
 800b460:	4b30      	ldr	r3, [pc, #192]	; (800b524 <_dtoa_r+0x624>)
 800b462:	2200      	movs	r2, #0
 800b464:	4650      	mov	r0, sl
 800b466:	4659      	mov	r1, fp
 800b468:	f7f5 f8c6 	bl	80005f8 <__aeabi_dmul>
 800b46c:	4b2d      	ldr	r3, [pc, #180]	; (800b524 <_dtoa_r+0x624>)
 800b46e:	4682      	mov	sl, r0
 800b470:	468b      	mov	fp, r1
 800b472:	4640      	mov	r0, r8
 800b474:	4649      	mov	r1, r9
 800b476:	2200      	movs	r2, #0
 800b478:	f7f5 f8be 	bl	80005f8 <__aeabi_dmul>
 800b47c:	4680      	mov	r8, r0
 800b47e:	4689      	mov	r9, r1
 800b480:	e7c6      	b.n	800b410 <_dtoa_r+0x510>
 800b482:	4650      	mov	r0, sl
 800b484:	4659      	mov	r1, fp
 800b486:	f7f5 f8b7 	bl	80005f8 <__aeabi_dmul>
 800b48a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b48c:	9d01      	ldr	r5, [sp, #4]
 800b48e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b490:	4682      	mov	sl, r0
 800b492:	468b      	mov	fp, r1
 800b494:	4649      	mov	r1, r9
 800b496:	4640      	mov	r0, r8
 800b498:	f7f5 fb5e 	bl	8000b58 <__aeabi_d2iz>
 800b49c:	4606      	mov	r6, r0
 800b49e:	f7f5 f841 	bl	8000524 <__aeabi_i2d>
 800b4a2:	3630      	adds	r6, #48	; 0x30
 800b4a4:	4602      	mov	r2, r0
 800b4a6:	460b      	mov	r3, r1
 800b4a8:	4640      	mov	r0, r8
 800b4aa:	4649      	mov	r1, r9
 800b4ac:	f7f4 feec 	bl	8000288 <__aeabi_dsub>
 800b4b0:	f805 6b01 	strb.w	r6, [r5], #1
 800b4b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b4b6:	429d      	cmp	r5, r3
 800b4b8:	4680      	mov	r8, r0
 800b4ba:	4689      	mov	r9, r1
 800b4bc:	f04f 0200 	mov.w	r2, #0
 800b4c0:	d124      	bne.n	800b50c <_dtoa_r+0x60c>
 800b4c2:	4b1b      	ldr	r3, [pc, #108]	; (800b530 <_dtoa_r+0x630>)
 800b4c4:	4650      	mov	r0, sl
 800b4c6:	4659      	mov	r1, fp
 800b4c8:	f7f4 fee0 	bl	800028c <__adddf3>
 800b4cc:	4602      	mov	r2, r0
 800b4ce:	460b      	mov	r3, r1
 800b4d0:	4640      	mov	r0, r8
 800b4d2:	4649      	mov	r1, r9
 800b4d4:	f7f5 fb20 	bl	8000b18 <__aeabi_dcmpgt>
 800b4d8:	2800      	cmp	r0, #0
 800b4da:	d173      	bne.n	800b5c4 <_dtoa_r+0x6c4>
 800b4dc:	4652      	mov	r2, sl
 800b4de:	465b      	mov	r3, fp
 800b4e0:	4913      	ldr	r1, [pc, #76]	; (800b530 <_dtoa_r+0x630>)
 800b4e2:	2000      	movs	r0, #0
 800b4e4:	f7f4 fed0 	bl	8000288 <__aeabi_dsub>
 800b4e8:	4602      	mov	r2, r0
 800b4ea:	460b      	mov	r3, r1
 800b4ec:	4640      	mov	r0, r8
 800b4ee:	4649      	mov	r1, r9
 800b4f0:	f7f5 faf4 	bl	8000adc <__aeabi_dcmplt>
 800b4f4:	2800      	cmp	r0, #0
 800b4f6:	f43f af35 	beq.w	800b364 <_dtoa_r+0x464>
 800b4fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b4fc:	1e6b      	subs	r3, r5, #1
 800b4fe:	930f      	str	r3, [sp, #60]	; 0x3c
 800b500:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b504:	2b30      	cmp	r3, #48	; 0x30
 800b506:	d0f8      	beq.n	800b4fa <_dtoa_r+0x5fa>
 800b508:	9700      	str	r7, [sp, #0]
 800b50a:	e049      	b.n	800b5a0 <_dtoa_r+0x6a0>
 800b50c:	4b05      	ldr	r3, [pc, #20]	; (800b524 <_dtoa_r+0x624>)
 800b50e:	f7f5 f873 	bl	80005f8 <__aeabi_dmul>
 800b512:	4680      	mov	r8, r0
 800b514:	4689      	mov	r9, r1
 800b516:	e7bd      	b.n	800b494 <_dtoa_r+0x594>
 800b518:	0800df78 	.word	0x0800df78
 800b51c:	0800df50 	.word	0x0800df50
 800b520:	3ff00000 	.word	0x3ff00000
 800b524:	40240000 	.word	0x40240000
 800b528:	401c0000 	.word	0x401c0000
 800b52c:	40140000 	.word	0x40140000
 800b530:	3fe00000 	.word	0x3fe00000
 800b534:	9d01      	ldr	r5, [sp, #4]
 800b536:	4656      	mov	r6, sl
 800b538:	465f      	mov	r7, fp
 800b53a:	4642      	mov	r2, r8
 800b53c:	464b      	mov	r3, r9
 800b53e:	4630      	mov	r0, r6
 800b540:	4639      	mov	r1, r7
 800b542:	f7f5 f983 	bl	800084c <__aeabi_ddiv>
 800b546:	f7f5 fb07 	bl	8000b58 <__aeabi_d2iz>
 800b54a:	4682      	mov	sl, r0
 800b54c:	f7f4 ffea 	bl	8000524 <__aeabi_i2d>
 800b550:	4642      	mov	r2, r8
 800b552:	464b      	mov	r3, r9
 800b554:	f7f5 f850 	bl	80005f8 <__aeabi_dmul>
 800b558:	4602      	mov	r2, r0
 800b55a:	460b      	mov	r3, r1
 800b55c:	4630      	mov	r0, r6
 800b55e:	4639      	mov	r1, r7
 800b560:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800b564:	f7f4 fe90 	bl	8000288 <__aeabi_dsub>
 800b568:	f805 6b01 	strb.w	r6, [r5], #1
 800b56c:	9e01      	ldr	r6, [sp, #4]
 800b56e:	9f03      	ldr	r7, [sp, #12]
 800b570:	1bae      	subs	r6, r5, r6
 800b572:	42b7      	cmp	r7, r6
 800b574:	4602      	mov	r2, r0
 800b576:	460b      	mov	r3, r1
 800b578:	d135      	bne.n	800b5e6 <_dtoa_r+0x6e6>
 800b57a:	f7f4 fe87 	bl	800028c <__adddf3>
 800b57e:	4642      	mov	r2, r8
 800b580:	464b      	mov	r3, r9
 800b582:	4606      	mov	r6, r0
 800b584:	460f      	mov	r7, r1
 800b586:	f7f5 fac7 	bl	8000b18 <__aeabi_dcmpgt>
 800b58a:	b9d0      	cbnz	r0, 800b5c2 <_dtoa_r+0x6c2>
 800b58c:	4642      	mov	r2, r8
 800b58e:	464b      	mov	r3, r9
 800b590:	4630      	mov	r0, r6
 800b592:	4639      	mov	r1, r7
 800b594:	f7f5 fa98 	bl	8000ac8 <__aeabi_dcmpeq>
 800b598:	b110      	cbz	r0, 800b5a0 <_dtoa_r+0x6a0>
 800b59a:	f01a 0f01 	tst.w	sl, #1
 800b59e:	d110      	bne.n	800b5c2 <_dtoa_r+0x6c2>
 800b5a0:	4620      	mov	r0, r4
 800b5a2:	ee18 1a10 	vmov	r1, s16
 800b5a6:	f001 f897 	bl	800c6d8 <_Bfree>
 800b5aa:	2300      	movs	r3, #0
 800b5ac:	9800      	ldr	r0, [sp, #0]
 800b5ae:	702b      	strb	r3, [r5, #0]
 800b5b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b5b2:	3001      	adds	r0, #1
 800b5b4:	6018      	str	r0, [r3, #0]
 800b5b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	f43f acf1 	beq.w	800afa0 <_dtoa_r+0xa0>
 800b5be:	601d      	str	r5, [r3, #0]
 800b5c0:	e4ee      	b.n	800afa0 <_dtoa_r+0xa0>
 800b5c2:	9f00      	ldr	r7, [sp, #0]
 800b5c4:	462b      	mov	r3, r5
 800b5c6:	461d      	mov	r5, r3
 800b5c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b5cc:	2a39      	cmp	r2, #57	; 0x39
 800b5ce:	d106      	bne.n	800b5de <_dtoa_r+0x6de>
 800b5d0:	9a01      	ldr	r2, [sp, #4]
 800b5d2:	429a      	cmp	r2, r3
 800b5d4:	d1f7      	bne.n	800b5c6 <_dtoa_r+0x6c6>
 800b5d6:	9901      	ldr	r1, [sp, #4]
 800b5d8:	2230      	movs	r2, #48	; 0x30
 800b5da:	3701      	adds	r7, #1
 800b5dc:	700a      	strb	r2, [r1, #0]
 800b5de:	781a      	ldrb	r2, [r3, #0]
 800b5e0:	3201      	adds	r2, #1
 800b5e2:	701a      	strb	r2, [r3, #0]
 800b5e4:	e790      	b.n	800b508 <_dtoa_r+0x608>
 800b5e6:	4ba6      	ldr	r3, [pc, #664]	; (800b880 <_dtoa_r+0x980>)
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	f7f5 f805 	bl	80005f8 <__aeabi_dmul>
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	4606      	mov	r6, r0
 800b5f4:	460f      	mov	r7, r1
 800b5f6:	f7f5 fa67 	bl	8000ac8 <__aeabi_dcmpeq>
 800b5fa:	2800      	cmp	r0, #0
 800b5fc:	d09d      	beq.n	800b53a <_dtoa_r+0x63a>
 800b5fe:	e7cf      	b.n	800b5a0 <_dtoa_r+0x6a0>
 800b600:	9a08      	ldr	r2, [sp, #32]
 800b602:	2a00      	cmp	r2, #0
 800b604:	f000 80d7 	beq.w	800b7b6 <_dtoa_r+0x8b6>
 800b608:	9a06      	ldr	r2, [sp, #24]
 800b60a:	2a01      	cmp	r2, #1
 800b60c:	f300 80ba 	bgt.w	800b784 <_dtoa_r+0x884>
 800b610:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b612:	2a00      	cmp	r2, #0
 800b614:	f000 80b2 	beq.w	800b77c <_dtoa_r+0x87c>
 800b618:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b61c:	9e07      	ldr	r6, [sp, #28]
 800b61e:	9d04      	ldr	r5, [sp, #16]
 800b620:	9a04      	ldr	r2, [sp, #16]
 800b622:	441a      	add	r2, r3
 800b624:	9204      	str	r2, [sp, #16]
 800b626:	9a05      	ldr	r2, [sp, #20]
 800b628:	2101      	movs	r1, #1
 800b62a:	441a      	add	r2, r3
 800b62c:	4620      	mov	r0, r4
 800b62e:	9205      	str	r2, [sp, #20]
 800b630:	f001 f954 	bl	800c8dc <__i2b>
 800b634:	4607      	mov	r7, r0
 800b636:	2d00      	cmp	r5, #0
 800b638:	dd0c      	ble.n	800b654 <_dtoa_r+0x754>
 800b63a:	9b05      	ldr	r3, [sp, #20]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	dd09      	ble.n	800b654 <_dtoa_r+0x754>
 800b640:	42ab      	cmp	r3, r5
 800b642:	9a04      	ldr	r2, [sp, #16]
 800b644:	bfa8      	it	ge
 800b646:	462b      	movge	r3, r5
 800b648:	1ad2      	subs	r2, r2, r3
 800b64a:	9204      	str	r2, [sp, #16]
 800b64c:	9a05      	ldr	r2, [sp, #20]
 800b64e:	1aed      	subs	r5, r5, r3
 800b650:	1ad3      	subs	r3, r2, r3
 800b652:	9305      	str	r3, [sp, #20]
 800b654:	9b07      	ldr	r3, [sp, #28]
 800b656:	b31b      	cbz	r3, 800b6a0 <_dtoa_r+0x7a0>
 800b658:	9b08      	ldr	r3, [sp, #32]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	f000 80af 	beq.w	800b7be <_dtoa_r+0x8be>
 800b660:	2e00      	cmp	r6, #0
 800b662:	dd13      	ble.n	800b68c <_dtoa_r+0x78c>
 800b664:	4639      	mov	r1, r7
 800b666:	4632      	mov	r2, r6
 800b668:	4620      	mov	r0, r4
 800b66a:	f001 f9f7 	bl	800ca5c <__pow5mult>
 800b66e:	ee18 2a10 	vmov	r2, s16
 800b672:	4601      	mov	r1, r0
 800b674:	4607      	mov	r7, r0
 800b676:	4620      	mov	r0, r4
 800b678:	f001 f946 	bl	800c908 <__multiply>
 800b67c:	ee18 1a10 	vmov	r1, s16
 800b680:	4680      	mov	r8, r0
 800b682:	4620      	mov	r0, r4
 800b684:	f001 f828 	bl	800c6d8 <_Bfree>
 800b688:	ee08 8a10 	vmov	s16, r8
 800b68c:	9b07      	ldr	r3, [sp, #28]
 800b68e:	1b9a      	subs	r2, r3, r6
 800b690:	d006      	beq.n	800b6a0 <_dtoa_r+0x7a0>
 800b692:	ee18 1a10 	vmov	r1, s16
 800b696:	4620      	mov	r0, r4
 800b698:	f001 f9e0 	bl	800ca5c <__pow5mult>
 800b69c:	ee08 0a10 	vmov	s16, r0
 800b6a0:	2101      	movs	r1, #1
 800b6a2:	4620      	mov	r0, r4
 800b6a4:	f001 f91a 	bl	800c8dc <__i2b>
 800b6a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	4606      	mov	r6, r0
 800b6ae:	f340 8088 	ble.w	800b7c2 <_dtoa_r+0x8c2>
 800b6b2:	461a      	mov	r2, r3
 800b6b4:	4601      	mov	r1, r0
 800b6b6:	4620      	mov	r0, r4
 800b6b8:	f001 f9d0 	bl	800ca5c <__pow5mult>
 800b6bc:	9b06      	ldr	r3, [sp, #24]
 800b6be:	2b01      	cmp	r3, #1
 800b6c0:	4606      	mov	r6, r0
 800b6c2:	f340 8081 	ble.w	800b7c8 <_dtoa_r+0x8c8>
 800b6c6:	f04f 0800 	mov.w	r8, #0
 800b6ca:	6933      	ldr	r3, [r6, #16]
 800b6cc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b6d0:	6918      	ldr	r0, [r3, #16]
 800b6d2:	f001 f8b3 	bl	800c83c <__hi0bits>
 800b6d6:	f1c0 0020 	rsb	r0, r0, #32
 800b6da:	9b05      	ldr	r3, [sp, #20]
 800b6dc:	4418      	add	r0, r3
 800b6de:	f010 001f 	ands.w	r0, r0, #31
 800b6e2:	f000 8092 	beq.w	800b80a <_dtoa_r+0x90a>
 800b6e6:	f1c0 0320 	rsb	r3, r0, #32
 800b6ea:	2b04      	cmp	r3, #4
 800b6ec:	f340 808a 	ble.w	800b804 <_dtoa_r+0x904>
 800b6f0:	f1c0 001c 	rsb	r0, r0, #28
 800b6f4:	9b04      	ldr	r3, [sp, #16]
 800b6f6:	4403      	add	r3, r0
 800b6f8:	9304      	str	r3, [sp, #16]
 800b6fa:	9b05      	ldr	r3, [sp, #20]
 800b6fc:	4403      	add	r3, r0
 800b6fe:	4405      	add	r5, r0
 800b700:	9305      	str	r3, [sp, #20]
 800b702:	9b04      	ldr	r3, [sp, #16]
 800b704:	2b00      	cmp	r3, #0
 800b706:	dd07      	ble.n	800b718 <_dtoa_r+0x818>
 800b708:	ee18 1a10 	vmov	r1, s16
 800b70c:	461a      	mov	r2, r3
 800b70e:	4620      	mov	r0, r4
 800b710:	f001 f9fe 	bl	800cb10 <__lshift>
 800b714:	ee08 0a10 	vmov	s16, r0
 800b718:	9b05      	ldr	r3, [sp, #20]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	dd05      	ble.n	800b72a <_dtoa_r+0x82a>
 800b71e:	4631      	mov	r1, r6
 800b720:	461a      	mov	r2, r3
 800b722:	4620      	mov	r0, r4
 800b724:	f001 f9f4 	bl	800cb10 <__lshift>
 800b728:	4606      	mov	r6, r0
 800b72a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d06e      	beq.n	800b80e <_dtoa_r+0x90e>
 800b730:	ee18 0a10 	vmov	r0, s16
 800b734:	4631      	mov	r1, r6
 800b736:	f001 fa5b 	bl	800cbf0 <__mcmp>
 800b73a:	2800      	cmp	r0, #0
 800b73c:	da67      	bge.n	800b80e <_dtoa_r+0x90e>
 800b73e:	9b00      	ldr	r3, [sp, #0]
 800b740:	3b01      	subs	r3, #1
 800b742:	ee18 1a10 	vmov	r1, s16
 800b746:	9300      	str	r3, [sp, #0]
 800b748:	220a      	movs	r2, #10
 800b74a:	2300      	movs	r3, #0
 800b74c:	4620      	mov	r0, r4
 800b74e:	f000 ffe5 	bl	800c71c <__multadd>
 800b752:	9b08      	ldr	r3, [sp, #32]
 800b754:	ee08 0a10 	vmov	s16, r0
 800b758:	2b00      	cmp	r3, #0
 800b75a:	f000 81b1 	beq.w	800bac0 <_dtoa_r+0xbc0>
 800b75e:	2300      	movs	r3, #0
 800b760:	4639      	mov	r1, r7
 800b762:	220a      	movs	r2, #10
 800b764:	4620      	mov	r0, r4
 800b766:	f000 ffd9 	bl	800c71c <__multadd>
 800b76a:	9b02      	ldr	r3, [sp, #8]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	4607      	mov	r7, r0
 800b770:	f300 808e 	bgt.w	800b890 <_dtoa_r+0x990>
 800b774:	9b06      	ldr	r3, [sp, #24]
 800b776:	2b02      	cmp	r3, #2
 800b778:	dc51      	bgt.n	800b81e <_dtoa_r+0x91e>
 800b77a:	e089      	b.n	800b890 <_dtoa_r+0x990>
 800b77c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b77e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b782:	e74b      	b.n	800b61c <_dtoa_r+0x71c>
 800b784:	9b03      	ldr	r3, [sp, #12]
 800b786:	1e5e      	subs	r6, r3, #1
 800b788:	9b07      	ldr	r3, [sp, #28]
 800b78a:	42b3      	cmp	r3, r6
 800b78c:	bfbf      	itttt	lt
 800b78e:	9b07      	ldrlt	r3, [sp, #28]
 800b790:	9607      	strlt	r6, [sp, #28]
 800b792:	1af2      	sublt	r2, r6, r3
 800b794:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b796:	bfb6      	itet	lt
 800b798:	189b      	addlt	r3, r3, r2
 800b79a:	1b9e      	subge	r6, r3, r6
 800b79c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800b79e:	9b03      	ldr	r3, [sp, #12]
 800b7a0:	bfb8      	it	lt
 800b7a2:	2600      	movlt	r6, #0
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	bfb7      	itett	lt
 800b7a8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800b7ac:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800b7b0:	1a9d      	sublt	r5, r3, r2
 800b7b2:	2300      	movlt	r3, #0
 800b7b4:	e734      	b.n	800b620 <_dtoa_r+0x720>
 800b7b6:	9e07      	ldr	r6, [sp, #28]
 800b7b8:	9d04      	ldr	r5, [sp, #16]
 800b7ba:	9f08      	ldr	r7, [sp, #32]
 800b7bc:	e73b      	b.n	800b636 <_dtoa_r+0x736>
 800b7be:	9a07      	ldr	r2, [sp, #28]
 800b7c0:	e767      	b.n	800b692 <_dtoa_r+0x792>
 800b7c2:	9b06      	ldr	r3, [sp, #24]
 800b7c4:	2b01      	cmp	r3, #1
 800b7c6:	dc18      	bgt.n	800b7fa <_dtoa_r+0x8fa>
 800b7c8:	f1ba 0f00 	cmp.w	sl, #0
 800b7cc:	d115      	bne.n	800b7fa <_dtoa_r+0x8fa>
 800b7ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b7d2:	b993      	cbnz	r3, 800b7fa <_dtoa_r+0x8fa>
 800b7d4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b7d8:	0d1b      	lsrs	r3, r3, #20
 800b7da:	051b      	lsls	r3, r3, #20
 800b7dc:	b183      	cbz	r3, 800b800 <_dtoa_r+0x900>
 800b7de:	9b04      	ldr	r3, [sp, #16]
 800b7e0:	3301      	adds	r3, #1
 800b7e2:	9304      	str	r3, [sp, #16]
 800b7e4:	9b05      	ldr	r3, [sp, #20]
 800b7e6:	3301      	adds	r3, #1
 800b7e8:	9305      	str	r3, [sp, #20]
 800b7ea:	f04f 0801 	mov.w	r8, #1
 800b7ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	f47f af6a 	bne.w	800b6ca <_dtoa_r+0x7ca>
 800b7f6:	2001      	movs	r0, #1
 800b7f8:	e76f      	b.n	800b6da <_dtoa_r+0x7da>
 800b7fa:	f04f 0800 	mov.w	r8, #0
 800b7fe:	e7f6      	b.n	800b7ee <_dtoa_r+0x8ee>
 800b800:	4698      	mov	r8, r3
 800b802:	e7f4      	b.n	800b7ee <_dtoa_r+0x8ee>
 800b804:	f43f af7d 	beq.w	800b702 <_dtoa_r+0x802>
 800b808:	4618      	mov	r0, r3
 800b80a:	301c      	adds	r0, #28
 800b80c:	e772      	b.n	800b6f4 <_dtoa_r+0x7f4>
 800b80e:	9b03      	ldr	r3, [sp, #12]
 800b810:	2b00      	cmp	r3, #0
 800b812:	dc37      	bgt.n	800b884 <_dtoa_r+0x984>
 800b814:	9b06      	ldr	r3, [sp, #24]
 800b816:	2b02      	cmp	r3, #2
 800b818:	dd34      	ble.n	800b884 <_dtoa_r+0x984>
 800b81a:	9b03      	ldr	r3, [sp, #12]
 800b81c:	9302      	str	r3, [sp, #8]
 800b81e:	9b02      	ldr	r3, [sp, #8]
 800b820:	b96b      	cbnz	r3, 800b83e <_dtoa_r+0x93e>
 800b822:	4631      	mov	r1, r6
 800b824:	2205      	movs	r2, #5
 800b826:	4620      	mov	r0, r4
 800b828:	f000 ff78 	bl	800c71c <__multadd>
 800b82c:	4601      	mov	r1, r0
 800b82e:	4606      	mov	r6, r0
 800b830:	ee18 0a10 	vmov	r0, s16
 800b834:	f001 f9dc 	bl	800cbf0 <__mcmp>
 800b838:	2800      	cmp	r0, #0
 800b83a:	f73f adbb 	bgt.w	800b3b4 <_dtoa_r+0x4b4>
 800b83e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b840:	9d01      	ldr	r5, [sp, #4]
 800b842:	43db      	mvns	r3, r3
 800b844:	9300      	str	r3, [sp, #0]
 800b846:	f04f 0800 	mov.w	r8, #0
 800b84a:	4631      	mov	r1, r6
 800b84c:	4620      	mov	r0, r4
 800b84e:	f000 ff43 	bl	800c6d8 <_Bfree>
 800b852:	2f00      	cmp	r7, #0
 800b854:	f43f aea4 	beq.w	800b5a0 <_dtoa_r+0x6a0>
 800b858:	f1b8 0f00 	cmp.w	r8, #0
 800b85c:	d005      	beq.n	800b86a <_dtoa_r+0x96a>
 800b85e:	45b8      	cmp	r8, r7
 800b860:	d003      	beq.n	800b86a <_dtoa_r+0x96a>
 800b862:	4641      	mov	r1, r8
 800b864:	4620      	mov	r0, r4
 800b866:	f000 ff37 	bl	800c6d8 <_Bfree>
 800b86a:	4639      	mov	r1, r7
 800b86c:	4620      	mov	r0, r4
 800b86e:	f000 ff33 	bl	800c6d8 <_Bfree>
 800b872:	e695      	b.n	800b5a0 <_dtoa_r+0x6a0>
 800b874:	2600      	movs	r6, #0
 800b876:	4637      	mov	r7, r6
 800b878:	e7e1      	b.n	800b83e <_dtoa_r+0x93e>
 800b87a:	9700      	str	r7, [sp, #0]
 800b87c:	4637      	mov	r7, r6
 800b87e:	e599      	b.n	800b3b4 <_dtoa_r+0x4b4>
 800b880:	40240000 	.word	0x40240000
 800b884:	9b08      	ldr	r3, [sp, #32]
 800b886:	2b00      	cmp	r3, #0
 800b888:	f000 80ca 	beq.w	800ba20 <_dtoa_r+0xb20>
 800b88c:	9b03      	ldr	r3, [sp, #12]
 800b88e:	9302      	str	r3, [sp, #8]
 800b890:	2d00      	cmp	r5, #0
 800b892:	dd05      	ble.n	800b8a0 <_dtoa_r+0x9a0>
 800b894:	4639      	mov	r1, r7
 800b896:	462a      	mov	r2, r5
 800b898:	4620      	mov	r0, r4
 800b89a:	f001 f939 	bl	800cb10 <__lshift>
 800b89e:	4607      	mov	r7, r0
 800b8a0:	f1b8 0f00 	cmp.w	r8, #0
 800b8a4:	d05b      	beq.n	800b95e <_dtoa_r+0xa5e>
 800b8a6:	6879      	ldr	r1, [r7, #4]
 800b8a8:	4620      	mov	r0, r4
 800b8aa:	f000 fed5 	bl	800c658 <_Balloc>
 800b8ae:	4605      	mov	r5, r0
 800b8b0:	b928      	cbnz	r0, 800b8be <_dtoa_r+0x9be>
 800b8b2:	4b87      	ldr	r3, [pc, #540]	; (800bad0 <_dtoa_r+0xbd0>)
 800b8b4:	4602      	mov	r2, r0
 800b8b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b8ba:	f7ff bb3b 	b.w	800af34 <_dtoa_r+0x34>
 800b8be:	693a      	ldr	r2, [r7, #16]
 800b8c0:	3202      	adds	r2, #2
 800b8c2:	0092      	lsls	r2, r2, #2
 800b8c4:	f107 010c 	add.w	r1, r7, #12
 800b8c8:	300c      	adds	r0, #12
 800b8ca:	f7fd fc4b 	bl	8009164 <memcpy>
 800b8ce:	2201      	movs	r2, #1
 800b8d0:	4629      	mov	r1, r5
 800b8d2:	4620      	mov	r0, r4
 800b8d4:	f001 f91c 	bl	800cb10 <__lshift>
 800b8d8:	9b01      	ldr	r3, [sp, #4]
 800b8da:	f103 0901 	add.w	r9, r3, #1
 800b8de:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b8e2:	4413      	add	r3, r2
 800b8e4:	9305      	str	r3, [sp, #20]
 800b8e6:	f00a 0301 	and.w	r3, sl, #1
 800b8ea:	46b8      	mov	r8, r7
 800b8ec:	9304      	str	r3, [sp, #16]
 800b8ee:	4607      	mov	r7, r0
 800b8f0:	4631      	mov	r1, r6
 800b8f2:	ee18 0a10 	vmov	r0, s16
 800b8f6:	f7ff fa75 	bl	800ade4 <quorem>
 800b8fa:	4641      	mov	r1, r8
 800b8fc:	9002      	str	r0, [sp, #8]
 800b8fe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b902:	ee18 0a10 	vmov	r0, s16
 800b906:	f001 f973 	bl	800cbf0 <__mcmp>
 800b90a:	463a      	mov	r2, r7
 800b90c:	9003      	str	r0, [sp, #12]
 800b90e:	4631      	mov	r1, r6
 800b910:	4620      	mov	r0, r4
 800b912:	f001 f989 	bl	800cc28 <__mdiff>
 800b916:	68c2      	ldr	r2, [r0, #12]
 800b918:	f109 3bff 	add.w	fp, r9, #4294967295
 800b91c:	4605      	mov	r5, r0
 800b91e:	bb02      	cbnz	r2, 800b962 <_dtoa_r+0xa62>
 800b920:	4601      	mov	r1, r0
 800b922:	ee18 0a10 	vmov	r0, s16
 800b926:	f001 f963 	bl	800cbf0 <__mcmp>
 800b92a:	4602      	mov	r2, r0
 800b92c:	4629      	mov	r1, r5
 800b92e:	4620      	mov	r0, r4
 800b930:	9207      	str	r2, [sp, #28]
 800b932:	f000 fed1 	bl	800c6d8 <_Bfree>
 800b936:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b93a:	ea43 0102 	orr.w	r1, r3, r2
 800b93e:	9b04      	ldr	r3, [sp, #16]
 800b940:	430b      	orrs	r3, r1
 800b942:	464d      	mov	r5, r9
 800b944:	d10f      	bne.n	800b966 <_dtoa_r+0xa66>
 800b946:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b94a:	d02a      	beq.n	800b9a2 <_dtoa_r+0xaa2>
 800b94c:	9b03      	ldr	r3, [sp, #12]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	dd02      	ble.n	800b958 <_dtoa_r+0xa58>
 800b952:	9b02      	ldr	r3, [sp, #8]
 800b954:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b958:	f88b a000 	strb.w	sl, [fp]
 800b95c:	e775      	b.n	800b84a <_dtoa_r+0x94a>
 800b95e:	4638      	mov	r0, r7
 800b960:	e7ba      	b.n	800b8d8 <_dtoa_r+0x9d8>
 800b962:	2201      	movs	r2, #1
 800b964:	e7e2      	b.n	800b92c <_dtoa_r+0xa2c>
 800b966:	9b03      	ldr	r3, [sp, #12]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	db04      	blt.n	800b976 <_dtoa_r+0xa76>
 800b96c:	9906      	ldr	r1, [sp, #24]
 800b96e:	430b      	orrs	r3, r1
 800b970:	9904      	ldr	r1, [sp, #16]
 800b972:	430b      	orrs	r3, r1
 800b974:	d122      	bne.n	800b9bc <_dtoa_r+0xabc>
 800b976:	2a00      	cmp	r2, #0
 800b978:	ddee      	ble.n	800b958 <_dtoa_r+0xa58>
 800b97a:	ee18 1a10 	vmov	r1, s16
 800b97e:	2201      	movs	r2, #1
 800b980:	4620      	mov	r0, r4
 800b982:	f001 f8c5 	bl	800cb10 <__lshift>
 800b986:	4631      	mov	r1, r6
 800b988:	ee08 0a10 	vmov	s16, r0
 800b98c:	f001 f930 	bl	800cbf0 <__mcmp>
 800b990:	2800      	cmp	r0, #0
 800b992:	dc03      	bgt.n	800b99c <_dtoa_r+0xa9c>
 800b994:	d1e0      	bne.n	800b958 <_dtoa_r+0xa58>
 800b996:	f01a 0f01 	tst.w	sl, #1
 800b99a:	d0dd      	beq.n	800b958 <_dtoa_r+0xa58>
 800b99c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b9a0:	d1d7      	bne.n	800b952 <_dtoa_r+0xa52>
 800b9a2:	2339      	movs	r3, #57	; 0x39
 800b9a4:	f88b 3000 	strb.w	r3, [fp]
 800b9a8:	462b      	mov	r3, r5
 800b9aa:	461d      	mov	r5, r3
 800b9ac:	3b01      	subs	r3, #1
 800b9ae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b9b2:	2a39      	cmp	r2, #57	; 0x39
 800b9b4:	d071      	beq.n	800ba9a <_dtoa_r+0xb9a>
 800b9b6:	3201      	adds	r2, #1
 800b9b8:	701a      	strb	r2, [r3, #0]
 800b9ba:	e746      	b.n	800b84a <_dtoa_r+0x94a>
 800b9bc:	2a00      	cmp	r2, #0
 800b9be:	dd07      	ble.n	800b9d0 <_dtoa_r+0xad0>
 800b9c0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b9c4:	d0ed      	beq.n	800b9a2 <_dtoa_r+0xaa2>
 800b9c6:	f10a 0301 	add.w	r3, sl, #1
 800b9ca:	f88b 3000 	strb.w	r3, [fp]
 800b9ce:	e73c      	b.n	800b84a <_dtoa_r+0x94a>
 800b9d0:	9b05      	ldr	r3, [sp, #20]
 800b9d2:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b9d6:	4599      	cmp	r9, r3
 800b9d8:	d047      	beq.n	800ba6a <_dtoa_r+0xb6a>
 800b9da:	ee18 1a10 	vmov	r1, s16
 800b9de:	2300      	movs	r3, #0
 800b9e0:	220a      	movs	r2, #10
 800b9e2:	4620      	mov	r0, r4
 800b9e4:	f000 fe9a 	bl	800c71c <__multadd>
 800b9e8:	45b8      	cmp	r8, r7
 800b9ea:	ee08 0a10 	vmov	s16, r0
 800b9ee:	f04f 0300 	mov.w	r3, #0
 800b9f2:	f04f 020a 	mov.w	r2, #10
 800b9f6:	4641      	mov	r1, r8
 800b9f8:	4620      	mov	r0, r4
 800b9fa:	d106      	bne.n	800ba0a <_dtoa_r+0xb0a>
 800b9fc:	f000 fe8e 	bl	800c71c <__multadd>
 800ba00:	4680      	mov	r8, r0
 800ba02:	4607      	mov	r7, r0
 800ba04:	f109 0901 	add.w	r9, r9, #1
 800ba08:	e772      	b.n	800b8f0 <_dtoa_r+0x9f0>
 800ba0a:	f000 fe87 	bl	800c71c <__multadd>
 800ba0e:	4639      	mov	r1, r7
 800ba10:	4680      	mov	r8, r0
 800ba12:	2300      	movs	r3, #0
 800ba14:	220a      	movs	r2, #10
 800ba16:	4620      	mov	r0, r4
 800ba18:	f000 fe80 	bl	800c71c <__multadd>
 800ba1c:	4607      	mov	r7, r0
 800ba1e:	e7f1      	b.n	800ba04 <_dtoa_r+0xb04>
 800ba20:	9b03      	ldr	r3, [sp, #12]
 800ba22:	9302      	str	r3, [sp, #8]
 800ba24:	9d01      	ldr	r5, [sp, #4]
 800ba26:	ee18 0a10 	vmov	r0, s16
 800ba2a:	4631      	mov	r1, r6
 800ba2c:	f7ff f9da 	bl	800ade4 <quorem>
 800ba30:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ba34:	9b01      	ldr	r3, [sp, #4]
 800ba36:	f805 ab01 	strb.w	sl, [r5], #1
 800ba3a:	1aea      	subs	r2, r5, r3
 800ba3c:	9b02      	ldr	r3, [sp, #8]
 800ba3e:	4293      	cmp	r3, r2
 800ba40:	dd09      	ble.n	800ba56 <_dtoa_r+0xb56>
 800ba42:	ee18 1a10 	vmov	r1, s16
 800ba46:	2300      	movs	r3, #0
 800ba48:	220a      	movs	r2, #10
 800ba4a:	4620      	mov	r0, r4
 800ba4c:	f000 fe66 	bl	800c71c <__multadd>
 800ba50:	ee08 0a10 	vmov	s16, r0
 800ba54:	e7e7      	b.n	800ba26 <_dtoa_r+0xb26>
 800ba56:	9b02      	ldr	r3, [sp, #8]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	bfc8      	it	gt
 800ba5c:	461d      	movgt	r5, r3
 800ba5e:	9b01      	ldr	r3, [sp, #4]
 800ba60:	bfd8      	it	le
 800ba62:	2501      	movle	r5, #1
 800ba64:	441d      	add	r5, r3
 800ba66:	f04f 0800 	mov.w	r8, #0
 800ba6a:	ee18 1a10 	vmov	r1, s16
 800ba6e:	2201      	movs	r2, #1
 800ba70:	4620      	mov	r0, r4
 800ba72:	f001 f84d 	bl	800cb10 <__lshift>
 800ba76:	4631      	mov	r1, r6
 800ba78:	ee08 0a10 	vmov	s16, r0
 800ba7c:	f001 f8b8 	bl	800cbf0 <__mcmp>
 800ba80:	2800      	cmp	r0, #0
 800ba82:	dc91      	bgt.n	800b9a8 <_dtoa_r+0xaa8>
 800ba84:	d102      	bne.n	800ba8c <_dtoa_r+0xb8c>
 800ba86:	f01a 0f01 	tst.w	sl, #1
 800ba8a:	d18d      	bne.n	800b9a8 <_dtoa_r+0xaa8>
 800ba8c:	462b      	mov	r3, r5
 800ba8e:	461d      	mov	r5, r3
 800ba90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ba94:	2a30      	cmp	r2, #48	; 0x30
 800ba96:	d0fa      	beq.n	800ba8e <_dtoa_r+0xb8e>
 800ba98:	e6d7      	b.n	800b84a <_dtoa_r+0x94a>
 800ba9a:	9a01      	ldr	r2, [sp, #4]
 800ba9c:	429a      	cmp	r2, r3
 800ba9e:	d184      	bne.n	800b9aa <_dtoa_r+0xaaa>
 800baa0:	9b00      	ldr	r3, [sp, #0]
 800baa2:	3301      	adds	r3, #1
 800baa4:	9300      	str	r3, [sp, #0]
 800baa6:	2331      	movs	r3, #49	; 0x31
 800baa8:	7013      	strb	r3, [r2, #0]
 800baaa:	e6ce      	b.n	800b84a <_dtoa_r+0x94a>
 800baac:	4b09      	ldr	r3, [pc, #36]	; (800bad4 <_dtoa_r+0xbd4>)
 800baae:	f7ff ba95 	b.w	800afdc <_dtoa_r+0xdc>
 800bab2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	f47f aa6e 	bne.w	800af96 <_dtoa_r+0x96>
 800baba:	4b07      	ldr	r3, [pc, #28]	; (800bad8 <_dtoa_r+0xbd8>)
 800babc:	f7ff ba8e 	b.w	800afdc <_dtoa_r+0xdc>
 800bac0:	9b02      	ldr	r3, [sp, #8]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	dcae      	bgt.n	800ba24 <_dtoa_r+0xb24>
 800bac6:	9b06      	ldr	r3, [sp, #24]
 800bac8:	2b02      	cmp	r3, #2
 800baca:	f73f aea8 	bgt.w	800b81e <_dtoa_r+0x91e>
 800bace:	e7a9      	b.n	800ba24 <_dtoa_r+0xb24>
 800bad0:	0800de04 	.word	0x0800de04
 800bad4:	0800dbc8 	.word	0x0800dbc8
 800bad8:	0800dd85 	.word	0x0800dd85

0800badc <__sflush_r>:
 800badc:	898a      	ldrh	r2, [r1, #12]
 800bade:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bae2:	4605      	mov	r5, r0
 800bae4:	0710      	lsls	r0, r2, #28
 800bae6:	460c      	mov	r4, r1
 800bae8:	d458      	bmi.n	800bb9c <__sflush_r+0xc0>
 800baea:	684b      	ldr	r3, [r1, #4]
 800baec:	2b00      	cmp	r3, #0
 800baee:	dc05      	bgt.n	800bafc <__sflush_r+0x20>
 800baf0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	dc02      	bgt.n	800bafc <__sflush_r+0x20>
 800baf6:	2000      	movs	r0, #0
 800baf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bafc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bafe:	2e00      	cmp	r6, #0
 800bb00:	d0f9      	beq.n	800baf6 <__sflush_r+0x1a>
 800bb02:	2300      	movs	r3, #0
 800bb04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bb08:	682f      	ldr	r7, [r5, #0]
 800bb0a:	602b      	str	r3, [r5, #0]
 800bb0c:	d032      	beq.n	800bb74 <__sflush_r+0x98>
 800bb0e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bb10:	89a3      	ldrh	r3, [r4, #12]
 800bb12:	075a      	lsls	r2, r3, #29
 800bb14:	d505      	bpl.n	800bb22 <__sflush_r+0x46>
 800bb16:	6863      	ldr	r3, [r4, #4]
 800bb18:	1ac0      	subs	r0, r0, r3
 800bb1a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bb1c:	b10b      	cbz	r3, 800bb22 <__sflush_r+0x46>
 800bb1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bb20:	1ac0      	subs	r0, r0, r3
 800bb22:	2300      	movs	r3, #0
 800bb24:	4602      	mov	r2, r0
 800bb26:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bb28:	6a21      	ldr	r1, [r4, #32]
 800bb2a:	4628      	mov	r0, r5
 800bb2c:	47b0      	blx	r6
 800bb2e:	1c43      	adds	r3, r0, #1
 800bb30:	89a3      	ldrh	r3, [r4, #12]
 800bb32:	d106      	bne.n	800bb42 <__sflush_r+0x66>
 800bb34:	6829      	ldr	r1, [r5, #0]
 800bb36:	291d      	cmp	r1, #29
 800bb38:	d82c      	bhi.n	800bb94 <__sflush_r+0xb8>
 800bb3a:	4a2a      	ldr	r2, [pc, #168]	; (800bbe4 <__sflush_r+0x108>)
 800bb3c:	40ca      	lsrs	r2, r1
 800bb3e:	07d6      	lsls	r6, r2, #31
 800bb40:	d528      	bpl.n	800bb94 <__sflush_r+0xb8>
 800bb42:	2200      	movs	r2, #0
 800bb44:	6062      	str	r2, [r4, #4]
 800bb46:	04d9      	lsls	r1, r3, #19
 800bb48:	6922      	ldr	r2, [r4, #16]
 800bb4a:	6022      	str	r2, [r4, #0]
 800bb4c:	d504      	bpl.n	800bb58 <__sflush_r+0x7c>
 800bb4e:	1c42      	adds	r2, r0, #1
 800bb50:	d101      	bne.n	800bb56 <__sflush_r+0x7a>
 800bb52:	682b      	ldr	r3, [r5, #0]
 800bb54:	b903      	cbnz	r3, 800bb58 <__sflush_r+0x7c>
 800bb56:	6560      	str	r0, [r4, #84]	; 0x54
 800bb58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bb5a:	602f      	str	r7, [r5, #0]
 800bb5c:	2900      	cmp	r1, #0
 800bb5e:	d0ca      	beq.n	800baf6 <__sflush_r+0x1a>
 800bb60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bb64:	4299      	cmp	r1, r3
 800bb66:	d002      	beq.n	800bb6e <__sflush_r+0x92>
 800bb68:	4628      	mov	r0, r5
 800bb6a:	f001 fa4d 	bl	800d008 <_free_r>
 800bb6e:	2000      	movs	r0, #0
 800bb70:	6360      	str	r0, [r4, #52]	; 0x34
 800bb72:	e7c1      	b.n	800baf8 <__sflush_r+0x1c>
 800bb74:	6a21      	ldr	r1, [r4, #32]
 800bb76:	2301      	movs	r3, #1
 800bb78:	4628      	mov	r0, r5
 800bb7a:	47b0      	blx	r6
 800bb7c:	1c41      	adds	r1, r0, #1
 800bb7e:	d1c7      	bne.n	800bb10 <__sflush_r+0x34>
 800bb80:	682b      	ldr	r3, [r5, #0]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d0c4      	beq.n	800bb10 <__sflush_r+0x34>
 800bb86:	2b1d      	cmp	r3, #29
 800bb88:	d001      	beq.n	800bb8e <__sflush_r+0xb2>
 800bb8a:	2b16      	cmp	r3, #22
 800bb8c:	d101      	bne.n	800bb92 <__sflush_r+0xb6>
 800bb8e:	602f      	str	r7, [r5, #0]
 800bb90:	e7b1      	b.n	800baf6 <__sflush_r+0x1a>
 800bb92:	89a3      	ldrh	r3, [r4, #12]
 800bb94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb98:	81a3      	strh	r3, [r4, #12]
 800bb9a:	e7ad      	b.n	800baf8 <__sflush_r+0x1c>
 800bb9c:	690f      	ldr	r7, [r1, #16]
 800bb9e:	2f00      	cmp	r7, #0
 800bba0:	d0a9      	beq.n	800baf6 <__sflush_r+0x1a>
 800bba2:	0793      	lsls	r3, r2, #30
 800bba4:	680e      	ldr	r6, [r1, #0]
 800bba6:	bf08      	it	eq
 800bba8:	694b      	ldreq	r3, [r1, #20]
 800bbaa:	600f      	str	r7, [r1, #0]
 800bbac:	bf18      	it	ne
 800bbae:	2300      	movne	r3, #0
 800bbb0:	eba6 0807 	sub.w	r8, r6, r7
 800bbb4:	608b      	str	r3, [r1, #8]
 800bbb6:	f1b8 0f00 	cmp.w	r8, #0
 800bbba:	dd9c      	ble.n	800baf6 <__sflush_r+0x1a>
 800bbbc:	6a21      	ldr	r1, [r4, #32]
 800bbbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bbc0:	4643      	mov	r3, r8
 800bbc2:	463a      	mov	r2, r7
 800bbc4:	4628      	mov	r0, r5
 800bbc6:	47b0      	blx	r6
 800bbc8:	2800      	cmp	r0, #0
 800bbca:	dc06      	bgt.n	800bbda <__sflush_r+0xfe>
 800bbcc:	89a3      	ldrh	r3, [r4, #12]
 800bbce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bbd2:	81a3      	strh	r3, [r4, #12]
 800bbd4:	f04f 30ff 	mov.w	r0, #4294967295
 800bbd8:	e78e      	b.n	800baf8 <__sflush_r+0x1c>
 800bbda:	4407      	add	r7, r0
 800bbdc:	eba8 0800 	sub.w	r8, r8, r0
 800bbe0:	e7e9      	b.n	800bbb6 <__sflush_r+0xda>
 800bbe2:	bf00      	nop
 800bbe4:	20400001 	.word	0x20400001

0800bbe8 <_fflush_r>:
 800bbe8:	b538      	push	{r3, r4, r5, lr}
 800bbea:	690b      	ldr	r3, [r1, #16]
 800bbec:	4605      	mov	r5, r0
 800bbee:	460c      	mov	r4, r1
 800bbf0:	b913      	cbnz	r3, 800bbf8 <_fflush_r+0x10>
 800bbf2:	2500      	movs	r5, #0
 800bbf4:	4628      	mov	r0, r5
 800bbf6:	bd38      	pop	{r3, r4, r5, pc}
 800bbf8:	b118      	cbz	r0, 800bc02 <_fflush_r+0x1a>
 800bbfa:	6983      	ldr	r3, [r0, #24]
 800bbfc:	b90b      	cbnz	r3, 800bc02 <_fflush_r+0x1a>
 800bbfe:	f000 f887 	bl	800bd10 <__sinit>
 800bc02:	4b14      	ldr	r3, [pc, #80]	; (800bc54 <_fflush_r+0x6c>)
 800bc04:	429c      	cmp	r4, r3
 800bc06:	d11b      	bne.n	800bc40 <_fflush_r+0x58>
 800bc08:	686c      	ldr	r4, [r5, #4]
 800bc0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d0ef      	beq.n	800bbf2 <_fflush_r+0xa>
 800bc12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bc14:	07d0      	lsls	r0, r2, #31
 800bc16:	d404      	bmi.n	800bc22 <_fflush_r+0x3a>
 800bc18:	0599      	lsls	r1, r3, #22
 800bc1a:	d402      	bmi.n	800bc22 <_fflush_r+0x3a>
 800bc1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bc1e:	f000 fc9a 	bl	800c556 <__retarget_lock_acquire_recursive>
 800bc22:	4628      	mov	r0, r5
 800bc24:	4621      	mov	r1, r4
 800bc26:	f7ff ff59 	bl	800badc <__sflush_r>
 800bc2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bc2c:	07da      	lsls	r2, r3, #31
 800bc2e:	4605      	mov	r5, r0
 800bc30:	d4e0      	bmi.n	800bbf4 <_fflush_r+0xc>
 800bc32:	89a3      	ldrh	r3, [r4, #12]
 800bc34:	059b      	lsls	r3, r3, #22
 800bc36:	d4dd      	bmi.n	800bbf4 <_fflush_r+0xc>
 800bc38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bc3a:	f000 fc8d 	bl	800c558 <__retarget_lock_release_recursive>
 800bc3e:	e7d9      	b.n	800bbf4 <_fflush_r+0xc>
 800bc40:	4b05      	ldr	r3, [pc, #20]	; (800bc58 <_fflush_r+0x70>)
 800bc42:	429c      	cmp	r4, r3
 800bc44:	d101      	bne.n	800bc4a <_fflush_r+0x62>
 800bc46:	68ac      	ldr	r4, [r5, #8]
 800bc48:	e7df      	b.n	800bc0a <_fflush_r+0x22>
 800bc4a:	4b04      	ldr	r3, [pc, #16]	; (800bc5c <_fflush_r+0x74>)
 800bc4c:	429c      	cmp	r4, r3
 800bc4e:	bf08      	it	eq
 800bc50:	68ec      	ldreq	r4, [r5, #12]
 800bc52:	e7da      	b.n	800bc0a <_fflush_r+0x22>
 800bc54:	0800de38 	.word	0x0800de38
 800bc58:	0800de58 	.word	0x0800de58
 800bc5c:	0800de18 	.word	0x0800de18

0800bc60 <std>:
 800bc60:	2300      	movs	r3, #0
 800bc62:	b510      	push	{r4, lr}
 800bc64:	4604      	mov	r4, r0
 800bc66:	e9c0 3300 	strd	r3, r3, [r0]
 800bc6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bc6e:	6083      	str	r3, [r0, #8]
 800bc70:	8181      	strh	r1, [r0, #12]
 800bc72:	6643      	str	r3, [r0, #100]	; 0x64
 800bc74:	81c2      	strh	r2, [r0, #14]
 800bc76:	6183      	str	r3, [r0, #24]
 800bc78:	4619      	mov	r1, r3
 800bc7a:	2208      	movs	r2, #8
 800bc7c:	305c      	adds	r0, #92	; 0x5c
 800bc7e:	f7fd fa7f 	bl	8009180 <memset>
 800bc82:	4b05      	ldr	r3, [pc, #20]	; (800bc98 <std+0x38>)
 800bc84:	6263      	str	r3, [r4, #36]	; 0x24
 800bc86:	4b05      	ldr	r3, [pc, #20]	; (800bc9c <std+0x3c>)
 800bc88:	62a3      	str	r3, [r4, #40]	; 0x28
 800bc8a:	4b05      	ldr	r3, [pc, #20]	; (800bca0 <std+0x40>)
 800bc8c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bc8e:	4b05      	ldr	r3, [pc, #20]	; (800bca4 <std+0x44>)
 800bc90:	6224      	str	r4, [r4, #32]
 800bc92:	6323      	str	r3, [r4, #48]	; 0x30
 800bc94:	bd10      	pop	{r4, pc}
 800bc96:	bf00      	nop
 800bc98:	0800d769 	.word	0x0800d769
 800bc9c:	0800d78b 	.word	0x0800d78b
 800bca0:	0800d7c3 	.word	0x0800d7c3
 800bca4:	0800d7e7 	.word	0x0800d7e7

0800bca8 <_cleanup_r>:
 800bca8:	4901      	ldr	r1, [pc, #4]	; (800bcb0 <_cleanup_r+0x8>)
 800bcaa:	f000 b8c1 	b.w	800be30 <_fwalk_reent>
 800bcae:	bf00      	nop
 800bcb0:	0800bbe9 	.word	0x0800bbe9

0800bcb4 <__sfmoreglue>:
 800bcb4:	b570      	push	{r4, r5, r6, lr}
 800bcb6:	2268      	movs	r2, #104	; 0x68
 800bcb8:	1e4d      	subs	r5, r1, #1
 800bcba:	4355      	muls	r5, r2
 800bcbc:	460e      	mov	r6, r1
 800bcbe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bcc2:	f001 fa0d 	bl	800d0e0 <_malloc_r>
 800bcc6:	4604      	mov	r4, r0
 800bcc8:	b140      	cbz	r0, 800bcdc <__sfmoreglue+0x28>
 800bcca:	2100      	movs	r1, #0
 800bccc:	e9c0 1600 	strd	r1, r6, [r0]
 800bcd0:	300c      	adds	r0, #12
 800bcd2:	60a0      	str	r0, [r4, #8]
 800bcd4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bcd8:	f7fd fa52 	bl	8009180 <memset>
 800bcdc:	4620      	mov	r0, r4
 800bcde:	bd70      	pop	{r4, r5, r6, pc}

0800bce0 <__sfp_lock_acquire>:
 800bce0:	4801      	ldr	r0, [pc, #4]	; (800bce8 <__sfp_lock_acquire+0x8>)
 800bce2:	f000 bc38 	b.w	800c556 <__retarget_lock_acquire_recursive>
 800bce6:	bf00      	nop
 800bce8:	2000092d 	.word	0x2000092d

0800bcec <__sfp_lock_release>:
 800bcec:	4801      	ldr	r0, [pc, #4]	; (800bcf4 <__sfp_lock_release+0x8>)
 800bcee:	f000 bc33 	b.w	800c558 <__retarget_lock_release_recursive>
 800bcf2:	bf00      	nop
 800bcf4:	2000092d 	.word	0x2000092d

0800bcf8 <__sinit_lock_acquire>:
 800bcf8:	4801      	ldr	r0, [pc, #4]	; (800bd00 <__sinit_lock_acquire+0x8>)
 800bcfa:	f000 bc2c 	b.w	800c556 <__retarget_lock_acquire_recursive>
 800bcfe:	bf00      	nop
 800bd00:	2000092e 	.word	0x2000092e

0800bd04 <__sinit_lock_release>:
 800bd04:	4801      	ldr	r0, [pc, #4]	; (800bd0c <__sinit_lock_release+0x8>)
 800bd06:	f000 bc27 	b.w	800c558 <__retarget_lock_release_recursive>
 800bd0a:	bf00      	nop
 800bd0c:	2000092e 	.word	0x2000092e

0800bd10 <__sinit>:
 800bd10:	b510      	push	{r4, lr}
 800bd12:	4604      	mov	r4, r0
 800bd14:	f7ff fff0 	bl	800bcf8 <__sinit_lock_acquire>
 800bd18:	69a3      	ldr	r3, [r4, #24]
 800bd1a:	b11b      	cbz	r3, 800bd24 <__sinit+0x14>
 800bd1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd20:	f7ff bff0 	b.w	800bd04 <__sinit_lock_release>
 800bd24:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bd28:	6523      	str	r3, [r4, #80]	; 0x50
 800bd2a:	4b13      	ldr	r3, [pc, #76]	; (800bd78 <__sinit+0x68>)
 800bd2c:	4a13      	ldr	r2, [pc, #76]	; (800bd7c <__sinit+0x6c>)
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	62a2      	str	r2, [r4, #40]	; 0x28
 800bd32:	42a3      	cmp	r3, r4
 800bd34:	bf04      	itt	eq
 800bd36:	2301      	moveq	r3, #1
 800bd38:	61a3      	streq	r3, [r4, #24]
 800bd3a:	4620      	mov	r0, r4
 800bd3c:	f000 f820 	bl	800bd80 <__sfp>
 800bd40:	6060      	str	r0, [r4, #4]
 800bd42:	4620      	mov	r0, r4
 800bd44:	f000 f81c 	bl	800bd80 <__sfp>
 800bd48:	60a0      	str	r0, [r4, #8]
 800bd4a:	4620      	mov	r0, r4
 800bd4c:	f000 f818 	bl	800bd80 <__sfp>
 800bd50:	2200      	movs	r2, #0
 800bd52:	60e0      	str	r0, [r4, #12]
 800bd54:	2104      	movs	r1, #4
 800bd56:	6860      	ldr	r0, [r4, #4]
 800bd58:	f7ff ff82 	bl	800bc60 <std>
 800bd5c:	68a0      	ldr	r0, [r4, #8]
 800bd5e:	2201      	movs	r2, #1
 800bd60:	2109      	movs	r1, #9
 800bd62:	f7ff ff7d 	bl	800bc60 <std>
 800bd66:	68e0      	ldr	r0, [r4, #12]
 800bd68:	2202      	movs	r2, #2
 800bd6a:	2112      	movs	r1, #18
 800bd6c:	f7ff ff78 	bl	800bc60 <std>
 800bd70:	2301      	movs	r3, #1
 800bd72:	61a3      	str	r3, [r4, #24]
 800bd74:	e7d2      	b.n	800bd1c <__sinit+0xc>
 800bd76:	bf00      	nop
 800bd78:	0800dbb4 	.word	0x0800dbb4
 800bd7c:	0800bca9 	.word	0x0800bca9

0800bd80 <__sfp>:
 800bd80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd82:	4607      	mov	r7, r0
 800bd84:	f7ff ffac 	bl	800bce0 <__sfp_lock_acquire>
 800bd88:	4b1e      	ldr	r3, [pc, #120]	; (800be04 <__sfp+0x84>)
 800bd8a:	681e      	ldr	r6, [r3, #0]
 800bd8c:	69b3      	ldr	r3, [r6, #24]
 800bd8e:	b913      	cbnz	r3, 800bd96 <__sfp+0x16>
 800bd90:	4630      	mov	r0, r6
 800bd92:	f7ff ffbd 	bl	800bd10 <__sinit>
 800bd96:	3648      	adds	r6, #72	; 0x48
 800bd98:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bd9c:	3b01      	subs	r3, #1
 800bd9e:	d503      	bpl.n	800bda8 <__sfp+0x28>
 800bda0:	6833      	ldr	r3, [r6, #0]
 800bda2:	b30b      	cbz	r3, 800bde8 <__sfp+0x68>
 800bda4:	6836      	ldr	r6, [r6, #0]
 800bda6:	e7f7      	b.n	800bd98 <__sfp+0x18>
 800bda8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bdac:	b9d5      	cbnz	r5, 800bde4 <__sfp+0x64>
 800bdae:	4b16      	ldr	r3, [pc, #88]	; (800be08 <__sfp+0x88>)
 800bdb0:	60e3      	str	r3, [r4, #12]
 800bdb2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bdb6:	6665      	str	r5, [r4, #100]	; 0x64
 800bdb8:	f000 fbcc 	bl	800c554 <__retarget_lock_init_recursive>
 800bdbc:	f7ff ff96 	bl	800bcec <__sfp_lock_release>
 800bdc0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bdc4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bdc8:	6025      	str	r5, [r4, #0]
 800bdca:	61a5      	str	r5, [r4, #24]
 800bdcc:	2208      	movs	r2, #8
 800bdce:	4629      	mov	r1, r5
 800bdd0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bdd4:	f7fd f9d4 	bl	8009180 <memset>
 800bdd8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bddc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bde0:	4620      	mov	r0, r4
 800bde2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bde4:	3468      	adds	r4, #104	; 0x68
 800bde6:	e7d9      	b.n	800bd9c <__sfp+0x1c>
 800bde8:	2104      	movs	r1, #4
 800bdea:	4638      	mov	r0, r7
 800bdec:	f7ff ff62 	bl	800bcb4 <__sfmoreglue>
 800bdf0:	4604      	mov	r4, r0
 800bdf2:	6030      	str	r0, [r6, #0]
 800bdf4:	2800      	cmp	r0, #0
 800bdf6:	d1d5      	bne.n	800bda4 <__sfp+0x24>
 800bdf8:	f7ff ff78 	bl	800bcec <__sfp_lock_release>
 800bdfc:	230c      	movs	r3, #12
 800bdfe:	603b      	str	r3, [r7, #0]
 800be00:	e7ee      	b.n	800bde0 <__sfp+0x60>
 800be02:	bf00      	nop
 800be04:	0800dbb4 	.word	0x0800dbb4
 800be08:	ffff0001 	.word	0xffff0001

0800be0c <fiprintf>:
 800be0c:	b40e      	push	{r1, r2, r3}
 800be0e:	b503      	push	{r0, r1, lr}
 800be10:	4601      	mov	r1, r0
 800be12:	ab03      	add	r3, sp, #12
 800be14:	4805      	ldr	r0, [pc, #20]	; (800be2c <fiprintf+0x20>)
 800be16:	f853 2b04 	ldr.w	r2, [r3], #4
 800be1a:	6800      	ldr	r0, [r0, #0]
 800be1c:	9301      	str	r3, [sp, #4]
 800be1e:	f001 fb59 	bl	800d4d4 <_vfiprintf_r>
 800be22:	b002      	add	sp, #8
 800be24:	f85d eb04 	ldr.w	lr, [sp], #4
 800be28:	b003      	add	sp, #12
 800be2a:	4770      	bx	lr
 800be2c:	20000030 	.word	0x20000030

0800be30 <_fwalk_reent>:
 800be30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be34:	4606      	mov	r6, r0
 800be36:	4688      	mov	r8, r1
 800be38:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800be3c:	2700      	movs	r7, #0
 800be3e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800be42:	f1b9 0901 	subs.w	r9, r9, #1
 800be46:	d505      	bpl.n	800be54 <_fwalk_reent+0x24>
 800be48:	6824      	ldr	r4, [r4, #0]
 800be4a:	2c00      	cmp	r4, #0
 800be4c:	d1f7      	bne.n	800be3e <_fwalk_reent+0xe>
 800be4e:	4638      	mov	r0, r7
 800be50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be54:	89ab      	ldrh	r3, [r5, #12]
 800be56:	2b01      	cmp	r3, #1
 800be58:	d907      	bls.n	800be6a <_fwalk_reent+0x3a>
 800be5a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800be5e:	3301      	adds	r3, #1
 800be60:	d003      	beq.n	800be6a <_fwalk_reent+0x3a>
 800be62:	4629      	mov	r1, r5
 800be64:	4630      	mov	r0, r6
 800be66:	47c0      	blx	r8
 800be68:	4307      	orrs	r7, r0
 800be6a:	3568      	adds	r5, #104	; 0x68
 800be6c:	e7e9      	b.n	800be42 <_fwalk_reent+0x12>

0800be6e <rshift>:
 800be6e:	6903      	ldr	r3, [r0, #16]
 800be70:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800be74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800be78:	ea4f 1261 	mov.w	r2, r1, asr #5
 800be7c:	f100 0414 	add.w	r4, r0, #20
 800be80:	dd45      	ble.n	800bf0e <rshift+0xa0>
 800be82:	f011 011f 	ands.w	r1, r1, #31
 800be86:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800be8a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800be8e:	d10c      	bne.n	800beaa <rshift+0x3c>
 800be90:	f100 0710 	add.w	r7, r0, #16
 800be94:	4629      	mov	r1, r5
 800be96:	42b1      	cmp	r1, r6
 800be98:	d334      	bcc.n	800bf04 <rshift+0x96>
 800be9a:	1a9b      	subs	r3, r3, r2
 800be9c:	009b      	lsls	r3, r3, #2
 800be9e:	1eea      	subs	r2, r5, #3
 800bea0:	4296      	cmp	r6, r2
 800bea2:	bf38      	it	cc
 800bea4:	2300      	movcc	r3, #0
 800bea6:	4423      	add	r3, r4
 800bea8:	e015      	b.n	800bed6 <rshift+0x68>
 800beaa:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800beae:	f1c1 0820 	rsb	r8, r1, #32
 800beb2:	40cf      	lsrs	r7, r1
 800beb4:	f105 0e04 	add.w	lr, r5, #4
 800beb8:	46a1      	mov	r9, r4
 800beba:	4576      	cmp	r6, lr
 800bebc:	46f4      	mov	ip, lr
 800bebe:	d815      	bhi.n	800beec <rshift+0x7e>
 800bec0:	1a9a      	subs	r2, r3, r2
 800bec2:	0092      	lsls	r2, r2, #2
 800bec4:	3a04      	subs	r2, #4
 800bec6:	3501      	adds	r5, #1
 800bec8:	42ae      	cmp	r6, r5
 800beca:	bf38      	it	cc
 800becc:	2200      	movcc	r2, #0
 800bece:	18a3      	adds	r3, r4, r2
 800bed0:	50a7      	str	r7, [r4, r2]
 800bed2:	b107      	cbz	r7, 800bed6 <rshift+0x68>
 800bed4:	3304      	adds	r3, #4
 800bed6:	1b1a      	subs	r2, r3, r4
 800bed8:	42a3      	cmp	r3, r4
 800beda:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bede:	bf08      	it	eq
 800bee0:	2300      	moveq	r3, #0
 800bee2:	6102      	str	r2, [r0, #16]
 800bee4:	bf08      	it	eq
 800bee6:	6143      	streq	r3, [r0, #20]
 800bee8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800beec:	f8dc c000 	ldr.w	ip, [ip]
 800bef0:	fa0c fc08 	lsl.w	ip, ip, r8
 800bef4:	ea4c 0707 	orr.w	r7, ip, r7
 800bef8:	f849 7b04 	str.w	r7, [r9], #4
 800befc:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bf00:	40cf      	lsrs	r7, r1
 800bf02:	e7da      	b.n	800beba <rshift+0x4c>
 800bf04:	f851 cb04 	ldr.w	ip, [r1], #4
 800bf08:	f847 cf04 	str.w	ip, [r7, #4]!
 800bf0c:	e7c3      	b.n	800be96 <rshift+0x28>
 800bf0e:	4623      	mov	r3, r4
 800bf10:	e7e1      	b.n	800bed6 <rshift+0x68>

0800bf12 <__hexdig_fun>:
 800bf12:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800bf16:	2b09      	cmp	r3, #9
 800bf18:	d802      	bhi.n	800bf20 <__hexdig_fun+0xe>
 800bf1a:	3820      	subs	r0, #32
 800bf1c:	b2c0      	uxtb	r0, r0
 800bf1e:	4770      	bx	lr
 800bf20:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800bf24:	2b05      	cmp	r3, #5
 800bf26:	d801      	bhi.n	800bf2c <__hexdig_fun+0x1a>
 800bf28:	3847      	subs	r0, #71	; 0x47
 800bf2a:	e7f7      	b.n	800bf1c <__hexdig_fun+0xa>
 800bf2c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800bf30:	2b05      	cmp	r3, #5
 800bf32:	d801      	bhi.n	800bf38 <__hexdig_fun+0x26>
 800bf34:	3827      	subs	r0, #39	; 0x27
 800bf36:	e7f1      	b.n	800bf1c <__hexdig_fun+0xa>
 800bf38:	2000      	movs	r0, #0
 800bf3a:	4770      	bx	lr

0800bf3c <__gethex>:
 800bf3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf40:	ed2d 8b02 	vpush	{d8}
 800bf44:	b089      	sub	sp, #36	; 0x24
 800bf46:	ee08 0a10 	vmov	s16, r0
 800bf4a:	9304      	str	r3, [sp, #16]
 800bf4c:	4bb4      	ldr	r3, [pc, #720]	; (800c220 <__gethex+0x2e4>)
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	9301      	str	r3, [sp, #4]
 800bf52:	4618      	mov	r0, r3
 800bf54:	468b      	mov	fp, r1
 800bf56:	4690      	mov	r8, r2
 800bf58:	f7f4 f93a 	bl	80001d0 <strlen>
 800bf5c:	9b01      	ldr	r3, [sp, #4]
 800bf5e:	f8db 2000 	ldr.w	r2, [fp]
 800bf62:	4403      	add	r3, r0
 800bf64:	4682      	mov	sl, r0
 800bf66:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800bf6a:	9305      	str	r3, [sp, #20]
 800bf6c:	1c93      	adds	r3, r2, #2
 800bf6e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800bf72:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bf76:	32fe      	adds	r2, #254	; 0xfe
 800bf78:	18d1      	adds	r1, r2, r3
 800bf7a:	461f      	mov	r7, r3
 800bf7c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800bf80:	9100      	str	r1, [sp, #0]
 800bf82:	2830      	cmp	r0, #48	; 0x30
 800bf84:	d0f8      	beq.n	800bf78 <__gethex+0x3c>
 800bf86:	f7ff ffc4 	bl	800bf12 <__hexdig_fun>
 800bf8a:	4604      	mov	r4, r0
 800bf8c:	2800      	cmp	r0, #0
 800bf8e:	d13a      	bne.n	800c006 <__gethex+0xca>
 800bf90:	9901      	ldr	r1, [sp, #4]
 800bf92:	4652      	mov	r2, sl
 800bf94:	4638      	mov	r0, r7
 800bf96:	f001 fc2a 	bl	800d7ee <strncmp>
 800bf9a:	4605      	mov	r5, r0
 800bf9c:	2800      	cmp	r0, #0
 800bf9e:	d168      	bne.n	800c072 <__gethex+0x136>
 800bfa0:	f817 000a 	ldrb.w	r0, [r7, sl]
 800bfa4:	eb07 060a 	add.w	r6, r7, sl
 800bfa8:	f7ff ffb3 	bl	800bf12 <__hexdig_fun>
 800bfac:	2800      	cmp	r0, #0
 800bfae:	d062      	beq.n	800c076 <__gethex+0x13a>
 800bfb0:	4633      	mov	r3, r6
 800bfb2:	7818      	ldrb	r0, [r3, #0]
 800bfb4:	2830      	cmp	r0, #48	; 0x30
 800bfb6:	461f      	mov	r7, r3
 800bfb8:	f103 0301 	add.w	r3, r3, #1
 800bfbc:	d0f9      	beq.n	800bfb2 <__gethex+0x76>
 800bfbe:	f7ff ffa8 	bl	800bf12 <__hexdig_fun>
 800bfc2:	2301      	movs	r3, #1
 800bfc4:	fab0 f480 	clz	r4, r0
 800bfc8:	0964      	lsrs	r4, r4, #5
 800bfca:	4635      	mov	r5, r6
 800bfcc:	9300      	str	r3, [sp, #0]
 800bfce:	463a      	mov	r2, r7
 800bfd0:	4616      	mov	r6, r2
 800bfd2:	3201      	adds	r2, #1
 800bfd4:	7830      	ldrb	r0, [r6, #0]
 800bfd6:	f7ff ff9c 	bl	800bf12 <__hexdig_fun>
 800bfda:	2800      	cmp	r0, #0
 800bfdc:	d1f8      	bne.n	800bfd0 <__gethex+0x94>
 800bfde:	9901      	ldr	r1, [sp, #4]
 800bfe0:	4652      	mov	r2, sl
 800bfe2:	4630      	mov	r0, r6
 800bfe4:	f001 fc03 	bl	800d7ee <strncmp>
 800bfe8:	b980      	cbnz	r0, 800c00c <__gethex+0xd0>
 800bfea:	b94d      	cbnz	r5, 800c000 <__gethex+0xc4>
 800bfec:	eb06 050a 	add.w	r5, r6, sl
 800bff0:	462a      	mov	r2, r5
 800bff2:	4616      	mov	r6, r2
 800bff4:	3201      	adds	r2, #1
 800bff6:	7830      	ldrb	r0, [r6, #0]
 800bff8:	f7ff ff8b 	bl	800bf12 <__hexdig_fun>
 800bffc:	2800      	cmp	r0, #0
 800bffe:	d1f8      	bne.n	800bff2 <__gethex+0xb6>
 800c000:	1bad      	subs	r5, r5, r6
 800c002:	00ad      	lsls	r5, r5, #2
 800c004:	e004      	b.n	800c010 <__gethex+0xd4>
 800c006:	2400      	movs	r4, #0
 800c008:	4625      	mov	r5, r4
 800c00a:	e7e0      	b.n	800bfce <__gethex+0x92>
 800c00c:	2d00      	cmp	r5, #0
 800c00e:	d1f7      	bne.n	800c000 <__gethex+0xc4>
 800c010:	7833      	ldrb	r3, [r6, #0]
 800c012:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c016:	2b50      	cmp	r3, #80	; 0x50
 800c018:	d13b      	bne.n	800c092 <__gethex+0x156>
 800c01a:	7873      	ldrb	r3, [r6, #1]
 800c01c:	2b2b      	cmp	r3, #43	; 0x2b
 800c01e:	d02c      	beq.n	800c07a <__gethex+0x13e>
 800c020:	2b2d      	cmp	r3, #45	; 0x2d
 800c022:	d02e      	beq.n	800c082 <__gethex+0x146>
 800c024:	1c71      	adds	r1, r6, #1
 800c026:	f04f 0900 	mov.w	r9, #0
 800c02a:	7808      	ldrb	r0, [r1, #0]
 800c02c:	f7ff ff71 	bl	800bf12 <__hexdig_fun>
 800c030:	1e43      	subs	r3, r0, #1
 800c032:	b2db      	uxtb	r3, r3
 800c034:	2b18      	cmp	r3, #24
 800c036:	d82c      	bhi.n	800c092 <__gethex+0x156>
 800c038:	f1a0 0210 	sub.w	r2, r0, #16
 800c03c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c040:	f7ff ff67 	bl	800bf12 <__hexdig_fun>
 800c044:	1e43      	subs	r3, r0, #1
 800c046:	b2db      	uxtb	r3, r3
 800c048:	2b18      	cmp	r3, #24
 800c04a:	d91d      	bls.n	800c088 <__gethex+0x14c>
 800c04c:	f1b9 0f00 	cmp.w	r9, #0
 800c050:	d000      	beq.n	800c054 <__gethex+0x118>
 800c052:	4252      	negs	r2, r2
 800c054:	4415      	add	r5, r2
 800c056:	f8cb 1000 	str.w	r1, [fp]
 800c05a:	b1e4      	cbz	r4, 800c096 <__gethex+0x15a>
 800c05c:	9b00      	ldr	r3, [sp, #0]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	bf14      	ite	ne
 800c062:	2700      	movne	r7, #0
 800c064:	2706      	moveq	r7, #6
 800c066:	4638      	mov	r0, r7
 800c068:	b009      	add	sp, #36	; 0x24
 800c06a:	ecbd 8b02 	vpop	{d8}
 800c06e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c072:	463e      	mov	r6, r7
 800c074:	4625      	mov	r5, r4
 800c076:	2401      	movs	r4, #1
 800c078:	e7ca      	b.n	800c010 <__gethex+0xd4>
 800c07a:	f04f 0900 	mov.w	r9, #0
 800c07e:	1cb1      	adds	r1, r6, #2
 800c080:	e7d3      	b.n	800c02a <__gethex+0xee>
 800c082:	f04f 0901 	mov.w	r9, #1
 800c086:	e7fa      	b.n	800c07e <__gethex+0x142>
 800c088:	230a      	movs	r3, #10
 800c08a:	fb03 0202 	mla	r2, r3, r2, r0
 800c08e:	3a10      	subs	r2, #16
 800c090:	e7d4      	b.n	800c03c <__gethex+0x100>
 800c092:	4631      	mov	r1, r6
 800c094:	e7df      	b.n	800c056 <__gethex+0x11a>
 800c096:	1bf3      	subs	r3, r6, r7
 800c098:	3b01      	subs	r3, #1
 800c09a:	4621      	mov	r1, r4
 800c09c:	2b07      	cmp	r3, #7
 800c09e:	dc0b      	bgt.n	800c0b8 <__gethex+0x17c>
 800c0a0:	ee18 0a10 	vmov	r0, s16
 800c0a4:	f000 fad8 	bl	800c658 <_Balloc>
 800c0a8:	4604      	mov	r4, r0
 800c0aa:	b940      	cbnz	r0, 800c0be <__gethex+0x182>
 800c0ac:	4b5d      	ldr	r3, [pc, #372]	; (800c224 <__gethex+0x2e8>)
 800c0ae:	4602      	mov	r2, r0
 800c0b0:	21de      	movs	r1, #222	; 0xde
 800c0b2:	485d      	ldr	r0, [pc, #372]	; (800c228 <__gethex+0x2ec>)
 800c0b4:	f7fe fe78 	bl	800ada8 <__assert_func>
 800c0b8:	3101      	adds	r1, #1
 800c0ba:	105b      	asrs	r3, r3, #1
 800c0bc:	e7ee      	b.n	800c09c <__gethex+0x160>
 800c0be:	f100 0914 	add.w	r9, r0, #20
 800c0c2:	f04f 0b00 	mov.w	fp, #0
 800c0c6:	f1ca 0301 	rsb	r3, sl, #1
 800c0ca:	f8cd 9008 	str.w	r9, [sp, #8]
 800c0ce:	f8cd b000 	str.w	fp, [sp]
 800c0d2:	9306      	str	r3, [sp, #24]
 800c0d4:	42b7      	cmp	r7, r6
 800c0d6:	d340      	bcc.n	800c15a <__gethex+0x21e>
 800c0d8:	9802      	ldr	r0, [sp, #8]
 800c0da:	9b00      	ldr	r3, [sp, #0]
 800c0dc:	f840 3b04 	str.w	r3, [r0], #4
 800c0e0:	eba0 0009 	sub.w	r0, r0, r9
 800c0e4:	1080      	asrs	r0, r0, #2
 800c0e6:	0146      	lsls	r6, r0, #5
 800c0e8:	6120      	str	r0, [r4, #16]
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	f000 fba6 	bl	800c83c <__hi0bits>
 800c0f0:	1a30      	subs	r0, r6, r0
 800c0f2:	f8d8 6000 	ldr.w	r6, [r8]
 800c0f6:	42b0      	cmp	r0, r6
 800c0f8:	dd63      	ble.n	800c1c2 <__gethex+0x286>
 800c0fa:	1b87      	subs	r7, r0, r6
 800c0fc:	4639      	mov	r1, r7
 800c0fe:	4620      	mov	r0, r4
 800c100:	f000 ff4a 	bl	800cf98 <__any_on>
 800c104:	4682      	mov	sl, r0
 800c106:	b1a8      	cbz	r0, 800c134 <__gethex+0x1f8>
 800c108:	1e7b      	subs	r3, r7, #1
 800c10a:	1159      	asrs	r1, r3, #5
 800c10c:	f003 021f 	and.w	r2, r3, #31
 800c110:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c114:	f04f 0a01 	mov.w	sl, #1
 800c118:	fa0a f202 	lsl.w	r2, sl, r2
 800c11c:	420a      	tst	r2, r1
 800c11e:	d009      	beq.n	800c134 <__gethex+0x1f8>
 800c120:	4553      	cmp	r3, sl
 800c122:	dd05      	ble.n	800c130 <__gethex+0x1f4>
 800c124:	1eb9      	subs	r1, r7, #2
 800c126:	4620      	mov	r0, r4
 800c128:	f000 ff36 	bl	800cf98 <__any_on>
 800c12c:	2800      	cmp	r0, #0
 800c12e:	d145      	bne.n	800c1bc <__gethex+0x280>
 800c130:	f04f 0a02 	mov.w	sl, #2
 800c134:	4639      	mov	r1, r7
 800c136:	4620      	mov	r0, r4
 800c138:	f7ff fe99 	bl	800be6e <rshift>
 800c13c:	443d      	add	r5, r7
 800c13e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c142:	42ab      	cmp	r3, r5
 800c144:	da4c      	bge.n	800c1e0 <__gethex+0x2a4>
 800c146:	ee18 0a10 	vmov	r0, s16
 800c14a:	4621      	mov	r1, r4
 800c14c:	f000 fac4 	bl	800c6d8 <_Bfree>
 800c150:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c152:	2300      	movs	r3, #0
 800c154:	6013      	str	r3, [r2, #0]
 800c156:	27a3      	movs	r7, #163	; 0xa3
 800c158:	e785      	b.n	800c066 <__gethex+0x12a>
 800c15a:	1e73      	subs	r3, r6, #1
 800c15c:	9a05      	ldr	r2, [sp, #20]
 800c15e:	9303      	str	r3, [sp, #12]
 800c160:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c164:	4293      	cmp	r3, r2
 800c166:	d019      	beq.n	800c19c <__gethex+0x260>
 800c168:	f1bb 0f20 	cmp.w	fp, #32
 800c16c:	d107      	bne.n	800c17e <__gethex+0x242>
 800c16e:	9b02      	ldr	r3, [sp, #8]
 800c170:	9a00      	ldr	r2, [sp, #0]
 800c172:	f843 2b04 	str.w	r2, [r3], #4
 800c176:	9302      	str	r3, [sp, #8]
 800c178:	2300      	movs	r3, #0
 800c17a:	9300      	str	r3, [sp, #0]
 800c17c:	469b      	mov	fp, r3
 800c17e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800c182:	f7ff fec6 	bl	800bf12 <__hexdig_fun>
 800c186:	9b00      	ldr	r3, [sp, #0]
 800c188:	f000 000f 	and.w	r0, r0, #15
 800c18c:	fa00 f00b 	lsl.w	r0, r0, fp
 800c190:	4303      	orrs	r3, r0
 800c192:	9300      	str	r3, [sp, #0]
 800c194:	f10b 0b04 	add.w	fp, fp, #4
 800c198:	9b03      	ldr	r3, [sp, #12]
 800c19a:	e00d      	b.n	800c1b8 <__gethex+0x27c>
 800c19c:	9b03      	ldr	r3, [sp, #12]
 800c19e:	9a06      	ldr	r2, [sp, #24]
 800c1a0:	4413      	add	r3, r2
 800c1a2:	42bb      	cmp	r3, r7
 800c1a4:	d3e0      	bcc.n	800c168 <__gethex+0x22c>
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	9901      	ldr	r1, [sp, #4]
 800c1aa:	9307      	str	r3, [sp, #28]
 800c1ac:	4652      	mov	r2, sl
 800c1ae:	f001 fb1e 	bl	800d7ee <strncmp>
 800c1b2:	9b07      	ldr	r3, [sp, #28]
 800c1b4:	2800      	cmp	r0, #0
 800c1b6:	d1d7      	bne.n	800c168 <__gethex+0x22c>
 800c1b8:	461e      	mov	r6, r3
 800c1ba:	e78b      	b.n	800c0d4 <__gethex+0x198>
 800c1bc:	f04f 0a03 	mov.w	sl, #3
 800c1c0:	e7b8      	b.n	800c134 <__gethex+0x1f8>
 800c1c2:	da0a      	bge.n	800c1da <__gethex+0x29e>
 800c1c4:	1a37      	subs	r7, r6, r0
 800c1c6:	4621      	mov	r1, r4
 800c1c8:	ee18 0a10 	vmov	r0, s16
 800c1cc:	463a      	mov	r2, r7
 800c1ce:	f000 fc9f 	bl	800cb10 <__lshift>
 800c1d2:	1bed      	subs	r5, r5, r7
 800c1d4:	4604      	mov	r4, r0
 800c1d6:	f100 0914 	add.w	r9, r0, #20
 800c1da:	f04f 0a00 	mov.w	sl, #0
 800c1de:	e7ae      	b.n	800c13e <__gethex+0x202>
 800c1e0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c1e4:	42a8      	cmp	r0, r5
 800c1e6:	dd72      	ble.n	800c2ce <__gethex+0x392>
 800c1e8:	1b45      	subs	r5, r0, r5
 800c1ea:	42ae      	cmp	r6, r5
 800c1ec:	dc36      	bgt.n	800c25c <__gethex+0x320>
 800c1ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c1f2:	2b02      	cmp	r3, #2
 800c1f4:	d02a      	beq.n	800c24c <__gethex+0x310>
 800c1f6:	2b03      	cmp	r3, #3
 800c1f8:	d02c      	beq.n	800c254 <__gethex+0x318>
 800c1fa:	2b01      	cmp	r3, #1
 800c1fc:	d11c      	bne.n	800c238 <__gethex+0x2fc>
 800c1fe:	42ae      	cmp	r6, r5
 800c200:	d11a      	bne.n	800c238 <__gethex+0x2fc>
 800c202:	2e01      	cmp	r6, #1
 800c204:	d112      	bne.n	800c22c <__gethex+0x2f0>
 800c206:	9a04      	ldr	r2, [sp, #16]
 800c208:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c20c:	6013      	str	r3, [r2, #0]
 800c20e:	2301      	movs	r3, #1
 800c210:	6123      	str	r3, [r4, #16]
 800c212:	f8c9 3000 	str.w	r3, [r9]
 800c216:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c218:	2762      	movs	r7, #98	; 0x62
 800c21a:	601c      	str	r4, [r3, #0]
 800c21c:	e723      	b.n	800c066 <__gethex+0x12a>
 800c21e:	bf00      	nop
 800c220:	0800dee0 	.word	0x0800dee0
 800c224:	0800de04 	.word	0x0800de04
 800c228:	0800de78 	.word	0x0800de78
 800c22c:	1e71      	subs	r1, r6, #1
 800c22e:	4620      	mov	r0, r4
 800c230:	f000 feb2 	bl	800cf98 <__any_on>
 800c234:	2800      	cmp	r0, #0
 800c236:	d1e6      	bne.n	800c206 <__gethex+0x2ca>
 800c238:	ee18 0a10 	vmov	r0, s16
 800c23c:	4621      	mov	r1, r4
 800c23e:	f000 fa4b 	bl	800c6d8 <_Bfree>
 800c242:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c244:	2300      	movs	r3, #0
 800c246:	6013      	str	r3, [r2, #0]
 800c248:	2750      	movs	r7, #80	; 0x50
 800c24a:	e70c      	b.n	800c066 <__gethex+0x12a>
 800c24c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d1f2      	bne.n	800c238 <__gethex+0x2fc>
 800c252:	e7d8      	b.n	800c206 <__gethex+0x2ca>
 800c254:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c256:	2b00      	cmp	r3, #0
 800c258:	d1d5      	bne.n	800c206 <__gethex+0x2ca>
 800c25a:	e7ed      	b.n	800c238 <__gethex+0x2fc>
 800c25c:	1e6f      	subs	r7, r5, #1
 800c25e:	f1ba 0f00 	cmp.w	sl, #0
 800c262:	d131      	bne.n	800c2c8 <__gethex+0x38c>
 800c264:	b127      	cbz	r7, 800c270 <__gethex+0x334>
 800c266:	4639      	mov	r1, r7
 800c268:	4620      	mov	r0, r4
 800c26a:	f000 fe95 	bl	800cf98 <__any_on>
 800c26e:	4682      	mov	sl, r0
 800c270:	117b      	asrs	r3, r7, #5
 800c272:	2101      	movs	r1, #1
 800c274:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800c278:	f007 071f 	and.w	r7, r7, #31
 800c27c:	fa01 f707 	lsl.w	r7, r1, r7
 800c280:	421f      	tst	r7, r3
 800c282:	4629      	mov	r1, r5
 800c284:	4620      	mov	r0, r4
 800c286:	bf18      	it	ne
 800c288:	f04a 0a02 	orrne.w	sl, sl, #2
 800c28c:	1b76      	subs	r6, r6, r5
 800c28e:	f7ff fdee 	bl	800be6e <rshift>
 800c292:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c296:	2702      	movs	r7, #2
 800c298:	f1ba 0f00 	cmp.w	sl, #0
 800c29c:	d048      	beq.n	800c330 <__gethex+0x3f4>
 800c29e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c2a2:	2b02      	cmp	r3, #2
 800c2a4:	d015      	beq.n	800c2d2 <__gethex+0x396>
 800c2a6:	2b03      	cmp	r3, #3
 800c2a8:	d017      	beq.n	800c2da <__gethex+0x39e>
 800c2aa:	2b01      	cmp	r3, #1
 800c2ac:	d109      	bne.n	800c2c2 <__gethex+0x386>
 800c2ae:	f01a 0f02 	tst.w	sl, #2
 800c2b2:	d006      	beq.n	800c2c2 <__gethex+0x386>
 800c2b4:	f8d9 0000 	ldr.w	r0, [r9]
 800c2b8:	ea4a 0a00 	orr.w	sl, sl, r0
 800c2bc:	f01a 0f01 	tst.w	sl, #1
 800c2c0:	d10e      	bne.n	800c2e0 <__gethex+0x3a4>
 800c2c2:	f047 0710 	orr.w	r7, r7, #16
 800c2c6:	e033      	b.n	800c330 <__gethex+0x3f4>
 800c2c8:	f04f 0a01 	mov.w	sl, #1
 800c2cc:	e7d0      	b.n	800c270 <__gethex+0x334>
 800c2ce:	2701      	movs	r7, #1
 800c2d0:	e7e2      	b.n	800c298 <__gethex+0x35c>
 800c2d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c2d4:	f1c3 0301 	rsb	r3, r3, #1
 800c2d8:	9315      	str	r3, [sp, #84]	; 0x54
 800c2da:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d0f0      	beq.n	800c2c2 <__gethex+0x386>
 800c2e0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c2e4:	f104 0314 	add.w	r3, r4, #20
 800c2e8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c2ec:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c2f0:	f04f 0c00 	mov.w	ip, #0
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2fa:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c2fe:	d01c      	beq.n	800c33a <__gethex+0x3fe>
 800c300:	3201      	adds	r2, #1
 800c302:	6002      	str	r2, [r0, #0]
 800c304:	2f02      	cmp	r7, #2
 800c306:	f104 0314 	add.w	r3, r4, #20
 800c30a:	d13f      	bne.n	800c38c <__gethex+0x450>
 800c30c:	f8d8 2000 	ldr.w	r2, [r8]
 800c310:	3a01      	subs	r2, #1
 800c312:	42b2      	cmp	r2, r6
 800c314:	d10a      	bne.n	800c32c <__gethex+0x3f0>
 800c316:	1171      	asrs	r1, r6, #5
 800c318:	2201      	movs	r2, #1
 800c31a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c31e:	f006 061f 	and.w	r6, r6, #31
 800c322:	fa02 f606 	lsl.w	r6, r2, r6
 800c326:	421e      	tst	r6, r3
 800c328:	bf18      	it	ne
 800c32a:	4617      	movne	r7, r2
 800c32c:	f047 0720 	orr.w	r7, r7, #32
 800c330:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c332:	601c      	str	r4, [r3, #0]
 800c334:	9b04      	ldr	r3, [sp, #16]
 800c336:	601d      	str	r5, [r3, #0]
 800c338:	e695      	b.n	800c066 <__gethex+0x12a>
 800c33a:	4299      	cmp	r1, r3
 800c33c:	f843 cc04 	str.w	ip, [r3, #-4]
 800c340:	d8d8      	bhi.n	800c2f4 <__gethex+0x3b8>
 800c342:	68a3      	ldr	r3, [r4, #8]
 800c344:	459b      	cmp	fp, r3
 800c346:	db19      	blt.n	800c37c <__gethex+0x440>
 800c348:	6861      	ldr	r1, [r4, #4]
 800c34a:	ee18 0a10 	vmov	r0, s16
 800c34e:	3101      	adds	r1, #1
 800c350:	f000 f982 	bl	800c658 <_Balloc>
 800c354:	4681      	mov	r9, r0
 800c356:	b918      	cbnz	r0, 800c360 <__gethex+0x424>
 800c358:	4b1a      	ldr	r3, [pc, #104]	; (800c3c4 <__gethex+0x488>)
 800c35a:	4602      	mov	r2, r0
 800c35c:	2184      	movs	r1, #132	; 0x84
 800c35e:	e6a8      	b.n	800c0b2 <__gethex+0x176>
 800c360:	6922      	ldr	r2, [r4, #16]
 800c362:	3202      	adds	r2, #2
 800c364:	f104 010c 	add.w	r1, r4, #12
 800c368:	0092      	lsls	r2, r2, #2
 800c36a:	300c      	adds	r0, #12
 800c36c:	f7fc fefa 	bl	8009164 <memcpy>
 800c370:	4621      	mov	r1, r4
 800c372:	ee18 0a10 	vmov	r0, s16
 800c376:	f000 f9af 	bl	800c6d8 <_Bfree>
 800c37a:	464c      	mov	r4, r9
 800c37c:	6923      	ldr	r3, [r4, #16]
 800c37e:	1c5a      	adds	r2, r3, #1
 800c380:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c384:	6122      	str	r2, [r4, #16]
 800c386:	2201      	movs	r2, #1
 800c388:	615a      	str	r2, [r3, #20]
 800c38a:	e7bb      	b.n	800c304 <__gethex+0x3c8>
 800c38c:	6922      	ldr	r2, [r4, #16]
 800c38e:	455a      	cmp	r2, fp
 800c390:	dd0b      	ble.n	800c3aa <__gethex+0x46e>
 800c392:	2101      	movs	r1, #1
 800c394:	4620      	mov	r0, r4
 800c396:	f7ff fd6a 	bl	800be6e <rshift>
 800c39a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c39e:	3501      	adds	r5, #1
 800c3a0:	42ab      	cmp	r3, r5
 800c3a2:	f6ff aed0 	blt.w	800c146 <__gethex+0x20a>
 800c3a6:	2701      	movs	r7, #1
 800c3a8:	e7c0      	b.n	800c32c <__gethex+0x3f0>
 800c3aa:	f016 061f 	ands.w	r6, r6, #31
 800c3ae:	d0fa      	beq.n	800c3a6 <__gethex+0x46a>
 800c3b0:	4453      	add	r3, sl
 800c3b2:	f1c6 0620 	rsb	r6, r6, #32
 800c3b6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c3ba:	f000 fa3f 	bl	800c83c <__hi0bits>
 800c3be:	42b0      	cmp	r0, r6
 800c3c0:	dbe7      	blt.n	800c392 <__gethex+0x456>
 800c3c2:	e7f0      	b.n	800c3a6 <__gethex+0x46a>
 800c3c4:	0800de04 	.word	0x0800de04

0800c3c8 <L_shift>:
 800c3c8:	f1c2 0208 	rsb	r2, r2, #8
 800c3cc:	0092      	lsls	r2, r2, #2
 800c3ce:	b570      	push	{r4, r5, r6, lr}
 800c3d0:	f1c2 0620 	rsb	r6, r2, #32
 800c3d4:	6843      	ldr	r3, [r0, #4]
 800c3d6:	6804      	ldr	r4, [r0, #0]
 800c3d8:	fa03 f506 	lsl.w	r5, r3, r6
 800c3dc:	432c      	orrs	r4, r5
 800c3de:	40d3      	lsrs	r3, r2
 800c3e0:	6004      	str	r4, [r0, #0]
 800c3e2:	f840 3f04 	str.w	r3, [r0, #4]!
 800c3e6:	4288      	cmp	r0, r1
 800c3e8:	d3f4      	bcc.n	800c3d4 <L_shift+0xc>
 800c3ea:	bd70      	pop	{r4, r5, r6, pc}

0800c3ec <__match>:
 800c3ec:	b530      	push	{r4, r5, lr}
 800c3ee:	6803      	ldr	r3, [r0, #0]
 800c3f0:	3301      	adds	r3, #1
 800c3f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c3f6:	b914      	cbnz	r4, 800c3fe <__match+0x12>
 800c3f8:	6003      	str	r3, [r0, #0]
 800c3fa:	2001      	movs	r0, #1
 800c3fc:	bd30      	pop	{r4, r5, pc}
 800c3fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c402:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c406:	2d19      	cmp	r5, #25
 800c408:	bf98      	it	ls
 800c40a:	3220      	addls	r2, #32
 800c40c:	42a2      	cmp	r2, r4
 800c40e:	d0f0      	beq.n	800c3f2 <__match+0x6>
 800c410:	2000      	movs	r0, #0
 800c412:	e7f3      	b.n	800c3fc <__match+0x10>

0800c414 <__hexnan>:
 800c414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c418:	680b      	ldr	r3, [r1, #0]
 800c41a:	115e      	asrs	r6, r3, #5
 800c41c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c420:	f013 031f 	ands.w	r3, r3, #31
 800c424:	b087      	sub	sp, #28
 800c426:	bf18      	it	ne
 800c428:	3604      	addne	r6, #4
 800c42a:	2500      	movs	r5, #0
 800c42c:	1f37      	subs	r7, r6, #4
 800c42e:	4690      	mov	r8, r2
 800c430:	6802      	ldr	r2, [r0, #0]
 800c432:	9301      	str	r3, [sp, #4]
 800c434:	4682      	mov	sl, r0
 800c436:	f846 5c04 	str.w	r5, [r6, #-4]
 800c43a:	46b9      	mov	r9, r7
 800c43c:	463c      	mov	r4, r7
 800c43e:	9502      	str	r5, [sp, #8]
 800c440:	46ab      	mov	fp, r5
 800c442:	7851      	ldrb	r1, [r2, #1]
 800c444:	1c53      	adds	r3, r2, #1
 800c446:	9303      	str	r3, [sp, #12]
 800c448:	b341      	cbz	r1, 800c49c <__hexnan+0x88>
 800c44a:	4608      	mov	r0, r1
 800c44c:	9205      	str	r2, [sp, #20]
 800c44e:	9104      	str	r1, [sp, #16]
 800c450:	f7ff fd5f 	bl	800bf12 <__hexdig_fun>
 800c454:	2800      	cmp	r0, #0
 800c456:	d14f      	bne.n	800c4f8 <__hexnan+0xe4>
 800c458:	9904      	ldr	r1, [sp, #16]
 800c45a:	9a05      	ldr	r2, [sp, #20]
 800c45c:	2920      	cmp	r1, #32
 800c45e:	d818      	bhi.n	800c492 <__hexnan+0x7e>
 800c460:	9b02      	ldr	r3, [sp, #8]
 800c462:	459b      	cmp	fp, r3
 800c464:	dd13      	ble.n	800c48e <__hexnan+0x7a>
 800c466:	454c      	cmp	r4, r9
 800c468:	d206      	bcs.n	800c478 <__hexnan+0x64>
 800c46a:	2d07      	cmp	r5, #7
 800c46c:	dc04      	bgt.n	800c478 <__hexnan+0x64>
 800c46e:	462a      	mov	r2, r5
 800c470:	4649      	mov	r1, r9
 800c472:	4620      	mov	r0, r4
 800c474:	f7ff ffa8 	bl	800c3c8 <L_shift>
 800c478:	4544      	cmp	r4, r8
 800c47a:	d950      	bls.n	800c51e <__hexnan+0x10a>
 800c47c:	2300      	movs	r3, #0
 800c47e:	f1a4 0904 	sub.w	r9, r4, #4
 800c482:	f844 3c04 	str.w	r3, [r4, #-4]
 800c486:	f8cd b008 	str.w	fp, [sp, #8]
 800c48a:	464c      	mov	r4, r9
 800c48c:	461d      	mov	r5, r3
 800c48e:	9a03      	ldr	r2, [sp, #12]
 800c490:	e7d7      	b.n	800c442 <__hexnan+0x2e>
 800c492:	2929      	cmp	r1, #41	; 0x29
 800c494:	d156      	bne.n	800c544 <__hexnan+0x130>
 800c496:	3202      	adds	r2, #2
 800c498:	f8ca 2000 	str.w	r2, [sl]
 800c49c:	f1bb 0f00 	cmp.w	fp, #0
 800c4a0:	d050      	beq.n	800c544 <__hexnan+0x130>
 800c4a2:	454c      	cmp	r4, r9
 800c4a4:	d206      	bcs.n	800c4b4 <__hexnan+0xa0>
 800c4a6:	2d07      	cmp	r5, #7
 800c4a8:	dc04      	bgt.n	800c4b4 <__hexnan+0xa0>
 800c4aa:	462a      	mov	r2, r5
 800c4ac:	4649      	mov	r1, r9
 800c4ae:	4620      	mov	r0, r4
 800c4b0:	f7ff ff8a 	bl	800c3c8 <L_shift>
 800c4b4:	4544      	cmp	r4, r8
 800c4b6:	d934      	bls.n	800c522 <__hexnan+0x10e>
 800c4b8:	f1a8 0204 	sub.w	r2, r8, #4
 800c4bc:	4623      	mov	r3, r4
 800c4be:	f853 1b04 	ldr.w	r1, [r3], #4
 800c4c2:	f842 1f04 	str.w	r1, [r2, #4]!
 800c4c6:	429f      	cmp	r7, r3
 800c4c8:	d2f9      	bcs.n	800c4be <__hexnan+0xaa>
 800c4ca:	1b3b      	subs	r3, r7, r4
 800c4cc:	f023 0303 	bic.w	r3, r3, #3
 800c4d0:	3304      	adds	r3, #4
 800c4d2:	3401      	adds	r4, #1
 800c4d4:	3e03      	subs	r6, #3
 800c4d6:	42b4      	cmp	r4, r6
 800c4d8:	bf88      	it	hi
 800c4da:	2304      	movhi	r3, #4
 800c4dc:	4443      	add	r3, r8
 800c4de:	2200      	movs	r2, #0
 800c4e0:	f843 2b04 	str.w	r2, [r3], #4
 800c4e4:	429f      	cmp	r7, r3
 800c4e6:	d2fb      	bcs.n	800c4e0 <__hexnan+0xcc>
 800c4e8:	683b      	ldr	r3, [r7, #0]
 800c4ea:	b91b      	cbnz	r3, 800c4f4 <__hexnan+0xe0>
 800c4ec:	4547      	cmp	r7, r8
 800c4ee:	d127      	bne.n	800c540 <__hexnan+0x12c>
 800c4f0:	2301      	movs	r3, #1
 800c4f2:	603b      	str	r3, [r7, #0]
 800c4f4:	2005      	movs	r0, #5
 800c4f6:	e026      	b.n	800c546 <__hexnan+0x132>
 800c4f8:	3501      	adds	r5, #1
 800c4fa:	2d08      	cmp	r5, #8
 800c4fc:	f10b 0b01 	add.w	fp, fp, #1
 800c500:	dd06      	ble.n	800c510 <__hexnan+0xfc>
 800c502:	4544      	cmp	r4, r8
 800c504:	d9c3      	bls.n	800c48e <__hexnan+0x7a>
 800c506:	2300      	movs	r3, #0
 800c508:	f844 3c04 	str.w	r3, [r4, #-4]
 800c50c:	2501      	movs	r5, #1
 800c50e:	3c04      	subs	r4, #4
 800c510:	6822      	ldr	r2, [r4, #0]
 800c512:	f000 000f 	and.w	r0, r0, #15
 800c516:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800c51a:	6022      	str	r2, [r4, #0]
 800c51c:	e7b7      	b.n	800c48e <__hexnan+0x7a>
 800c51e:	2508      	movs	r5, #8
 800c520:	e7b5      	b.n	800c48e <__hexnan+0x7a>
 800c522:	9b01      	ldr	r3, [sp, #4]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d0df      	beq.n	800c4e8 <__hexnan+0xd4>
 800c528:	f04f 32ff 	mov.w	r2, #4294967295
 800c52c:	f1c3 0320 	rsb	r3, r3, #32
 800c530:	fa22 f303 	lsr.w	r3, r2, r3
 800c534:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c538:	401a      	ands	r2, r3
 800c53a:	f846 2c04 	str.w	r2, [r6, #-4]
 800c53e:	e7d3      	b.n	800c4e8 <__hexnan+0xd4>
 800c540:	3f04      	subs	r7, #4
 800c542:	e7d1      	b.n	800c4e8 <__hexnan+0xd4>
 800c544:	2004      	movs	r0, #4
 800c546:	b007      	add	sp, #28
 800c548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c54c <_localeconv_r>:
 800c54c:	4800      	ldr	r0, [pc, #0]	; (800c550 <_localeconv_r+0x4>)
 800c54e:	4770      	bx	lr
 800c550:	20000188 	.word	0x20000188

0800c554 <__retarget_lock_init_recursive>:
 800c554:	4770      	bx	lr

0800c556 <__retarget_lock_acquire_recursive>:
 800c556:	4770      	bx	lr

0800c558 <__retarget_lock_release_recursive>:
 800c558:	4770      	bx	lr

0800c55a <__swhatbuf_r>:
 800c55a:	b570      	push	{r4, r5, r6, lr}
 800c55c:	460e      	mov	r6, r1
 800c55e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c562:	2900      	cmp	r1, #0
 800c564:	b096      	sub	sp, #88	; 0x58
 800c566:	4614      	mov	r4, r2
 800c568:	461d      	mov	r5, r3
 800c56a:	da08      	bge.n	800c57e <__swhatbuf_r+0x24>
 800c56c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c570:	2200      	movs	r2, #0
 800c572:	602a      	str	r2, [r5, #0]
 800c574:	061a      	lsls	r2, r3, #24
 800c576:	d410      	bmi.n	800c59a <__swhatbuf_r+0x40>
 800c578:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c57c:	e00e      	b.n	800c59c <__swhatbuf_r+0x42>
 800c57e:	466a      	mov	r2, sp
 800c580:	f001 f980 	bl	800d884 <_fstat_r>
 800c584:	2800      	cmp	r0, #0
 800c586:	dbf1      	blt.n	800c56c <__swhatbuf_r+0x12>
 800c588:	9a01      	ldr	r2, [sp, #4]
 800c58a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c58e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c592:	425a      	negs	r2, r3
 800c594:	415a      	adcs	r2, r3
 800c596:	602a      	str	r2, [r5, #0]
 800c598:	e7ee      	b.n	800c578 <__swhatbuf_r+0x1e>
 800c59a:	2340      	movs	r3, #64	; 0x40
 800c59c:	2000      	movs	r0, #0
 800c59e:	6023      	str	r3, [r4, #0]
 800c5a0:	b016      	add	sp, #88	; 0x58
 800c5a2:	bd70      	pop	{r4, r5, r6, pc}

0800c5a4 <__smakebuf_r>:
 800c5a4:	898b      	ldrh	r3, [r1, #12]
 800c5a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c5a8:	079d      	lsls	r5, r3, #30
 800c5aa:	4606      	mov	r6, r0
 800c5ac:	460c      	mov	r4, r1
 800c5ae:	d507      	bpl.n	800c5c0 <__smakebuf_r+0x1c>
 800c5b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c5b4:	6023      	str	r3, [r4, #0]
 800c5b6:	6123      	str	r3, [r4, #16]
 800c5b8:	2301      	movs	r3, #1
 800c5ba:	6163      	str	r3, [r4, #20]
 800c5bc:	b002      	add	sp, #8
 800c5be:	bd70      	pop	{r4, r5, r6, pc}
 800c5c0:	ab01      	add	r3, sp, #4
 800c5c2:	466a      	mov	r2, sp
 800c5c4:	f7ff ffc9 	bl	800c55a <__swhatbuf_r>
 800c5c8:	9900      	ldr	r1, [sp, #0]
 800c5ca:	4605      	mov	r5, r0
 800c5cc:	4630      	mov	r0, r6
 800c5ce:	f000 fd87 	bl	800d0e0 <_malloc_r>
 800c5d2:	b948      	cbnz	r0, 800c5e8 <__smakebuf_r+0x44>
 800c5d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5d8:	059a      	lsls	r2, r3, #22
 800c5da:	d4ef      	bmi.n	800c5bc <__smakebuf_r+0x18>
 800c5dc:	f023 0303 	bic.w	r3, r3, #3
 800c5e0:	f043 0302 	orr.w	r3, r3, #2
 800c5e4:	81a3      	strh	r3, [r4, #12]
 800c5e6:	e7e3      	b.n	800c5b0 <__smakebuf_r+0xc>
 800c5e8:	4b0d      	ldr	r3, [pc, #52]	; (800c620 <__smakebuf_r+0x7c>)
 800c5ea:	62b3      	str	r3, [r6, #40]	; 0x28
 800c5ec:	89a3      	ldrh	r3, [r4, #12]
 800c5ee:	6020      	str	r0, [r4, #0]
 800c5f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c5f4:	81a3      	strh	r3, [r4, #12]
 800c5f6:	9b00      	ldr	r3, [sp, #0]
 800c5f8:	6163      	str	r3, [r4, #20]
 800c5fa:	9b01      	ldr	r3, [sp, #4]
 800c5fc:	6120      	str	r0, [r4, #16]
 800c5fe:	b15b      	cbz	r3, 800c618 <__smakebuf_r+0x74>
 800c600:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c604:	4630      	mov	r0, r6
 800c606:	f001 f94f 	bl	800d8a8 <_isatty_r>
 800c60a:	b128      	cbz	r0, 800c618 <__smakebuf_r+0x74>
 800c60c:	89a3      	ldrh	r3, [r4, #12]
 800c60e:	f023 0303 	bic.w	r3, r3, #3
 800c612:	f043 0301 	orr.w	r3, r3, #1
 800c616:	81a3      	strh	r3, [r4, #12]
 800c618:	89a0      	ldrh	r0, [r4, #12]
 800c61a:	4305      	orrs	r5, r0
 800c61c:	81a5      	strh	r5, [r4, #12]
 800c61e:	e7cd      	b.n	800c5bc <__smakebuf_r+0x18>
 800c620:	0800bca9 	.word	0x0800bca9

0800c624 <malloc>:
 800c624:	4b02      	ldr	r3, [pc, #8]	; (800c630 <malloc+0xc>)
 800c626:	4601      	mov	r1, r0
 800c628:	6818      	ldr	r0, [r3, #0]
 800c62a:	f000 bd59 	b.w	800d0e0 <_malloc_r>
 800c62e:	bf00      	nop
 800c630:	20000030 	.word	0x20000030

0800c634 <__ascii_mbtowc>:
 800c634:	b082      	sub	sp, #8
 800c636:	b901      	cbnz	r1, 800c63a <__ascii_mbtowc+0x6>
 800c638:	a901      	add	r1, sp, #4
 800c63a:	b142      	cbz	r2, 800c64e <__ascii_mbtowc+0x1a>
 800c63c:	b14b      	cbz	r3, 800c652 <__ascii_mbtowc+0x1e>
 800c63e:	7813      	ldrb	r3, [r2, #0]
 800c640:	600b      	str	r3, [r1, #0]
 800c642:	7812      	ldrb	r2, [r2, #0]
 800c644:	1e10      	subs	r0, r2, #0
 800c646:	bf18      	it	ne
 800c648:	2001      	movne	r0, #1
 800c64a:	b002      	add	sp, #8
 800c64c:	4770      	bx	lr
 800c64e:	4610      	mov	r0, r2
 800c650:	e7fb      	b.n	800c64a <__ascii_mbtowc+0x16>
 800c652:	f06f 0001 	mvn.w	r0, #1
 800c656:	e7f8      	b.n	800c64a <__ascii_mbtowc+0x16>

0800c658 <_Balloc>:
 800c658:	b570      	push	{r4, r5, r6, lr}
 800c65a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c65c:	4604      	mov	r4, r0
 800c65e:	460d      	mov	r5, r1
 800c660:	b976      	cbnz	r6, 800c680 <_Balloc+0x28>
 800c662:	2010      	movs	r0, #16
 800c664:	f7ff ffde 	bl	800c624 <malloc>
 800c668:	4602      	mov	r2, r0
 800c66a:	6260      	str	r0, [r4, #36]	; 0x24
 800c66c:	b920      	cbnz	r0, 800c678 <_Balloc+0x20>
 800c66e:	4b18      	ldr	r3, [pc, #96]	; (800c6d0 <_Balloc+0x78>)
 800c670:	4818      	ldr	r0, [pc, #96]	; (800c6d4 <_Balloc+0x7c>)
 800c672:	2166      	movs	r1, #102	; 0x66
 800c674:	f7fe fb98 	bl	800ada8 <__assert_func>
 800c678:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c67c:	6006      	str	r6, [r0, #0]
 800c67e:	60c6      	str	r6, [r0, #12]
 800c680:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c682:	68f3      	ldr	r3, [r6, #12]
 800c684:	b183      	cbz	r3, 800c6a8 <_Balloc+0x50>
 800c686:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c688:	68db      	ldr	r3, [r3, #12]
 800c68a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c68e:	b9b8      	cbnz	r0, 800c6c0 <_Balloc+0x68>
 800c690:	2101      	movs	r1, #1
 800c692:	fa01 f605 	lsl.w	r6, r1, r5
 800c696:	1d72      	adds	r2, r6, #5
 800c698:	0092      	lsls	r2, r2, #2
 800c69a:	4620      	mov	r0, r4
 800c69c:	f000 fc9d 	bl	800cfda <_calloc_r>
 800c6a0:	b160      	cbz	r0, 800c6bc <_Balloc+0x64>
 800c6a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c6a6:	e00e      	b.n	800c6c6 <_Balloc+0x6e>
 800c6a8:	2221      	movs	r2, #33	; 0x21
 800c6aa:	2104      	movs	r1, #4
 800c6ac:	4620      	mov	r0, r4
 800c6ae:	f000 fc94 	bl	800cfda <_calloc_r>
 800c6b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c6b4:	60f0      	str	r0, [r6, #12]
 800c6b6:	68db      	ldr	r3, [r3, #12]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d1e4      	bne.n	800c686 <_Balloc+0x2e>
 800c6bc:	2000      	movs	r0, #0
 800c6be:	bd70      	pop	{r4, r5, r6, pc}
 800c6c0:	6802      	ldr	r2, [r0, #0]
 800c6c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c6cc:	e7f7      	b.n	800c6be <_Balloc+0x66>
 800c6ce:	bf00      	nop
 800c6d0:	0800dd92 	.word	0x0800dd92
 800c6d4:	0800def4 	.word	0x0800def4

0800c6d8 <_Bfree>:
 800c6d8:	b570      	push	{r4, r5, r6, lr}
 800c6da:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c6dc:	4605      	mov	r5, r0
 800c6de:	460c      	mov	r4, r1
 800c6e0:	b976      	cbnz	r6, 800c700 <_Bfree+0x28>
 800c6e2:	2010      	movs	r0, #16
 800c6e4:	f7ff ff9e 	bl	800c624 <malloc>
 800c6e8:	4602      	mov	r2, r0
 800c6ea:	6268      	str	r0, [r5, #36]	; 0x24
 800c6ec:	b920      	cbnz	r0, 800c6f8 <_Bfree+0x20>
 800c6ee:	4b09      	ldr	r3, [pc, #36]	; (800c714 <_Bfree+0x3c>)
 800c6f0:	4809      	ldr	r0, [pc, #36]	; (800c718 <_Bfree+0x40>)
 800c6f2:	218a      	movs	r1, #138	; 0x8a
 800c6f4:	f7fe fb58 	bl	800ada8 <__assert_func>
 800c6f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c6fc:	6006      	str	r6, [r0, #0]
 800c6fe:	60c6      	str	r6, [r0, #12]
 800c700:	b13c      	cbz	r4, 800c712 <_Bfree+0x3a>
 800c702:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c704:	6862      	ldr	r2, [r4, #4]
 800c706:	68db      	ldr	r3, [r3, #12]
 800c708:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c70c:	6021      	str	r1, [r4, #0]
 800c70e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c712:	bd70      	pop	{r4, r5, r6, pc}
 800c714:	0800dd92 	.word	0x0800dd92
 800c718:	0800def4 	.word	0x0800def4

0800c71c <__multadd>:
 800c71c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c720:	690d      	ldr	r5, [r1, #16]
 800c722:	4607      	mov	r7, r0
 800c724:	460c      	mov	r4, r1
 800c726:	461e      	mov	r6, r3
 800c728:	f101 0c14 	add.w	ip, r1, #20
 800c72c:	2000      	movs	r0, #0
 800c72e:	f8dc 3000 	ldr.w	r3, [ip]
 800c732:	b299      	uxth	r1, r3
 800c734:	fb02 6101 	mla	r1, r2, r1, r6
 800c738:	0c1e      	lsrs	r6, r3, #16
 800c73a:	0c0b      	lsrs	r3, r1, #16
 800c73c:	fb02 3306 	mla	r3, r2, r6, r3
 800c740:	b289      	uxth	r1, r1
 800c742:	3001      	adds	r0, #1
 800c744:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c748:	4285      	cmp	r5, r0
 800c74a:	f84c 1b04 	str.w	r1, [ip], #4
 800c74e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c752:	dcec      	bgt.n	800c72e <__multadd+0x12>
 800c754:	b30e      	cbz	r6, 800c79a <__multadd+0x7e>
 800c756:	68a3      	ldr	r3, [r4, #8]
 800c758:	42ab      	cmp	r3, r5
 800c75a:	dc19      	bgt.n	800c790 <__multadd+0x74>
 800c75c:	6861      	ldr	r1, [r4, #4]
 800c75e:	4638      	mov	r0, r7
 800c760:	3101      	adds	r1, #1
 800c762:	f7ff ff79 	bl	800c658 <_Balloc>
 800c766:	4680      	mov	r8, r0
 800c768:	b928      	cbnz	r0, 800c776 <__multadd+0x5a>
 800c76a:	4602      	mov	r2, r0
 800c76c:	4b0c      	ldr	r3, [pc, #48]	; (800c7a0 <__multadd+0x84>)
 800c76e:	480d      	ldr	r0, [pc, #52]	; (800c7a4 <__multadd+0x88>)
 800c770:	21b5      	movs	r1, #181	; 0xb5
 800c772:	f7fe fb19 	bl	800ada8 <__assert_func>
 800c776:	6922      	ldr	r2, [r4, #16]
 800c778:	3202      	adds	r2, #2
 800c77a:	f104 010c 	add.w	r1, r4, #12
 800c77e:	0092      	lsls	r2, r2, #2
 800c780:	300c      	adds	r0, #12
 800c782:	f7fc fcef 	bl	8009164 <memcpy>
 800c786:	4621      	mov	r1, r4
 800c788:	4638      	mov	r0, r7
 800c78a:	f7ff ffa5 	bl	800c6d8 <_Bfree>
 800c78e:	4644      	mov	r4, r8
 800c790:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c794:	3501      	adds	r5, #1
 800c796:	615e      	str	r6, [r3, #20]
 800c798:	6125      	str	r5, [r4, #16]
 800c79a:	4620      	mov	r0, r4
 800c79c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7a0:	0800de04 	.word	0x0800de04
 800c7a4:	0800def4 	.word	0x0800def4

0800c7a8 <__s2b>:
 800c7a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c7ac:	460c      	mov	r4, r1
 800c7ae:	4615      	mov	r5, r2
 800c7b0:	461f      	mov	r7, r3
 800c7b2:	2209      	movs	r2, #9
 800c7b4:	3308      	adds	r3, #8
 800c7b6:	4606      	mov	r6, r0
 800c7b8:	fb93 f3f2 	sdiv	r3, r3, r2
 800c7bc:	2100      	movs	r1, #0
 800c7be:	2201      	movs	r2, #1
 800c7c0:	429a      	cmp	r2, r3
 800c7c2:	db09      	blt.n	800c7d8 <__s2b+0x30>
 800c7c4:	4630      	mov	r0, r6
 800c7c6:	f7ff ff47 	bl	800c658 <_Balloc>
 800c7ca:	b940      	cbnz	r0, 800c7de <__s2b+0x36>
 800c7cc:	4602      	mov	r2, r0
 800c7ce:	4b19      	ldr	r3, [pc, #100]	; (800c834 <__s2b+0x8c>)
 800c7d0:	4819      	ldr	r0, [pc, #100]	; (800c838 <__s2b+0x90>)
 800c7d2:	21ce      	movs	r1, #206	; 0xce
 800c7d4:	f7fe fae8 	bl	800ada8 <__assert_func>
 800c7d8:	0052      	lsls	r2, r2, #1
 800c7da:	3101      	adds	r1, #1
 800c7dc:	e7f0      	b.n	800c7c0 <__s2b+0x18>
 800c7de:	9b08      	ldr	r3, [sp, #32]
 800c7e0:	6143      	str	r3, [r0, #20]
 800c7e2:	2d09      	cmp	r5, #9
 800c7e4:	f04f 0301 	mov.w	r3, #1
 800c7e8:	6103      	str	r3, [r0, #16]
 800c7ea:	dd16      	ble.n	800c81a <__s2b+0x72>
 800c7ec:	f104 0909 	add.w	r9, r4, #9
 800c7f0:	46c8      	mov	r8, r9
 800c7f2:	442c      	add	r4, r5
 800c7f4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c7f8:	4601      	mov	r1, r0
 800c7fa:	3b30      	subs	r3, #48	; 0x30
 800c7fc:	220a      	movs	r2, #10
 800c7fe:	4630      	mov	r0, r6
 800c800:	f7ff ff8c 	bl	800c71c <__multadd>
 800c804:	45a0      	cmp	r8, r4
 800c806:	d1f5      	bne.n	800c7f4 <__s2b+0x4c>
 800c808:	f1a5 0408 	sub.w	r4, r5, #8
 800c80c:	444c      	add	r4, r9
 800c80e:	1b2d      	subs	r5, r5, r4
 800c810:	1963      	adds	r3, r4, r5
 800c812:	42bb      	cmp	r3, r7
 800c814:	db04      	blt.n	800c820 <__s2b+0x78>
 800c816:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c81a:	340a      	adds	r4, #10
 800c81c:	2509      	movs	r5, #9
 800c81e:	e7f6      	b.n	800c80e <__s2b+0x66>
 800c820:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c824:	4601      	mov	r1, r0
 800c826:	3b30      	subs	r3, #48	; 0x30
 800c828:	220a      	movs	r2, #10
 800c82a:	4630      	mov	r0, r6
 800c82c:	f7ff ff76 	bl	800c71c <__multadd>
 800c830:	e7ee      	b.n	800c810 <__s2b+0x68>
 800c832:	bf00      	nop
 800c834:	0800de04 	.word	0x0800de04
 800c838:	0800def4 	.word	0x0800def4

0800c83c <__hi0bits>:
 800c83c:	0c03      	lsrs	r3, r0, #16
 800c83e:	041b      	lsls	r3, r3, #16
 800c840:	b9d3      	cbnz	r3, 800c878 <__hi0bits+0x3c>
 800c842:	0400      	lsls	r0, r0, #16
 800c844:	2310      	movs	r3, #16
 800c846:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c84a:	bf04      	itt	eq
 800c84c:	0200      	lsleq	r0, r0, #8
 800c84e:	3308      	addeq	r3, #8
 800c850:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c854:	bf04      	itt	eq
 800c856:	0100      	lsleq	r0, r0, #4
 800c858:	3304      	addeq	r3, #4
 800c85a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c85e:	bf04      	itt	eq
 800c860:	0080      	lsleq	r0, r0, #2
 800c862:	3302      	addeq	r3, #2
 800c864:	2800      	cmp	r0, #0
 800c866:	db05      	blt.n	800c874 <__hi0bits+0x38>
 800c868:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c86c:	f103 0301 	add.w	r3, r3, #1
 800c870:	bf08      	it	eq
 800c872:	2320      	moveq	r3, #32
 800c874:	4618      	mov	r0, r3
 800c876:	4770      	bx	lr
 800c878:	2300      	movs	r3, #0
 800c87a:	e7e4      	b.n	800c846 <__hi0bits+0xa>

0800c87c <__lo0bits>:
 800c87c:	6803      	ldr	r3, [r0, #0]
 800c87e:	f013 0207 	ands.w	r2, r3, #7
 800c882:	4601      	mov	r1, r0
 800c884:	d00b      	beq.n	800c89e <__lo0bits+0x22>
 800c886:	07da      	lsls	r2, r3, #31
 800c888:	d423      	bmi.n	800c8d2 <__lo0bits+0x56>
 800c88a:	0798      	lsls	r0, r3, #30
 800c88c:	bf49      	itett	mi
 800c88e:	085b      	lsrmi	r3, r3, #1
 800c890:	089b      	lsrpl	r3, r3, #2
 800c892:	2001      	movmi	r0, #1
 800c894:	600b      	strmi	r3, [r1, #0]
 800c896:	bf5c      	itt	pl
 800c898:	600b      	strpl	r3, [r1, #0]
 800c89a:	2002      	movpl	r0, #2
 800c89c:	4770      	bx	lr
 800c89e:	b298      	uxth	r0, r3
 800c8a0:	b9a8      	cbnz	r0, 800c8ce <__lo0bits+0x52>
 800c8a2:	0c1b      	lsrs	r3, r3, #16
 800c8a4:	2010      	movs	r0, #16
 800c8a6:	b2da      	uxtb	r2, r3
 800c8a8:	b90a      	cbnz	r2, 800c8ae <__lo0bits+0x32>
 800c8aa:	3008      	adds	r0, #8
 800c8ac:	0a1b      	lsrs	r3, r3, #8
 800c8ae:	071a      	lsls	r2, r3, #28
 800c8b0:	bf04      	itt	eq
 800c8b2:	091b      	lsreq	r3, r3, #4
 800c8b4:	3004      	addeq	r0, #4
 800c8b6:	079a      	lsls	r2, r3, #30
 800c8b8:	bf04      	itt	eq
 800c8ba:	089b      	lsreq	r3, r3, #2
 800c8bc:	3002      	addeq	r0, #2
 800c8be:	07da      	lsls	r2, r3, #31
 800c8c0:	d403      	bmi.n	800c8ca <__lo0bits+0x4e>
 800c8c2:	085b      	lsrs	r3, r3, #1
 800c8c4:	f100 0001 	add.w	r0, r0, #1
 800c8c8:	d005      	beq.n	800c8d6 <__lo0bits+0x5a>
 800c8ca:	600b      	str	r3, [r1, #0]
 800c8cc:	4770      	bx	lr
 800c8ce:	4610      	mov	r0, r2
 800c8d0:	e7e9      	b.n	800c8a6 <__lo0bits+0x2a>
 800c8d2:	2000      	movs	r0, #0
 800c8d4:	4770      	bx	lr
 800c8d6:	2020      	movs	r0, #32
 800c8d8:	4770      	bx	lr
	...

0800c8dc <__i2b>:
 800c8dc:	b510      	push	{r4, lr}
 800c8de:	460c      	mov	r4, r1
 800c8e0:	2101      	movs	r1, #1
 800c8e2:	f7ff feb9 	bl	800c658 <_Balloc>
 800c8e6:	4602      	mov	r2, r0
 800c8e8:	b928      	cbnz	r0, 800c8f6 <__i2b+0x1a>
 800c8ea:	4b05      	ldr	r3, [pc, #20]	; (800c900 <__i2b+0x24>)
 800c8ec:	4805      	ldr	r0, [pc, #20]	; (800c904 <__i2b+0x28>)
 800c8ee:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c8f2:	f7fe fa59 	bl	800ada8 <__assert_func>
 800c8f6:	2301      	movs	r3, #1
 800c8f8:	6144      	str	r4, [r0, #20]
 800c8fa:	6103      	str	r3, [r0, #16]
 800c8fc:	bd10      	pop	{r4, pc}
 800c8fe:	bf00      	nop
 800c900:	0800de04 	.word	0x0800de04
 800c904:	0800def4 	.word	0x0800def4

0800c908 <__multiply>:
 800c908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c90c:	4691      	mov	r9, r2
 800c90e:	690a      	ldr	r2, [r1, #16]
 800c910:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c914:	429a      	cmp	r2, r3
 800c916:	bfb8      	it	lt
 800c918:	460b      	movlt	r3, r1
 800c91a:	460c      	mov	r4, r1
 800c91c:	bfbc      	itt	lt
 800c91e:	464c      	movlt	r4, r9
 800c920:	4699      	movlt	r9, r3
 800c922:	6927      	ldr	r7, [r4, #16]
 800c924:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c928:	68a3      	ldr	r3, [r4, #8]
 800c92a:	6861      	ldr	r1, [r4, #4]
 800c92c:	eb07 060a 	add.w	r6, r7, sl
 800c930:	42b3      	cmp	r3, r6
 800c932:	b085      	sub	sp, #20
 800c934:	bfb8      	it	lt
 800c936:	3101      	addlt	r1, #1
 800c938:	f7ff fe8e 	bl	800c658 <_Balloc>
 800c93c:	b930      	cbnz	r0, 800c94c <__multiply+0x44>
 800c93e:	4602      	mov	r2, r0
 800c940:	4b44      	ldr	r3, [pc, #272]	; (800ca54 <__multiply+0x14c>)
 800c942:	4845      	ldr	r0, [pc, #276]	; (800ca58 <__multiply+0x150>)
 800c944:	f240 115d 	movw	r1, #349	; 0x15d
 800c948:	f7fe fa2e 	bl	800ada8 <__assert_func>
 800c94c:	f100 0514 	add.w	r5, r0, #20
 800c950:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c954:	462b      	mov	r3, r5
 800c956:	2200      	movs	r2, #0
 800c958:	4543      	cmp	r3, r8
 800c95a:	d321      	bcc.n	800c9a0 <__multiply+0x98>
 800c95c:	f104 0314 	add.w	r3, r4, #20
 800c960:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c964:	f109 0314 	add.w	r3, r9, #20
 800c968:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c96c:	9202      	str	r2, [sp, #8]
 800c96e:	1b3a      	subs	r2, r7, r4
 800c970:	3a15      	subs	r2, #21
 800c972:	f022 0203 	bic.w	r2, r2, #3
 800c976:	3204      	adds	r2, #4
 800c978:	f104 0115 	add.w	r1, r4, #21
 800c97c:	428f      	cmp	r7, r1
 800c97e:	bf38      	it	cc
 800c980:	2204      	movcc	r2, #4
 800c982:	9201      	str	r2, [sp, #4]
 800c984:	9a02      	ldr	r2, [sp, #8]
 800c986:	9303      	str	r3, [sp, #12]
 800c988:	429a      	cmp	r2, r3
 800c98a:	d80c      	bhi.n	800c9a6 <__multiply+0x9e>
 800c98c:	2e00      	cmp	r6, #0
 800c98e:	dd03      	ble.n	800c998 <__multiply+0x90>
 800c990:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c994:	2b00      	cmp	r3, #0
 800c996:	d05a      	beq.n	800ca4e <__multiply+0x146>
 800c998:	6106      	str	r6, [r0, #16]
 800c99a:	b005      	add	sp, #20
 800c99c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9a0:	f843 2b04 	str.w	r2, [r3], #4
 800c9a4:	e7d8      	b.n	800c958 <__multiply+0x50>
 800c9a6:	f8b3 a000 	ldrh.w	sl, [r3]
 800c9aa:	f1ba 0f00 	cmp.w	sl, #0
 800c9ae:	d024      	beq.n	800c9fa <__multiply+0xf2>
 800c9b0:	f104 0e14 	add.w	lr, r4, #20
 800c9b4:	46a9      	mov	r9, r5
 800c9b6:	f04f 0c00 	mov.w	ip, #0
 800c9ba:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c9be:	f8d9 1000 	ldr.w	r1, [r9]
 800c9c2:	fa1f fb82 	uxth.w	fp, r2
 800c9c6:	b289      	uxth	r1, r1
 800c9c8:	fb0a 110b 	mla	r1, sl, fp, r1
 800c9cc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c9d0:	f8d9 2000 	ldr.w	r2, [r9]
 800c9d4:	4461      	add	r1, ip
 800c9d6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c9da:	fb0a c20b 	mla	r2, sl, fp, ip
 800c9de:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c9e2:	b289      	uxth	r1, r1
 800c9e4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c9e8:	4577      	cmp	r7, lr
 800c9ea:	f849 1b04 	str.w	r1, [r9], #4
 800c9ee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c9f2:	d8e2      	bhi.n	800c9ba <__multiply+0xb2>
 800c9f4:	9a01      	ldr	r2, [sp, #4]
 800c9f6:	f845 c002 	str.w	ip, [r5, r2]
 800c9fa:	9a03      	ldr	r2, [sp, #12]
 800c9fc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ca00:	3304      	adds	r3, #4
 800ca02:	f1b9 0f00 	cmp.w	r9, #0
 800ca06:	d020      	beq.n	800ca4a <__multiply+0x142>
 800ca08:	6829      	ldr	r1, [r5, #0]
 800ca0a:	f104 0c14 	add.w	ip, r4, #20
 800ca0e:	46ae      	mov	lr, r5
 800ca10:	f04f 0a00 	mov.w	sl, #0
 800ca14:	f8bc b000 	ldrh.w	fp, [ip]
 800ca18:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ca1c:	fb09 220b 	mla	r2, r9, fp, r2
 800ca20:	4492      	add	sl, r2
 800ca22:	b289      	uxth	r1, r1
 800ca24:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ca28:	f84e 1b04 	str.w	r1, [lr], #4
 800ca2c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ca30:	f8be 1000 	ldrh.w	r1, [lr]
 800ca34:	0c12      	lsrs	r2, r2, #16
 800ca36:	fb09 1102 	mla	r1, r9, r2, r1
 800ca3a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ca3e:	4567      	cmp	r7, ip
 800ca40:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ca44:	d8e6      	bhi.n	800ca14 <__multiply+0x10c>
 800ca46:	9a01      	ldr	r2, [sp, #4]
 800ca48:	50a9      	str	r1, [r5, r2]
 800ca4a:	3504      	adds	r5, #4
 800ca4c:	e79a      	b.n	800c984 <__multiply+0x7c>
 800ca4e:	3e01      	subs	r6, #1
 800ca50:	e79c      	b.n	800c98c <__multiply+0x84>
 800ca52:	bf00      	nop
 800ca54:	0800de04 	.word	0x0800de04
 800ca58:	0800def4 	.word	0x0800def4

0800ca5c <__pow5mult>:
 800ca5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca60:	4615      	mov	r5, r2
 800ca62:	f012 0203 	ands.w	r2, r2, #3
 800ca66:	4606      	mov	r6, r0
 800ca68:	460f      	mov	r7, r1
 800ca6a:	d007      	beq.n	800ca7c <__pow5mult+0x20>
 800ca6c:	4c25      	ldr	r4, [pc, #148]	; (800cb04 <__pow5mult+0xa8>)
 800ca6e:	3a01      	subs	r2, #1
 800ca70:	2300      	movs	r3, #0
 800ca72:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ca76:	f7ff fe51 	bl	800c71c <__multadd>
 800ca7a:	4607      	mov	r7, r0
 800ca7c:	10ad      	asrs	r5, r5, #2
 800ca7e:	d03d      	beq.n	800cafc <__pow5mult+0xa0>
 800ca80:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ca82:	b97c      	cbnz	r4, 800caa4 <__pow5mult+0x48>
 800ca84:	2010      	movs	r0, #16
 800ca86:	f7ff fdcd 	bl	800c624 <malloc>
 800ca8a:	4602      	mov	r2, r0
 800ca8c:	6270      	str	r0, [r6, #36]	; 0x24
 800ca8e:	b928      	cbnz	r0, 800ca9c <__pow5mult+0x40>
 800ca90:	4b1d      	ldr	r3, [pc, #116]	; (800cb08 <__pow5mult+0xac>)
 800ca92:	481e      	ldr	r0, [pc, #120]	; (800cb0c <__pow5mult+0xb0>)
 800ca94:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ca98:	f7fe f986 	bl	800ada8 <__assert_func>
 800ca9c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800caa0:	6004      	str	r4, [r0, #0]
 800caa2:	60c4      	str	r4, [r0, #12]
 800caa4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800caa8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800caac:	b94c      	cbnz	r4, 800cac2 <__pow5mult+0x66>
 800caae:	f240 2171 	movw	r1, #625	; 0x271
 800cab2:	4630      	mov	r0, r6
 800cab4:	f7ff ff12 	bl	800c8dc <__i2b>
 800cab8:	2300      	movs	r3, #0
 800caba:	f8c8 0008 	str.w	r0, [r8, #8]
 800cabe:	4604      	mov	r4, r0
 800cac0:	6003      	str	r3, [r0, #0]
 800cac2:	f04f 0900 	mov.w	r9, #0
 800cac6:	07eb      	lsls	r3, r5, #31
 800cac8:	d50a      	bpl.n	800cae0 <__pow5mult+0x84>
 800caca:	4639      	mov	r1, r7
 800cacc:	4622      	mov	r2, r4
 800cace:	4630      	mov	r0, r6
 800cad0:	f7ff ff1a 	bl	800c908 <__multiply>
 800cad4:	4639      	mov	r1, r7
 800cad6:	4680      	mov	r8, r0
 800cad8:	4630      	mov	r0, r6
 800cada:	f7ff fdfd 	bl	800c6d8 <_Bfree>
 800cade:	4647      	mov	r7, r8
 800cae0:	106d      	asrs	r5, r5, #1
 800cae2:	d00b      	beq.n	800cafc <__pow5mult+0xa0>
 800cae4:	6820      	ldr	r0, [r4, #0]
 800cae6:	b938      	cbnz	r0, 800caf8 <__pow5mult+0x9c>
 800cae8:	4622      	mov	r2, r4
 800caea:	4621      	mov	r1, r4
 800caec:	4630      	mov	r0, r6
 800caee:	f7ff ff0b 	bl	800c908 <__multiply>
 800caf2:	6020      	str	r0, [r4, #0]
 800caf4:	f8c0 9000 	str.w	r9, [r0]
 800caf8:	4604      	mov	r4, r0
 800cafa:	e7e4      	b.n	800cac6 <__pow5mult+0x6a>
 800cafc:	4638      	mov	r0, r7
 800cafe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb02:	bf00      	nop
 800cb04:	0800e040 	.word	0x0800e040
 800cb08:	0800dd92 	.word	0x0800dd92
 800cb0c:	0800def4 	.word	0x0800def4

0800cb10 <__lshift>:
 800cb10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb14:	460c      	mov	r4, r1
 800cb16:	6849      	ldr	r1, [r1, #4]
 800cb18:	6923      	ldr	r3, [r4, #16]
 800cb1a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cb1e:	68a3      	ldr	r3, [r4, #8]
 800cb20:	4607      	mov	r7, r0
 800cb22:	4691      	mov	r9, r2
 800cb24:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cb28:	f108 0601 	add.w	r6, r8, #1
 800cb2c:	42b3      	cmp	r3, r6
 800cb2e:	db0b      	blt.n	800cb48 <__lshift+0x38>
 800cb30:	4638      	mov	r0, r7
 800cb32:	f7ff fd91 	bl	800c658 <_Balloc>
 800cb36:	4605      	mov	r5, r0
 800cb38:	b948      	cbnz	r0, 800cb4e <__lshift+0x3e>
 800cb3a:	4602      	mov	r2, r0
 800cb3c:	4b2a      	ldr	r3, [pc, #168]	; (800cbe8 <__lshift+0xd8>)
 800cb3e:	482b      	ldr	r0, [pc, #172]	; (800cbec <__lshift+0xdc>)
 800cb40:	f240 11d9 	movw	r1, #473	; 0x1d9
 800cb44:	f7fe f930 	bl	800ada8 <__assert_func>
 800cb48:	3101      	adds	r1, #1
 800cb4a:	005b      	lsls	r3, r3, #1
 800cb4c:	e7ee      	b.n	800cb2c <__lshift+0x1c>
 800cb4e:	2300      	movs	r3, #0
 800cb50:	f100 0114 	add.w	r1, r0, #20
 800cb54:	f100 0210 	add.w	r2, r0, #16
 800cb58:	4618      	mov	r0, r3
 800cb5a:	4553      	cmp	r3, sl
 800cb5c:	db37      	blt.n	800cbce <__lshift+0xbe>
 800cb5e:	6920      	ldr	r0, [r4, #16]
 800cb60:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cb64:	f104 0314 	add.w	r3, r4, #20
 800cb68:	f019 091f 	ands.w	r9, r9, #31
 800cb6c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cb70:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800cb74:	d02f      	beq.n	800cbd6 <__lshift+0xc6>
 800cb76:	f1c9 0e20 	rsb	lr, r9, #32
 800cb7a:	468a      	mov	sl, r1
 800cb7c:	f04f 0c00 	mov.w	ip, #0
 800cb80:	681a      	ldr	r2, [r3, #0]
 800cb82:	fa02 f209 	lsl.w	r2, r2, r9
 800cb86:	ea42 020c 	orr.w	r2, r2, ip
 800cb8a:	f84a 2b04 	str.w	r2, [sl], #4
 800cb8e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb92:	4298      	cmp	r0, r3
 800cb94:	fa22 fc0e 	lsr.w	ip, r2, lr
 800cb98:	d8f2      	bhi.n	800cb80 <__lshift+0x70>
 800cb9a:	1b03      	subs	r3, r0, r4
 800cb9c:	3b15      	subs	r3, #21
 800cb9e:	f023 0303 	bic.w	r3, r3, #3
 800cba2:	3304      	adds	r3, #4
 800cba4:	f104 0215 	add.w	r2, r4, #21
 800cba8:	4290      	cmp	r0, r2
 800cbaa:	bf38      	it	cc
 800cbac:	2304      	movcc	r3, #4
 800cbae:	f841 c003 	str.w	ip, [r1, r3]
 800cbb2:	f1bc 0f00 	cmp.w	ip, #0
 800cbb6:	d001      	beq.n	800cbbc <__lshift+0xac>
 800cbb8:	f108 0602 	add.w	r6, r8, #2
 800cbbc:	3e01      	subs	r6, #1
 800cbbe:	4638      	mov	r0, r7
 800cbc0:	612e      	str	r6, [r5, #16]
 800cbc2:	4621      	mov	r1, r4
 800cbc4:	f7ff fd88 	bl	800c6d8 <_Bfree>
 800cbc8:	4628      	mov	r0, r5
 800cbca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbce:	f842 0f04 	str.w	r0, [r2, #4]!
 800cbd2:	3301      	adds	r3, #1
 800cbd4:	e7c1      	b.n	800cb5a <__lshift+0x4a>
 800cbd6:	3904      	subs	r1, #4
 800cbd8:	f853 2b04 	ldr.w	r2, [r3], #4
 800cbdc:	f841 2f04 	str.w	r2, [r1, #4]!
 800cbe0:	4298      	cmp	r0, r3
 800cbe2:	d8f9      	bhi.n	800cbd8 <__lshift+0xc8>
 800cbe4:	e7ea      	b.n	800cbbc <__lshift+0xac>
 800cbe6:	bf00      	nop
 800cbe8:	0800de04 	.word	0x0800de04
 800cbec:	0800def4 	.word	0x0800def4

0800cbf0 <__mcmp>:
 800cbf0:	b530      	push	{r4, r5, lr}
 800cbf2:	6902      	ldr	r2, [r0, #16]
 800cbf4:	690c      	ldr	r4, [r1, #16]
 800cbf6:	1b12      	subs	r2, r2, r4
 800cbf8:	d10e      	bne.n	800cc18 <__mcmp+0x28>
 800cbfa:	f100 0314 	add.w	r3, r0, #20
 800cbfe:	3114      	adds	r1, #20
 800cc00:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cc04:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800cc08:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cc0c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cc10:	42a5      	cmp	r5, r4
 800cc12:	d003      	beq.n	800cc1c <__mcmp+0x2c>
 800cc14:	d305      	bcc.n	800cc22 <__mcmp+0x32>
 800cc16:	2201      	movs	r2, #1
 800cc18:	4610      	mov	r0, r2
 800cc1a:	bd30      	pop	{r4, r5, pc}
 800cc1c:	4283      	cmp	r3, r0
 800cc1e:	d3f3      	bcc.n	800cc08 <__mcmp+0x18>
 800cc20:	e7fa      	b.n	800cc18 <__mcmp+0x28>
 800cc22:	f04f 32ff 	mov.w	r2, #4294967295
 800cc26:	e7f7      	b.n	800cc18 <__mcmp+0x28>

0800cc28 <__mdiff>:
 800cc28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc2c:	460c      	mov	r4, r1
 800cc2e:	4606      	mov	r6, r0
 800cc30:	4611      	mov	r1, r2
 800cc32:	4620      	mov	r0, r4
 800cc34:	4690      	mov	r8, r2
 800cc36:	f7ff ffdb 	bl	800cbf0 <__mcmp>
 800cc3a:	1e05      	subs	r5, r0, #0
 800cc3c:	d110      	bne.n	800cc60 <__mdiff+0x38>
 800cc3e:	4629      	mov	r1, r5
 800cc40:	4630      	mov	r0, r6
 800cc42:	f7ff fd09 	bl	800c658 <_Balloc>
 800cc46:	b930      	cbnz	r0, 800cc56 <__mdiff+0x2e>
 800cc48:	4b3a      	ldr	r3, [pc, #232]	; (800cd34 <__mdiff+0x10c>)
 800cc4a:	4602      	mov	r2, r0
 800cc4c:	f240 2132 	movw	r1, #562	; 0x232
 800cc50:	4839      	ldr	r0, [pc, #228]	; (800cd38 <__mdiff+0x110>)
 800cc52:	f7fe f8a9 	bl	800ada8 <__assert_func>
 800cc56:	2301      	movs	r3, #1
 800cc58:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cc5c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc60:	bfa4      	itt	ge
 800cc62:	4643      	movge	r3, r8
 800cc64:	46a0      	movge	r8, r4
 800cc66:	4630      	mov	r0, r6
 800cc68:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cc6c:	bfa6      	itte	ge
 800cc6e:	461c      	movge	r4, r3
 800cc70:	2500      	movge	r5, #0
 800cc72:	2501      	movlt	r5, #1
 800cc74:	f7ff fcf0 	bl	800c658 <_Balloc>
 800cc78:	b920      	cbnz	r0, 800cc84 <__mdiff+0x5c>
 800cc7a:	4b2e      	ldr	r3, [pc, #184]	; (800cd34 <__mdiff+0x10c>)
 800cc7c:	4602      	mov	r2, r0
 800cc7e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800cc82:	e7e5      	b.n	800cc50 <__mdiff+0x28>
 800cc84:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800cc88:	6926      	ldr	r6, [r4, #16]
 800cc8a:	60c5      	str	r5, [r0, #12]
 800cc8c:	f104 0914 	add.w	r9, r4, #20
 800cc90:	f108 0514 	add.w	r5, r8, #20
 800cc94:	f100 0e14 	add.w	lr, r0, #20
 800cc98:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800cc9c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800cca0:	f108 0210 	add.w	r2, r8, #16
 800cca4:	46f2      	mov	sl, lr
 800cca6:	2100      	movs	r1, #0
 800cca8:	f859 3b04 	ldr.w	r3, [r9], #4
 800ccac:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ccb0:	fa1f f883 	uxth.w	r8, r3
 800ccb4:	fa11 f18b 	uxtah	r1, r1, fp
 800ccb8:	0c1b      	lsrs	r3, r3, #16
 800ccba:	eba1 0808 	sub.w	r8, r1, r8
 800ccbe:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ccc2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ccc6:	fa1f f888 	uxth.w	r8, r8
 800ccca:	1419      	asrs	r1, r3, #16
 800cccc:	454e      	cmp	r6, r9
 800ccce:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ccd2:	f84a 3b04 	str.w	r3, [sl], #4
 800ccd6:	d8e7      	bhi.n	800cca8 <__mdiff+0x80>
 800ccd8:	1b33      	subs	r3, r6, r4
 800ccda:	3b15      	subs	r3, #21
 800ccdc:	f023 0303 	bic.w	r3, r3, #3
 800cce0:	3304      	adds	r3, #4
 800cce2:	3415      	adds	r4, #21
 800cce4:	42a6      	cmp	r6, r4
 800cce6:	bf38      	it	cc
 800cce8:	2304      	movcc	r3, #4
 800ccea:	441d      	add	r5, r3
 800ccec:	4473      	add	r3, lr
 800ccee:	469e      	mov	lr, r3
 800ccf0:	462e      	mov	r6, r5
 800ccf2:	4566      	cmp	r6, ip
 800ccf4:	d30e      	bcc.n	800cd14 <__mdiff+0xec>
 800ccf6:	f10c 0203 	add.w	r2, ip, #3
 800ccfa:	1b52      	subs	r2, r2, r5
 800ccfc:	f022 0203 	bic.w	r2, r2, #3
 800cd00:	3d03      	subs	r5, #3
 800cd02:	45ac      	cmp	ip, r5
 800cd04:	bf38      	it	cc
 800cd06:	2200      	movcc	r2, #0
 800cd08:	441a      	add	r2, r3
 800cd0a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800cd0e:	b17b      	cbz	r3, 800cd30 <__mdiff+0x108>
 800cd10:	6107      	str	r7, [r0, #16]
 800cd12:	e7a3      	b.n	800cc5c <__mdiff+0x34>
 800cd14:	f856 8b04 	ldr.w	r8, [r6], #4
 800cd18:	fa11 f288 	uxtah	r2, r1, r8
 800cd1c:	1414      	asrs	r4, r2, #16
 800cd1e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800cd22:	b292      	uxth	r2, r2
 800cd24:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800cd28:	f84e 2b04 	str.w	r2, [lr], #4
 800cd2c:	1421      	asrs	r1, r4, #16
 800cd2e:	e7e0      	b.n	800ccf2 <__mdiff+0xca>
 800cd30:	3f01      	subs	r7, #1
 800cd32:	e7ea      	b.n	800cd0a <__mdiff+0xe2>
 800cd34:	0800de04 	.word	0x0800de04
 800cd38:	0800def4 	.word	0x0800def4

0800cd3c <__ulp>:
 800cd3c:	b082      	sub	sp, #8
 800cd3e:	ed8d 0b00 	vstr	d0, [sp]
 800cd42:	9b01      	ldr	r3, [sp, #4]
 800cd44:	4912      	ldr	r1, [pc, #72]	; (800cd90 <__ulp+0x54>)
 800cd46:	4019      	ands	r1, r3
 800cd48:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800cd4c:	2900      	cmp	r1, #0
 800cd4e:	dd05      	ble.n	800cd5c <__ulp+0x20>
 800cd50:	2200      	movs	r2, #0
 800cd52:	460b      	mov	r3, r1
 800cd54:	ec43 2b10 	vmov	d0, r2, r3
 800cd58:	b002      	add	sp, #8
 800cd5a:	4770      	bx	lr
 800cd5c:	4249      	negs	r1, r1
 800cd5e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800cd62:	ea4f 5021 	mov.w	r0, r1, asr #20
 800cd66:	f04f 0200 	mov.w	r2, #0
 800cd6a:	f04f 0300 	mov.w	r3, #0
 800cd6e:	da04      	bge.n	800cd7a <__ulp+0x3e>
 800cd70:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800cd74:	fa41 f300 	asr.w	r3, r1, r0
 800cd78:	e7ec      	b.n	800cd54 <__ulp+0x18>
 800cd7a:	f1a0 0114 	sub.w	r1, r0, #20
 800cd7e:	291e      	cmp	r1, #30
 800cd80:	bfda      	itte	le
 800cd82:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800cd86:	fa20 f101 	lsrle.w	r1, r0, r1
 800cd8a:	2101      	movgt	r1, #1
 800cd8c:	460a      	mov	r2, r1
 800cd8e:	e7e1      	b.n	800cd54 <__ulp+0x18>
 800cd90:	7ff00000 	.word	0x7ff00000

0800cd94 <__b2d>:
 800cd94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd96:	6905      	ldr	r5, [r0, #16]
 800cd98:	f100 0714 	add.w	r7, r0, #20
 800cd9c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800cda0:	1f2e      	subs	r6, r5, #4
 800cda2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800cda6:	4620      	mov	r0, r4
 800cda8:	f7ff fd48 	bl	800c83c <__hi0bits>
 800cdac:	f1c0 0320 	rsb	r3, r0, #32
 800cdb0:	280a      	cmp	r0, #10
 800cdb2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ce30 <__b2d+0x9c>
 800cdb6:	600b      	str	r3, [r1, #0]
 800cdb8:	dc14      	bgt.n	800cde4 <__b2d+0x50>
 800cdba:	f1c0 0e0b 	rsb	lr, r0, #11
 800cdbe:	fa24 f10e 	lsr.w	r1, r4, lr
 800cdc2:	42b7      	cmp	r7, r6
 800cdc4:	ea41 030c 	orr.w	r3, r1, ip
 800cdc8:	bf34      	ite	cc
 800cdca:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800cdce:	2100      	movcs	r1, #0
 800cdd0:	3015      	adds	r0, #21
 800cdd2:	fa04 f000 	lsl.w	r0, r4, r0
 800cdd6:	fa21 f10e 	lsr.w	r1, r1, lr
 800cdda:	ea40 0201 	orr.w	r2, r0, r1
 800cdde:	ec43 2b10 	vmov	d0, r2, r3
 800cde2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cde4:	42b7      	cmp	r7, r6
 800cde6:	bf3a      	itte	cc
 800cde8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800cdec:	f1a5 0608 	subcc.w	r6, r5, #8
 800cdf0:	2100      	movcs	r1, #0
 800cdf2:	380b      	subs	r0, #11
 800cdf4:	d017      	beq.n	800ce26 <__b2d+0x92>
 800cdf6:	f1c0 0c20 	rsb	ip, r0, #32
 800cdfa:	fa04 f500 	lsl.w	r5, r4, r0
 800cdfe:	42be      	cmp	r6, r7
 800ce00:	fa21 f40c 	lsr.w	r4, r1, ip
 800ce04:	ea45 0504 	orr.w	r5, r5, r4
 800ce08:	bf8c      	ite	hi
 800ce0a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800ce0e:	2400      	movls	r4, #0
 800ce10:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800ce14:	fa01 f000 	lsl.w	r0, r1, r0
 800ce18:	fa24 f40c 	lsr.w	r4, r4, ip
 800ce1c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ce20:	ea40 0204 	orr.w	r2, r0, r4
 800ce24:	e7db      	b.n	800cdde <__b2d+0x4a>
 800ce26:	ea44 030c 	orr.w	r3, r4, ip
 800ce2a:	460a      	mov	r2, r1
 800ce2c:	e7d7      	b.n	800cdde <__b2d+0x4a>
 800ce2e:	bf00      	nop
 800ce30:	3ff00000 	.word	0x3ff00000

0800ce34 <__d2b>:
 800ce34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ce38:	4689      	mov	r9, r1
 800ce3a:	2101      	movs	r1, #1
 800ce3c:	ec57 6b10 	vmov	r6, r7, d0
 800ce40:	4690      	mov	r8, r2
 800ce42:	f7ff fc09 	bl	800c658 <_Balloc>
 800ce46:	4604      	mov	r4, r0
 800ce48:	b930      	cbnz	r0, 800ce58 <__d2b+0x24>
 800ce4a:	4602      	mov	r2, r0
 800ce4c:	4b25      	ldr	r3, [pc, #148]	; (800cee4 <__d2b+0xb0>)
 800ce4e:	4826      	ldr	r0, [pc, #152]	; (800cee8 <__d2b+0xb4>)
 800ce50:	f240 310a 	movw	r1, #778	; 0x30a
 800ce54:	f7fd ffa8 	bl	800ada8 <__assert_func>
 800ce58:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ce5c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ce60:	bb35      	cbnz	r5, 800ceb0 <__d2b+0x7c>
 800ce62:	2e00      	cmp	r6, #0
 800ce64:	9301      	str	r3, [sp, #4]
 800ce66:	d028      	beq.n	800ceba <__d2b+0x86>
 800ce68:	4668      	mov	r0, sp
 800ce6a:	9600      	str	r6, [sp, #0]
 800ce6c:	f7ff fd06 	bl	800c87c <__lo0bits>
 800ce70:	9900      	ldr	r1, [sp, #0]
 800ce72:	b300      	cbz	r0, 800ceb6 <__d2b+0x82>
 800ce74:	9a01      	ldr	r2, [sp, #4]
 800ce76:	f1c0 0320 	rsb	r3, r0, #32
 800ce7a:	fa02 f303 	lsl.w	r3, r2, r3
 800ce7e:	430b      	orrs	r3, r1
 800ce80:	40c2      	lsrs	r2, r0
 800ce82:	6163      	str	r3, [r4, #20]
 800ce84:	9201      	str	r2, [sp, #4]
 800ce86:	9b01      	ldr	r3, [sp, #4]
 800ce88:	61a3      	str	r3, [r4, #24]
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	bf14      	ite	ne
 800ce8e:	2202      	movne	r2, #2
 800ce90:	2201      	moveq	r2, #1
 800ce92:	6122      	str	r2, [r4, #16]
 800ce94:	b1d5      	cbz	r5, 800cecc <__d2b+0x98>
 800ce96:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ce9a:	4405      	add	r5, r0
 800ce9c:	f8c9 5000 	str.w	r5, [r9]
 800cea0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cea4:	f8c8 0000 	str.w	r0, [r8]
 800cea8:	4620      	mov	r0, r4
 800ceaa:	b003      	add	sp, #12
 800ceac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ceb0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ceb4:	e7d5      	b.n	800ce62 <__d2b+0x2e>
 800ceb6:	6161      	str	r1, [r4, #20]
 800ceb8:	e7e5      	b.n	800ce86 <__d2b+0x52>
 800ceba:	a801      	add	r0, sp, #4
 800cebc:	f7ff fcde 	bl	800c87c <__lo0bits>
 800cec0:	9b01      	ldr	r3, [sp, #4]
 800cec2:	6163      	str	r3, [r4, #20]
 800cec4:	2201      	movs	r2, #1
 800cec6:	6122      	str	r2, [r4, #16]
 800cec8:	3020      	adds	r0, #32
 800ceca:	e7e3      	b.n	800ce94 <__d2b+0x60>
 800cecc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ced0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ced4:	f8c9 0000 	str.w	r0, [r9]
 800ced8:	6918      	ldr	r0, [r3, #16]
 800ceda:	f7ff fcaf 	bl	800c83c <__hi0bits>
 800cede:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cee2:	e7df      	b.n	800cea4 <__d2b+0x70>
 800cee4:	0800de04 	.word	0x0800de04
 800cee8:	0800def4 	.word	0x0800def4

0800ceec <__ratio>:
 800ceec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cef0:	4688      	mov	r8, r1
 800cef2:	4669      	mov	r1, sp
 800cef4:	4681      	mov	r9, r0
 800cef6:	f7ff ff4d 	bl	800cd94 <__b2d>
 800cefa:	a901      	add	r1, sp, #4
 800cefc:	4640      	mov	r0, r8
 800cefe:	ec55 4b10 	vmov	r4, r5, d0
 800cf02:	f7ff ff47 	bl	800cd94 <__b2d>
 800cf06:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cf0a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800cf0e:	eba3 0c02 	sub.w	ip, r3, r2
 800cf12:	e9dd 3200 	ldrd	r3, r2, [sp]
 800cf16:	1a9b      	subs	r3, r3, r2
 800cf18:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800cf1c:	ec51 0b10 	vmov	r0, r1, d0
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	bfd6      	itet	le
 800cf24:	460a      	movle	r2, r1
 800cf26:	462a      	movgt	r2, r5
 800cf28:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800cf2c:	468b      	mov	fp, r1
 800cf2e:	462f      	mov	r7, r5
 800cf30:	bfd4      	ite	le
 800cf32:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800cf36:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800cf3a:	4620      	mov	r0, r4
 800cf3c:	ee10 2a10 	vmov	r2, s0
 800cf40:	465b      	mov	r3, fp
 800cf42:	4639      	mov	r1, r7
 800cf44:	f7f3 fc82 	bl	800084c <__aeabi_ddiv>
 800cf48:	ec41 0b10 	vmov	d0, r0, r1
 800cf4c:	b003      	add	sp, #12
 800cf4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cf52 <__copybits>:
 800cf52:	3901      	subs	r1, #1
 800cf54:	b570      	push	{r4, r5, r6, lr}
 800cf56:	1149      	asrs	r1, r1, #5
 800cf58:	6914      	ldr	r4, [r2, #16]
 800cf5a:	3101      	adds	r1, #1
 800cf5c:	f102 0314 	add.w	r3, r2, #20
 800cf60:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800cf64:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800cf68:	1f05      	subs	r5, r0, #4
 800cf6a:	42a3      	cmp	r3, r4
 800cf6c:	d30c      	bcc.n	800cf88 <__copybits+0x36>
 800cf6e:	1aa3      	subs	r3, r4, r2
 800cf70:	3b11      	subs	r3, #17
 800cf72:	f023 0303 	bic.w	r3, r3, #3
 800cf76:	3211      	adds	r2, #17
 800cf78:	42a2      	cmp	r2, r4
 800cf7a:	bf88      	it	hi
 800cf7c:	2300      	movhi	r3, #0
 800cf7e:	4418      	add	r0, r3
 800cf80:	2300      	movs	r3, #0
 800cf82:	4288      	cmp	r0, r1
 800cf84:	d305      	bcc.n	800cf92 <__copybits+0x40>
 800cf86:	bd70      	pop	{r4, r5, r6, pc}
 800cf88:	f853 6b04 	ldr.w	r6, [r3], #4
 800cf8c:	f845 6f04 	str.w	r6, [r5, #4]!
 800cf90:	e7eb      	b.n	800cf6a <__copybits+0x18>
 800cf92:	f840 3b04 	str.w	r3, [r0], #4
 800cf96:	e7f4      	b.n	800cf82 <__copybits+0x30>

0800cf98 <__any_on>:
 800cf98:	f100 0214 	add.w	r2, r0, #20
 800cf9c:	6900      	ldr	r0, [r0, #16]
 800cf9e:	114b      	asrs	r3, r1, #5
 800cfa0:	4298      	cmp	r0, r3
 800cfa2:	b510      	push	{r4, lr}
 800cfa4:	db11      	blt.n	800cfca <__any_on+0x32>
 800cfa6:	dd0a      	ble.n	800cfbe <__any_on+0x26>
 800cfa8:	f011 011f 	ands.w	r1, r1, #31
 800cfac:	d007      	beq.n	800cfbe <__any_on+0x26>
 800cfae:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cfb2:	fa24 f001 	lsr.w	r0, r4, r1
 800cfb6:	fa00 f101 	lsl.w	r1, r0, r1
 800cfba:	428c      	cmp	r4, r1
 800cfbc:	d10b      	bne.n	800cfd6 <__any_on+0x3e>
 800cfbe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cfc2:	4293      	cmp	r3, r2
 800cfc4:	d803      	bhi.n	800cfce <__any_on+0x36>
 800cfc6:	2000      	movs	r0, #0
 800cfc8:	bd10      	pop	{r4, pc}
 800cfca:	4603      	mov	r3, r0
 800cfcc:	e7f7      	b.n	800cfbe <__any_on+0x26>
 800cfce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cfd2:	2900      	cmp	r1, #0
 800cfd4:	d0f5      	beq.n	800cfc2 <__any_on+0x2a>
 800cfd6:	2001      	movs	r0, #1
 800cfd8:	e7f6      	b.n	800cfc8 <__any_on+0x30>

0800cfda <_calloc_r>:
 800cfda:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cfdc:	fba1 2402 	umull	r2, r4, r1, r2
 800cfe0:	b94c      	cbnz	r4, 800cff6 <_calloc_r+0x1c>
 800cfe2:	4611      	mov	r1, r2
 800cfe4:	9201      	str	r2, [sp, #4]
 800cfe6:	f000 f87b 	bl	800d0e0 <_malloc_r>
 800cfea:	9a01      	ldr	r2, [sp, #4]
 800cfec:	4605      	mov	r5, r0
 800cfee:	b930      	cbnz	r0, 800cffe <_calloc_r+0x24>
 800cff0:	4628      	mov	r0, r5
 800cff2:	b003      	add	sp, #12
 800cff4:	bd30      	pop	{r4, r5, pc}
 800cff6:	220c      	movs	r2, #12
 800cff8:	6002      	str	r2, [r0, #0]
 800cffa:	2500      	movs	r5, #0
 800cffc:	e7f8      	b.n	800cff0 <_calloc_r+0x16>
 800cffe:	4621      	mov	r1, r4
 800d000:	f7fc f8be 	bl	8009180 <memset>
 800d004:	e7f4      	b.n	800cff0 <_calloc_r+0x16>
	...

0800d008 <_free_r>:
 800d008:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d00a:	2900      	cmp	r1, #0
 800d00c:	d044      	beq.n	800d098 <_free_r+0x90>
 800d00e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d012:	9001      	str	r0, [sp, #4]
 800d014:	2b00      	cmp	r3, #0
 800d016:	f1a1 0404 	sub.w	r4, r1, #4
 800d01a:	bfb8      	it	lt
 800d01c:	18e4      	addlt	r4, r4, r3
 800d01e:	f000 fc7f 	bl	800d920 <__malloc_lock>
 800d022:	4a1e      	ldr	r2, [pc, #120]	; (800d09c <_free_r+0x94>)
 800d024:	9801      	ldr	r0, [sp, #4]
 800d026:	6813      	ldr	r3, [r2, #0]
 800d028:	b933      	cbnz	r3, 800d038 <_free_r+0x30>
 800d02a:	6063      	str	r3, [r4, #4]
 800d02c:	6014      	str	r4, [r2, #0]
 800d02e:	b003      	add	sp, #12
 800d030:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d034:	f000 bc7a 	b.w	800d92c <__malloc_unlock>
 800d038:	42a3      	cmp	r3, r4
 800d03a:	d908      	bls.n	800d04e <_free_r+0x46>
 800d03c:	6825      	ldr	r5, [r4, #0]
 800d03e:	1961      	adds	r1, r4, r5
 800d040:	428b      	cmp	r3, r1
 800d042:	bf01      	itttt	eq
 800d044:	6819      	ldreq	r1, [r3, #0]
 800d046:	685b      	ldreq	r3, [r3, #4]
 800d048:	1949      	addeq	r1, r1, r5
 800d04a:	6021      	streq	r1, [r4, #0]
 800d04c:	e7ed      	b.n	800d02a <_free_r+0x22>
 800d04e:	461a      	mov	r2, r3
 800d050:	685b      	ldr	r3, [r3, #4]
 800d052:	b10b      	cbz	r3, 800d058 <_free_r+0x50>
 800d054:	42a3      	cmp	r3, r4
 800d056:	d9fa      	bls.n	800d04e <_free_r+0x46>
 800d058:	6811      	ldr	r1, [r2, #0]
 800d05a:	1855      	adds	r5, r2, r1
 800d05c:	42a5      	cmp	r5, r4
 800d05e:	d10b      	bne.n	800d078 <_free_r+0x70>
 800d060:	6824      	ldr	r4, [r4, #0]
 800d062:	4421      	add	r1, r4
 800d064:	1854      	adds	r4, r2, r1
 800d066:	42a3      	cmp	r3, r4
 800d068:	6011      	str	r1, [r2, #0]
 800d06a:	d1e0      	bne.n	800d02e <_free_r+0x26>
 800d06c:	681c      	ldr	r4, [r3, #0]
 800d06e:	685b      	ldr	r3, [r3, #4]
 800d070:	6053      	str	r3, [r2, #4]
 800d072:	4421      	add	r1, r4
 800d074:	6011      	str	r1, [r2, #0]
 800d076:	e7da      	b.n	800d02e <_free_r+0x26>
 800d078:	d902      	bls.n	800d080 <_free_r+0x78>
 800d07a:	230c      	movs	r3, #12
 800d07c:	6003      	str	r3, [r0, #0]
 800d07e:	e7d6      	b.n	800d02e <_free_r+0x26>
 800d080:	6825      	ldr	r5, [r4, #0]
 800d082:	1961      	adds	r1, r4, r5
 800d084:	428b      	cmp	r3, r1
 800d086:	bf04      	itt	eq
 800d088:	6819      	ldreq	r1, [r3, #0]
 800d08a:	685b      	ldreq	r3, [r3, #4]
 800d08c:	6063      	str	r3, [r4, #4]
 800d08e:	bf04      	itt	eq
 800d090:	1949      	addeq	r1, r1, r5
 800d092:	6021      	streq	r1, [r4, #0]
 800d094:	6054      	str	r4, [r2, #4]
 800d096:	e7ca      	b.n	800d02e <_free_r+0x26>
 800d098:	b003      	add	sp, #12
 800d09a:	bd30      	pop	{r4, r5, pc}
 800d09c:	20000930 	.word	0x20000930

0800d0a0 <sbrk_aligned>:
 800d0a0:	b570      	push	{r4, r5, r6, lr}
 800d0a2:	4e0e      	ldr	r6, [pc, #56]	; (800d0dc <sbrk_aligned+0x3c>)
 800d0a4:	460c      	mov	r4, r1
 800d0a6:	6831      	ldr	r1, [r6, #0]
 800d0a8:	4605      	mov	r5, r0
 800d0aa:	b911      	cbnz	r1, 800d0b2 <sbrk_aligned+0x12>
 800d0ac:	f000 fb4c 	bl	800d748 <_sbrk_r>
 800d0b0:	6030      	str	r0, [r6, #0]
 800d0b2:	4621      	mov	r1, r4
 800d0b4:	4628      	mov	r0, r5
 800d0b6:	f000 fb47 	bl	800d748 <_sbrk_r>
 800d0ba:	1c43      	adds	r3, r0, #1
 800d0bc:	d00a      	beq.n	800d0d4 <sbrk_aligned+0x34>
 800d0be:	1cc4      	adds	r4, r0, #3
 800d0c0:	f024 0403 	bic.w	r4, r4, #3
 800d0c4:	42a0      	cmp	r0, r4
 800d0c6:	d007      	beq.n	800d0d8 <sbrk_aligned+0x38>
 800d0c8:	1a21      	subs	r1, r4, r0
 800d0ca:	4628      	mov	r0, r5
 800d0cc:	f000 fb3c 	bl	800d748 <_sbrk_r>
 800d0d0:	3001      	adds	r0, #1
 800d0d2:	d101      	bne.n	800d0d8 <sbrk_aligned+0x38>
 800d0d4:	f04f 34ff 	mov.w	r4, #4294967295
 800d0d8:	4620      	mov	r0, r4
 800d0da:	bd70      	pop	{r4, r5, r6, pc}
 800d0dc:	20000934 	.word	0x20000934

0800d0e0 <_malloc_r>:
 800d0e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0e4:	1ccd      	adds	r5, r1, #3
 800d0e6:	f025 0503 	bic.w	r5, r5, #3
 800d0ea:	3508      	adds	r5, #8
 800d0ec:	2d0c      	cmp	r5, #12
 800d0ee:	bf38      	it	cc
 800d0f0:	250c      	movcc	r5, #12
 800d0f2:	2d00      	cmp	r5, #0
 800d0f4:	4607      	mov	r7, r0
 800d0f6:	db01      	blt.n	800d0fc <_malloc_r+0x1c>
 800d0f8:	42a9      	cmp	r1, r5
 800d0fa:	d905      	bls.n	800d108 <_malloc_r+0x28>
 800d0fc:	230c      	movs	r3, #12
 800d0fe:	603b      	str	r3, [r7, #0]
 800d100:	2600      	movs	r6, #0
 800d102:	4630      	mov	r0, r6
 800d104:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d108:	4e2e      	ldr	r6, [pc, #184]	; (800d1c4 <_malloc_r+0xe4>)
 800d10a:	f000 fc09 	bl	800d920 <__malloc_lock>
 800d10e:	6833      	ldr	r3, [r6, #0]
 800d110:	461c      	mov	r4, r3
 800d112:	bb34      	cbnz	r4, 800d162 <_malloc_r+0x82>
 800d114:	4629      	mov	r1, r5
 800d116:	4638      	mov	r0, r7
 800d118:	f7ff ffc2 	bl	800d0a0 <sbrk_aligned>
 800d11c:	1c43      	adds	r3, r0, #1
 800d11e:	4604      	mov	r4, r0
 800d120:	d14d      	bne.n	800d1be <_malloc_r+0xde>
 800d122:	6834      	ldr	r4, [r6, #0]
 800d124:	4626      	mov	r6, r4
 800d126:	2e00      	cmp	r6, #0
 800d128:	d140      	bne.n	800d1ac <_malloc_r+0xcc>
 800d12a:	6823      	ldr	r3, [r4, #0]
 800d12c:	4631      	mov	r1, r6
 800d12e:	4638      	mov	r0, r7
 800d130:	eb04 0803 	add.w	r8, r4, r3
 800d134:	f000 fb08 	bl	800d748 <_sbrk_r>
 800d138:	4580      	cmp	r8, r0
 800d13a:	d13a      	bne.n	800d1b2 <_malloc_r+0xd2>
 800d13c:	6821      	ldr	r1, [r4, #0]
 800d13e:	3503      	adds	r5, #3
 800d140:	1a6d      	subs	r5, r5, r1
 800d142:	f025 0503 	bic.w	r5, r5, #3
 800d146:	3508      	adds	r5, #8
 800d148:	2d0c      	cmp	r5, #12
 800d14a:	bf38      	it	cc
 800d14c:	250c      	movcc	r5, #12
 800d14e:	4629      	mov	r1, r5
 800d150:	4638      	mov	r0, r7
 800d152:	f7ff ffa5 	bl	800d0a0 <sbrk_aligned>
 800d156:	3001      	adds	r0, #1
 800d158:	d02b      	beq.n	800d1b2 <_malloc_r+0xd2>
 800d15a:	6823      	ldr	r3, [r4, #0]
 800d15c:	442b      	add	r3, r5
 800d15e:	6023      	str	r3, [r4, #0]
 800d160:	e00e      	b.n	800d180 <_malloc_r+0xa0>
 800d162:	6822      	ldr	r2, [r4, #0]
 800d164:	1b52      	subs	r2, r2, r5
 800d166:	d41e      	bmi.n	800d1a6 <_malloc_r+0xc6>
 800d168:	2a0b      	cmp	r2, #11
 800d16a:	d916      	bls.n	800d19a <_malloc_r+0xba>
 800d16c:	1961      	adds	r1, r4, r5
 800d16e:	42a3      	cmp	r3, r4
 800d170:	6025      	str	r5, [r4, #0]
 800d172:	bf18      	it	ne
 800d174:	6059      	strne	r1, [r3, #4]
 800d176:	6863      	ldr	r3, [r4, #4]
 800d178:	bf08      	it	eq
 800d17a:	6031      	streq	r1, [r6, #0]
 800d17c:	5162      	str	r2, [r4, r5]
 800d17e:	604b      	str	r3, [r1, #4]
 800d180:	4638      	mov	r0, r7
 800d182:	f104 060b 	add.w	r6, r4, #11
 800d186:	f000 fbd1 	bl	800d92c <__malloc_unlock>
 800d18a:	f026 0607 	bic.w	r6, r6, #7
 800d18e:	1d23      	adds	r3, r4, #4
 800d190:	1af2      	subs	r2, r6, r3
 800d192:	d0b6      	beq.n	800d102 <_malloc_r+0x22>
 800d194:	1b9b      	subs	r3, r3, r6
 800d196:	50a3      	str	r3, [r4, r2]
 800d198:	e7b3      	b.n	800d102 <_malloc_r+0x22>
 800d19a:	6862      	ldr	r2, [r4, #4]
 800d19c:	42a3      	cmp	r3, r4
 800d19e:	bf0c      	ite	eq
 800d1a0:	6032      	streq	r2, [r6, #0]
 800d1a2:	605a      	strne	r2, [r3, #4]
 800d1a4:	e7ec      	b.n	800d180 <_malloc_r+0xa0>
 800d1a6:	4623      	mov	r3, r4
 800d1a8:	6864      	ldr	r4, [r4, #4]
 800d1aa:	e7b2      	b.n	800d112 <_malloc_r+0x32>
 800d1ac:	4634      	mov	r4, r6
 800d1ae:	6876      	ldr	r6, [r6, #4]
 800d1b0:	e7b9      	b.n	800d126 <_malloc_r+0x46>
 800d1b2:	230c      	movs	r3, #12
 800d1b4:	603b      	str	r3, [r7, #0]
 800d1b6:	4638      	mov	r0, r7
 800d1b8:	f000 fbb8 	bl	800d92c <__malloc_unlock>
 800d1bc:	e7a1      	b.n	800d102 <_malloc_r+0x22>
 800d1be:	6025      	str	r5, [r4, #0]
 800d1c0:	e7de      	b.n	800d180 <_malloc_r+0xa0>
 800d1c2:	bf00      	nop
 800d1c4:	20000930 	.word	0x20000930

0800d1c8 <__ssputs_r>:
 800d1c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d1cc:	688e      	ldr	r6, [r1, #8]
 800d1ce:	429e      	cmp	r6, r3
 800d1d0:	4682      	mov	sl, r0
 800d1d2:	460c      	mov	r4, r1
 800d1d4:	4690      	mov	r8, r2
 800d1d6:	461f      	mov	r7, r3
 800d1d8:	d838      	bhi.n	800d24c <__ssputs_r+0x84>
 800d1da:	898a      	ldrh	r2, [r1, #12]
 800d1dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d1e0:	d032      	beq.n	800d248 <__ssputs_r+0x80>
 800d1e2:	6825      	ldr	r5, [r4, #0]
 800d1e4:	6909      	ldr	r1, [r1, #16]
 800d1e6:	eba5 0901 	sub.w	r9, r5, r1
 800d1ea:	6965      	ldr	r5, [r4, #20]
 800d1ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d1f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d1f4:	3301      	adds	r3, #1
 800d1f6:	444b      	add	r3, r9
 800d1f8:	106d      	asrs	r5, r5, #1
 800d1fa:	429d      	cmp	r5, r3
 800d1fc:	bf38      	it	cc
 800d1fe:	461d      	movcc	r5, r3
 800d200:	0553      	lsls	r3, r2, #21
 800d202:	d531      	bpl.n	800d268 <__ssputs_r+0xa0>
 800d204:	4629      	mov	r1, r5
 800d206:	f7ff ff6b 	bl	800d0e0 <_malloc_r>
 800d20a:	4606      	mov	r6, r0
 800d20c:	b950      	cbnz	r0, 800d224 <__ssputs_r+0x5c>
 800d20e:	230c      	movs	r3, #12
 800d210:	f8ca 3000 	str.w	r3, [sl]
 800d214:	89a3      	ldrh	r3, [r4, #12]
 800d216:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d21a:	81a3      	strh	r3, [r4, #12]
 800d21c:	f04f 30ff 	mov.w	r0, #4294967295
 800d220:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d224:	6921      	ldr	r1, [r4, #16]
 800d226:	464a      	mov	r2, r9
 800d228:	f7fb ff9c 	bl	8009164 <memcpy>
 800d22c:	89a3      	ldrh	r3, [r4, #12]
 800d22e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d232:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d236:	81a3      	strh	r3, [r4, #12]
 800d238:	6126      	str	r6, [r4, #16]
 800d23a:	6165      	str	r5, [r4, #20]
 800d23c:	444e      	add	r6, r9
 800d23e:	eba5 0509 	sub.w	r5, r5, r9
 800d242:	6026      	str	r6, [r4, #0]
 800d244:	60a5      	str	r5, [r4, #8]
 800d246:	463e      	mov	r6, r7
 800d248:	42be      	cmp	r6, r7
 800d24a:	d900      	bls.n	800d24e <__ssputs_r+0x86>
 800d24c:	463e      	mov	r6, r7
 800d24e:	6820      	ldr	r0, [r4, #0]
 800d250:	4632      	mov	r2, r6
 800d252:	4641      	mov	r1, r8
 800d254:	f000 fb4a 	bl	800d8ec <memmove>
 800d258:	68a3      	ldr	r3, [r4, #8]
 800d25a:	1b9b      	subs	r3, r3, r6
 800d25c:	60a3      	str	r3, [r4, #8]
 800d25e:	6823      	ldr	r3, [r4, #0]
 800d260:	4433      	add	r3, r6
 800d262:	6023      	str	r3, [r4, #0]
 800d264:	2000      	movs	r0, #0
 800d266:	e7db      	b.n	800d220 <__ssputs_r+0x58>
 800d268:	462a      	mov	r2, r5
 800d26a:	f000 fb65 	bl	800d938 <_realloc_r>
 800d26e:	4606      	mov	r6, r0
 800d270:	2800      	cmp	r0, #0
 800d272:	d1e1      	bne.n	800d238 <__ssputs_r+0x70>
 800d274:	6921      	ldr	r1, [r4, #16]
 800d276:	4650      	mov	r0, sl
 800d278:	f7ff fec6 	bl	800d008 <_free_r>
 800d27c:	e7c7      	b.n	800d20e <__ssputs_r+0x46>
	...

0800d280 <_svfiprintf_r>:
 800d280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d284:	4698      	mov	r8, r3
 800d286:	898b      	ldrh	r3, [r1, #12]
 800d288:	061b      	lsls	r3, r3, #24
 800d28a:	b09d      	sub	sp, #116	; 0x74
 800d28c:	4607      	mov	r7, r0
 800d28e:	460d      	mov	r5, r1
 800d290:	4614      	mov	r4, r2
 800d292:	d50e      	bpl.n	800d2b2 <_svfiprintf_r+0x32>
 800d294:	690b      	ldr	r3, [r1, #16]
 800d296:	b963      	cbnz	r3, 800d2b2 <_svfiprintf_r+0x32>
 800d298:	2140      	movs	r1, #64	; 0x40
 800d29a:	f7ff ff21 	bl	800d0e0 <_malloc_r>
 800d29e:	6028      	str	r0, [r5, #0]
 800d2a0:	6128      	str	r0, [r5, #16]
 800d2a2:	b920      	cbnz	r0, 800d2ae <_svfiprintf_r+0x2e>
 800d2a4:	230c      	movs	r3, #12
 800d2a6:	603b      	str	r3, [r7, #0]
 800d2a8:	f04f 30ff 	mov.w	r0, #4294967295
 800d2ac:	e0d1      	b.n	800d452 <_svfiprintf_r+0x1d2>
 800d2ae:	2340      	movs	r3, #64	; 0x40
 800d2b0:	616b      	str	r3, [r5, #20]
 800d2b2:	2300      	movs	r3, #0
 800d2b4:	9309      	str	r3, [sp, #36]	; 0x24
 800d2b6:	2320      	movs	r3, #32
 800d2b8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d2bc:	f8cd 800c 	str.w	r8, [sp, #12]
 800d2c0:	2330      	movs	r3, #48	; 0x30
 800d2c2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d46c <_svfiprintf_r+0x1ec>
 800d2c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d2ca:	f04f 0901 	mov.w	r9, #1
 800d2ce:	4623      	mov	r3, r4
 800d2d0:	469a      	mov	sl, r3
 800d2d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d2d6:	b10a      	cbz	r2, 800d2dc <_svfiprintf_r+0x5c>
 800d2d8:	2a25      	cmp	r2, #37	; 0x25
 800d2da:	d1f9      	bne.n	800d2d0 <_svfiprintf_r+0x50>
 800d2dc:	ebba 0b04 	subs.w	fp, sl, r4
 800d2e0:	d00b      	beq.n	800d2fa <_svfiprintf_r+0x7a>
 800d2e2:	465b      	mov	r3, fp
 800d2e4:	4622      	mov	r2, r4
 800d2e6:	4629      	mov	r1, r5
 800d2e8:	4638      	mov	r0, r7
 800d2ea:	f7ff ff6d 	bl	800d1c8 <__ssputs_r>
 800d2ee:	3001      	adds	r0, #1
 800d2f0:	f000 80aa 	beq.w	800d448 <_svfiprintf_r+0x1c8>
 800d2f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d2f6:	445a      	add	r2, fp
 800d2f8:	9209      	str	r2, [sp, #36]	; 0x24
 800d2fa:	f89a 3000 	ldrb.w	r3, [sl]
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	f000 80a2 	beq.w	800d448 <_svfiprintf_r+0x1c8>
 800d304:	2300      	movs	r3, #0
 800d306:	f04f 32ff 	mov.w	r2, #4294967295
 800d30a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d30e:	f10a 0a01 	add.w	sl, sl, #1
 800d312:	9304      	str	r3, [sp, #16]
 800d314:	9307      	str	r3, [sp, #28]
 800d316:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d31a:	931a      	str	r3, [sp, #104]	; 0x68
 800d31c:	4654      	mov	r4, sl
 800d31e:	2205      	movs	r2, #5
 800d320:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d324:	4851      	ldr	r0, [pc, #324]	; (800d46c <_svfiprintf_r+0x1ec>)
 800d326:	f7f2 ff5b 	bl	80001e0 <memchr>
 800d32a:	9a04      	ldr	r2, [sp, #16]
 800d32c:	b9d8      	cbnz	r0, 800d366 <_svfiprintf_r+0xe6>
 800d32e:	06d0      	lsls	r0, r2, #27
 800d330:	bf44      	itt	mi
 800d332:	2320      	movmi	r3, #32
 800d334:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d338:	0711      	lsls	r1, r2, #28
 800d33a:	bf44      	itt	mi
 800d33c:	232b      	movmi	r3, #43	; 0x2b
 800d33e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d342:	f89a 3000 	ldrb.w	r3, [sl]
 800d346:	2b2a      	cmp	r3, #42	; 0x2a
 800d348:	d015      	beq.n	800d376 <_svfiprintf_r+0xf6>
 800d34a:	9a07      	ldr	r2, [sp, #28]
 800d34c:	4654      	mov	r4, sl
 800d34e:	2000      	movs	r0, #0
 800d350:	f04f 0c0a 	mov.w	ip, #10
 800d354:	4621      	mov	r1, r4
 800d356:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d35a:	3b30      	subs	r3, #48	; 0x30
 800d35c:	2b09      	cmp	r3, #9
 800d35e:	d94e      	bls.n	800d3fe <_svfiprintf_r+0x17e>
 800d360:	b1b0      	cbz	r0, 800d390 <_svfiprintf_r+0x110>
 800d362:	9207      	str	r2, [sp, #28]
 800d364:	e014      	b.n	800d390 <_svfiprintf_r+0x110>
 800d366:	eba0 0308 	sub.w	r3, r0, r8
 800d36a:	fa09 f303 	lsl.w	r3, r9, r3
 800d36e:	4313      	orrs	r3, r2
 800d370:	9304      	str	r3, [sp, #16]
 800d372:	46a2      	mov	sl, r4
 800d374:	e7d2      	b.n	800d31c <_svfiprintf_r+0x9c>
 800d376:	9b03      	ldr	r3, [sp, #12]
 800d378:	1d19      	adds	r1, r3, #4
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	9103      	str	r1, [sp, #12]
 800d37e:	2b00      	cmp	r3, #0
 800d380:	bfbb      	ittet	lt
 800d382:	425b      	neglt	r3, r3
 800d384:	f042 0202 	orrlt.w	r2, r2, #2
 800d388:	9307      	strge	r3, [sp, #28]
 800d38a:	9307      	strlt	r3, [sp, #28]
 800d38c:	bfb8      	it	lt
 800d38e:	9204      	strlt	r2, [sp, #16]
 800d390:	7823      	ldrb	r3, [r4, #0]
 800d392:	2b2e      	cmp	r3, #46	; 0x2e
 800d394:	d10c      	bne.n	800d3b0 <_svfiprintf_r+0x130>
 800d396:	7863      	ldrb	r3, [r4, #1]
 800d398:	2b2a      	cmp	r3, #42	; 0x2a
 800d39a:	d135      	bne.n	800d408 <_svfiprintf_r+0x188>
 800d39c:	9b03      	ldr	r3, [sp, #12]
 800d39e:	1d1a      	adds	r2, r3, #4
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	9203      	str	r2, [sp, #12]
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	bfb8      	it	lt
 800d3a8:	f04f 33ff 	movlt.w	r3, #4294967295
 800d3ac:	3402      	adds	r4, #2
 800d3ae:	9305      	str	r3, [sp, #20]
 800d3b0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d47c <_svfiprintf_r+0x1fc>
 800d3b4:	7821      	ldrb	r1, [r4, #0]
 800d3b6:	2203      	movs	r2, #3
 800d3b8:	4650      	mov	r0, sl
 800d3ba:	f7f2 ff11 	bl	80001e0 <memchr>
 800d3be:	b140      	cbz	r0, 800d3d2 <_svfiprintf_r+0x152>
 800d3c0:	2340      	movs	r3, #64	; 0x40
 800d3c2:	eba0 000a 	sub.w	r0, r0, sl
 800d3c6:	fa03 f000 	lsl.w	r0, r3, r0
 800d3ca:	9b04      	ldr	r3, [sp, #16]
 800d3cc:	4303      	orrs	r3, r0
 800d3ce:	3401      	adds	r4, #1
 800d3d0:	9304      	str	r3, [sp, #16]
 800d3d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d3d6:	4826      	ldr	r0, [pc, #152]	; (800d470 <_svfiprintf_r+0x1f0>)
 800d3d8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d3dc:	2206      	movs	r2, #6
 800d3de:	f7f2 feff 	bl	80001e0 <memchr>
 800d3e2:	2800      	cmp	r0, #0
 800d3e4:	d038      	beq.n	800d458 <_svfiprintf_r+0x1d8>
 800d3e6:	4b23      	ldr	r3, [pc, #140]	; (800d474 <_svfiprintf_r+0x1f4>)
 800d3e8:	bb1b      	cbnz	r3, 800d432 <_svfiprintf_r+0x1b2>
 800d3ea:	9b03      	ldr	r3, [sp, #12]
 800d3ec:	3307      	adds	r3, #7
 800d3ee:	f023 0307 	bic.w	r3, r3, #7
 800d3f2:	3308      	adds	r3, #8
 800d3f4:	9303      	str	r3, [sp, #12]
 800d3f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3f8:	4433      	add	r3, r6
 800d3fa:	9309      	str	r3, [sp, #36]	; 0x24
 800d3fc:	e767      	b.n	800d2ce <_svfiprintf_r+0x4e>
 800d3fe:	fb0c 3202 	mla	r2, ip, r2, r3
 800d402:	460c      	mov	r4, r1
 800d404:	2001      	movs	r0, #1
 800d406:	e7a5      	b.n	800d354 <_svfiprintf_r+0xd4>
 800d408:	2300      	movs	r3, #0
 800d40a:	3401      	adds	r4, #1
 800d40c:	9305      	str	r3, [sp, #20]
 800d40e:	4619      	mov	r1, r3
 800d410:	f04f 0c0a 	mov.w	ip, #10
 800d414:	4620      	mov	r0, r4
 800d416:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d41a:	3a30      	subs	r2, #48	; 0x30
 800d41c:	2a09      	cmp	r2, #9
 800d41e:	d903      	bls.n	800d428 <_svfiprintf_r+0x1a8>
 800d420:	2b00      	cmp	r3, #0
 800d422:	d0c5      	beq.n	800d3b0 <_svfiprintf_r+0x130>
 800d424:	9105      	str	r1, [sp, #20]
 800d426:	e7c3      	b.n	800d3b0 <_svfiprintf_r+0x130>
 800d428:	fb0c 2101 	mla	r1, ip, r1, r2
 800d42c:	4604      	mov	r4, r0
 800d42e:	2301      	movs	r3, #1
 800d430:	e7f0      	b.n	800d414 <_svfiprintf_r+0x194>
 800d432:	ab03      	add	r3, sp, #12
 800d434:	9300      	str	r3, [sp, #0]
 800d436:	462a      	mov	r2, r5
 800d438:	4b0f      	ldr	r3, [pc, #60]	; (800d478 <_svfiprintf_r+0x1f8>)
 800d43a:	a904      	add	r1, sp, #16
 800d43c:	4638      	mov	r0, r7
 800d43e:	f7fb ff47 	bl	80092d0 <_printf_float>
 800d442:	1c42      	adds	r2, r0, #1
 800d444:	4606      	mov	r6, r0
 800d446:	d1d6      	bne.n	800d3f6 <_svfiprintf_r+0x176>
 800d448:	89ab      	ldrh	r3, [r5, #12]
 800d44a:	065b      	lsls	r3, r3, #25
 800d44c:	f53f af2c 	bmi.w	800d2a8 <_svfiprintf_r+0x28>
 800d450:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d452:	b01d      	add	sp, #116	; 0x74
 800d454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d458:	ab03      	add	r3, sp, #12
 800d45a:	9300      	str	r3, [sp, #0]
 800d45c:	462a      	mov	r2, r5
 800d45e:	4b06      	ldr	r3, [pc, #24]	; (800d478 <_svfiprintf_r+0x1f8>)
 800d460:	a904      	add	r1, sp, #16
 800d462:	4638      	mov	r0, r7
 800d464:	f7fc f9d8 	bl	8009818 <_printf_i>
 800d468:	e7eb      	b.n	800d442 <_svfiprintf_r+0x1c2>
 800d46a:	bf00      	nop
 800d46c:	0800e04c 	.word	0x0800e04c
 800d470:	0800e056 	.word	0x0800e056
 800d474:	080092d1 	.word	0x080092d1
 800d478:	0800d1c9 	.word	0x0800d1c9
 800d47c:	0800e052 	.word	0x0800e052

0800d480 <__sfputc_r>:
 800d480:	6893      	ldr	r3, [r2, #8]
 800d482:	3b01      	subs	r3, #1
 800d484:	2b00      	cmp	r3, #0
 800d486:	b410      	push	{r4}
 800d488:	6093      	str	r3, [r2, #8]
 800d48a:	da08      	bge.n	800d49e <__sfputc_r+0x1e>
 800d48c:	6994      	ldr	r4, [r2, #24]
 800d48e:	42a3      	cmp	r3, r4
 800d490:	db01      	blt.n	800d496 <__sfputc_r+0x16>
 800d492:	290a      	cmp	r1, #10
 800d494:	d103      	bne.n	800d49e <__sfputc_r+0x1e>
 800d496:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d49a:	f7fd bbc5 	b.w	800ac28 <__swbuf_r>
 800d49e:	6813      	ldr	r3, [r2, #0]
 800d4a0:	1c58      	adds	r0, r3, #1
 800d4a2:	6010      	str	r0, [r2, #0]
 800d4a4:	7019      	strb	r1, [r3, #0]
 800d4a6:	4608      	mov	r0, r1
 800d4a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d4ac:	4770      	bx	lr

0800d4ae <__sfputs_r>:
 800d4ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4b0:	4606      	mov	r6, r0
 800d4b2:	460f      	mov	r7, r1
 800d4b4:	4614      	mov	r4, r2
 800d4b6:	18d5      	adds	r5, r2, r3
 800d4b8:	42ac      	cmp	r4, r5
 800d4ba:	d101      	bne.n	800d4c0 <__sfputs_r+0x12>
 800d4bc:	2000      	movs	r0, #0
 800d4be:	e007      	b.n	800d4d0 <__sfputs_r+0x22>
 800d4c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4c4:	463a      	mov	r2, r7
 800d4c6:	4630      	mov	r0, r6
 800d4c8:	f7ff ffda 	bl	800d480 <__sfputc_r>
 800d4cc:	1c43      	adds	r3, r0, #1
 800d4ce:	d1f3      	bne.n	800d4b8 <__sfputs_r+0xa>
 800d4d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d4d4 <_vfiprintf_r>:
 800d4d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4d8:	460d      	mov	r5, r1
 800d4da:	b09d      	sub	sp, #116	; 0x74
 800d4dc:	4614      	mov	r4, r2
 800d4de:	4698      	mov	r8, r3
 800d4e0:	4606      	mov	r6, r0
 800d4e2:	b118      	cbz	r0, 800d4ec <_vfiprintf_r+0x18>
 800d4e4:	6983      	ldr	r3, [r0, #24]
 800d4e6:	b90b      	cbnz	r3, 800d4ec <_vfiprintf_r+0x18>
 800d4e8:	f7fe fc12 	bl	800bd10 <__sinit>
 800d4ec:	4b89      	ldr	r3, [pc, #548]	; (800d714 <_vfiprintf_r+0x240>)
 800d4ee:	429d      	cmp	r5, r3
 800d4f0:	d11b      	bne.n	800d52a <_vfiprintf_r+0x56>
 800d4f2:	6875      	ldr	r5, [r6, #4]
 800d4f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d4f6:	07d9      	lsls	r1, r3, #31
 800d4f8:	d405      	bmi.n	800d506 <_vfiprintf_r+0x32>
 800d4fa:	89ab      	ldrh	r3, [r5, #12]
 800d4fc:	059a      	lsls	r2, r3, #22
 800d4fe:	d402      	bmi.n	800d506 <_vfiprintf_r+0x32>
 800d500:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d502:	f7ff f828 	bl	800c556 <__retarget_lock_acquire_recursive>
 800d506:	89ab      	ldrh	r3, [r5, #12]
 800d508:	071b      	lsls	r3, r3, #28
 800d50a:	d501      	bpl.n	800d510 <_vfiprintf_r+0x3c>
 800d50c:	692b      	ldr	r3, [r5, #16]
 800d50e:	b9eb      	cbnz	r3, 800d54c <_vfiprintf_r+0x78>
 800d510:	4629      	mov	r1, r5
 800d512:	4630      	mov	r0, r6
 800d514:	f7fd fbda 	bl	800accc <__swsetup_r>
 800d518:	b1c0      	cbz	r0, 800d54c <_vfiprintf_r+0x78>
 800d51a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d51c:	07dc      	lsls	r4, r3, #31
 800d51e:	d50e      	bpl.n	800d53e <_vfiprintf_r+0x6a>
 800d520:	f04f 30ff 	mov.w	r0, #4294967295
 800d524:	b01d      	add	sp, #116	; 0x74
 800d526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d52a:	4b7b      	ldr	r3, [pc, #492]	; (800d718 <_vfiprintf_r+0x244>)
 800d52c:	429d      	cmp	r5, r3
 800d52e:	d101      	bne.n	800d534 <_vfiprintf_r+0x60>
 800d530:	68b5      	ldr	r5, [r6, #8]
 800d532:	e7df      	b.n	800d4f4 <_vfiprintf_r+0x20>
 800d534:	4b79      	ldr	r3, [pc, #484]	; (800d71c <_vfiprintf_r+0x248>)
 800d536:	429d      	cmp	r5, r3
 800d538:	bf08      	it	eq
 800d53a:	68f5      	ldreq	r5, [r6, #12]
 800d53c:	e7da      	b.n	800d4f4 <_vfiprintf_r+0x20>
 800d53e:	89ab      	ldrh	r3, [r5, #12]
 800d540:	0598      	lsls	r0, r3, #22
 800d542:	d4ed      	bmi.n	800d520 <_vfiprintf_r+0x4c>
 800d544:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d546:	f7ff f807 	bl	800c558 <__retarget_lock_release_recursive>
 800d54a:	e7e9      	b.n	800d520 <_vfiprintf_r+0x4c>
 800d54c:	2300      	movs	r3, #0
 800d54e:	9309      	str	r3, [sp, #36]	; 0x24
 800d550:	2320      	movs	r3, #32
 800d552:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d556:	f8cd 800c 	str.w	r8, [sp, #12]
 800d55a:	2330      	movs	r3, #48	; 0x30
 800d55c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d720 <_vfiprintf_r+0x24c>
 800d560:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d564:	f04f 0901 	mov.w	r9, #1
 800d568:	4623      	mov	r3, r4
 800d56a:	469a      	mov	sl, r3
 800d56c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d570:	b10a      	cbz	r2, 800d576 <_vfiprintf_r+0xa2>
 800d572:	2a25      	cmp	r2, #37	; 0x25
 800d574:	d1f9      	bne.n	800d56a <_vfiprintf_r+0x96>
 800d576:	ebba 0b04 	subs.w	fp, sl, r4
 800d57a:	d00b      	beq.n	800d594 <_vfiprintf_r+0xc0>
 800d57c:	465b      	mov	r3, fp
 800d57e:	4622      	mov	r2, r4
 800d580:	4629      	mov	r1, r5
 800d582:	4630      	mov	r0, r6
 800d584:	f7ff ff93 	bl	800d4ae <__sfputs_r>
 800d588:	3001      	adds	r0, #1
 800d58a:	f000 80aa 	beq.w	800d6e2 <_vfiprintf_r+0x20e>
 800d58e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d590:	445a      	add	r2, fp
 800d592:	9209      	str	r2, [sp, #36]	; 0x24
 800d594:	f89a 3000 	ldrb.w	r3, [sl]
 800d598:	2b00      	cmp	r3, #0
 800d59a:	f000 80a2 	beq.w	800d6e2 <_vfiprintf_r+0x20e>
 800d59e:	2300      	movs	r3, #0
 800d5a0:	f04f 32ff 	mov.w	r2, #4294967295
 800d5a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d5a8:	f10a 0a01 	add.w	sl, sl, #1
 800d5ac:	9304      	str	r3, [sp, #16]
 800d5ae:	9307      	str	r3, [sp, #28]
 800d5b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d5b4:	931a      	str	r3, [sp, #104]	; 0x68
 800d5b6:	4654      	mov	r4, sl
 800d5b8:	2205      	movs	r2, #5
 800d5ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5be:	4858      	ldr	r0, [pc, #352]	; (800d720 <_vfiprintf_r+0x24c>)
 800d5c0:	f7f2 fe0e 	bl	80001e0 <memchr>
 800d5c4:	9a04      	ldr	r2, [sp, #16]
 800d5c6:	b9d8      	cbnz	r0, 800d600 <_vfiprintf_r+0x12c>
 800d5c8:	06d1      	lsls	r1, r2, #27
 800d5ca:	bf44      	itt	mi
 800d5cc:	2320      	movmi	r3, #32
 800d5ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d5d2:	0713      	lsls	r3, r2, #28
 800d5d4:	bf44      	itt	mi
 800d5d6:	232b      	movmi	r3, #43	; 0x2b
 800d5d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d5dc:	f89a 3000 	ldrb.w	r3, [sl]
 800d5e0:	2b2a      	cmp	r3, #42	; 0x2a
 800d5e2:	d015      	beq.n	800d610 <_vfiprintf_r+0x13c>
 800d5e4:	9a07      	ldr	r2, [sp, #28]
 800d5e6:	4654      	mov	r4, sl
 800d5e8:	2000      	movs	r0, #0
 800d5ea:	f04f 0c0a 	mov.w	ip, #10
 800d5ee:	4621      	mov	r1, r4
 800d5f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d5f4:	3b30      	subs	r3, #48	; 0x30
 800d5f6:	2b09      	cmp	r3, #9
 800d5f8:	d94e      	bls.n	800d698 <_vfiprintf_r+0x1c4>
 800d5fa:	b1b0      	cbz	r0, 800d62a <_vfiprintf_r+0x156>
 800d5fc:	9207      	str	r2, [sp, #28]
 800d5fe:	e014      	b.n	800d62a <_vfiprintf_r+0x156>
 800d600:	eba0 0308 	sub.w	r3, r0, r8
 800d604:	fa09 f303 	lsl.w	r3, r9, r3
 800d608:	4313      	orrs	r3, r2
 800d60a:	9304      	str	r3, [sp, #16]
 800d60c:	46a2      	mov	sl, r4
 800d60e:	e7d2      	b.n	800d5b6 <_vfiprintf_r+0xe2>
 800d610:	9b03      	ldr	r3, [sp, #12]
 800d612:	1d19      	adds	r1, r3, #4
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	9103      	str	r1, [sp, #12]
 800d618:	2b00      	cmp	r3, #0
 800d61a:	bfbb      	ittet	lt
 800d61c:	425b      	neglt	r3, r3
 800d61e:	f042 0202 	orrlt.w	r2, r2, #2
 800d622:	9307      	strge	r3, [sp, #28]
 800d624:	9307      	strlt	r3, [sp, #28]
 800d626:	bfb8      	it	lt
 800d628:	9204      	strlt	r2, [sp, #16]
 800d62a:	7823      	ldrb	r3, [r4, #0]
 800d62c:	2b2e      	cmp	r3, #46	; 0x2e
 800d62e:	d10c      	bne.n	800d64a <_vfiprintf_r+0x176>
 800d630:	7863      	ldrb	r3, [r4, #1]
 800d632:	2b2a      	cmp	r3, #42	; 0x2a
 800d634:	d135      	bne.n	800d6a2 <_vfiprintf_r+0x1ce>
 800d636:	9b03      	ldr	r3, [sp, #12]
 800d638:	1d1a      	adds	r2, r3, #4
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	9203      	str	r2, [sp, #12]
 800d63e:	2b00      	cmp	r3, #0
 800d640:	bfb8      	it	lt
 800d642:	f04f 33ff 	movlt.w	r3, #4294967295
 800d646:	3402      	adds	r4, #2
 800d648:	9305      	str	r3, [sp, #20]
 800d64a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d730 <_vfiprintf_r+0x25c>
 800d64e:	7821      	ldrb	r1, [r4, #0]
 800d650:	2203      	movs	r2, #3
 800d652:	4650      	mov	r0, sl
 800d654:	f7f2 fdc4 	bl	80001e0 <memchr>
 800d658:	b140      	cbz	r0, 800d66c <_vfiprintf_r+0x198>
 800d65a:	2340      	movs	r3, #64	; 0x40
 800d65c:	eba0 000a 	sub.w	r0, r0, sl
 800d660:	fa03 f000 	lsl.w	r0, r3, r0
 800d664:	9b04      	ldr	r3, [sp, #16]
 800d666:	4303      	orrs	r3, r0
 800d668:	3401      	adds	r4, #1
 800d66a:	9304      	str	r3, [sp, #16]
 800d66c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d670:	482c      	ldr	r0, [pc, #176]	; (800d724 <_vfiprintf_r+0x250>)
 800d672:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d676:	2206      	movs	r2, #6
 800d678:	f7f2 fdb2 	bl	80001e0 <memchr>
 800d67c:	2800      	cmp	r0, #0
 800d67e:	d03f      	beq.n	800d700 <_vfiprintf_r+0x22c>
 800d680:	4b29      	ldr	r3, [pc, #164]	; (800d728 <_vfiprintf_r+0x254>)
 800d682:	bb1b      	cbnz	r3, 800d6cc <_vfiprintf_r+0x1f8>
 800d684:	9b03      	ldr	r3, [sp, #12]
 800d686:	3307      	adds	r3, #7
 800d688:	f023 0307 	bic.w	r3, r3, #7
 800d68c:	3308      	adds	r3, #8
 800d68e:	9303      	str	r3, [sp, #12]
 800d690:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d692:	443b      	add	r3, r7
 800d694:	9309      	str	r3, [sp, #36]	; 0x24
 800d696:	e767      	b.n	800d568 <_vfiprintf_r+0x94>
 800d698:	fb0c 3202 	mla	r2, ip, r2, r3
 800d69c:	460c      	mov	r4, r1
 800d69e:	2001      	movs	r0, #1
 800d6a0:	e7a5      	b.n	800d5ee <_vfiprintf_r+0x11a>
 800d6a2:	2300      	movs	r3, #0
 800d6a4:	3401      	adds	r4, #1
 800d6a6:	9305      	str	r3, [sp, #20]
 800d6a8:	4619      	mov	r1, r3
 800d6aa:	f04f 0c0a 	mov.w	ip, #10
 800d6ae:	4620      	mov	r0, r4
 800d6b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d6b4:	3a30      	subs	r2, #48	; 0x30
 800d6b6:	2a09      	cmp	r2, #9
 800d6b8:	d903      	bls.n	800d6c2 <_vfiprintf_r+0x1ee>
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d0c5      	beq.n	800d64a <_vfiprintf_r+0x176>
 800d6be:	9105      	str	r1, [sp, #20]
 800d6c0:	e7c3      	b.n	800d64a <_vfiprintf_r+0x176>
 800d6c2:	fb0c 2101 	mla	r1, ip, r1, r2
 800d6c6:	4604      	mov	r4, r0
 800d6c8:	2301      	movs	r3, #1
 800d6ca:	e7f0      	b.n	800d6ae <_vfiprintf_r+0x1da>
 800d6cc:	ab03      	add	r3, sp, #12
 800d6ce:	9300      	str	r3, [sp, #0]
 800d6d0:	462a      	mov	r2, r5
 800d6d2:	4b16      	ldr	r3, [pc, #88]	; (800d72c <_vfiprintf_r+0x258>)
 800d6d4:	a904      	add	r1, sp, #16
 800d6d6:	4630      	mov	r0, r6
 800d6d8:	f7fb fdfa 	bl	80092d0 <_printf_float>
 800d6dc:	4607      	mov	r7, r0
 800d6de:	1c78      	adds	r0, r7, #1
 800d6e0:	d1d6      	bne.n	800d690 <_vfiprintf_r+0x1bc>
 800d6e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d6e4:	07d9      	lsls	r1, r3, #31
 800d6e6:	d405      	bmi.n	800d6f4 <_vfiprintf_r+0x220>
 800d6e8:	89ab      	ldrh	r3, [r5, #12]
 800d6ea:	059a      	lsls	r2, r3, #22
 800d6ec:	d402      	bmi.n	800d6f4 <_vfiprintf_r+0x220>
 800d6ee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d6f0:	f7fe ff32 	bl	800c558 <__retarget_lock_release_recursive>
 800d6f4:	89ab      	ldrh	r3, [r5, #12]
 800d6f6:	065b      	lsls	r3, r3, #25
 800d6f8:	f53f af12 	bmi.w	800d520 <_vfiprintf_r+0x4c>
 800d6fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d6fe:	e711      	b.n	800d524 <_vfiprintf_r+0x50>
 800d700:	ab03      	add	r3, sp, #12
 800d702:	9300      	str	r3, [sp, #0]
 800d704:	462a      	mov	r2, r5
 800d706:	4b09      	ldr	r3, [pc, #36]	; (800d72c <_vfiprintf_r+0x258>)
 800d708:	a904      	add	r1, sp, #16
 800d70a:	4630      	mov	r0, r6
 800d70c:	f7fc f884 	bl	8009818 <_printf_i>
 800d710:	e7e4      	b.n	800d6dc <_vfiprintf_r+0x208>
 800d712:	bf00      	nop
 800d714:	0800de38 	.word	0x0800de38
 800d718:	0800de58 	.word	0x0800de58
 800d71c:	0800de18 	.word	0x0800de18
 800d720:	0800e04c 	.word	0x0800e04c
 800d724:	0800e056 	.word	0x0800e056
 800d728:	080092d1 	.word	0x080092d1
 800d72c:	0800d4af 	.word	0x0800d4af
 800d730:	0800e052 	.word	0x0800e052
 800d734:	00000000 	.word	0x00000000

0800d738 <nan>:
 800d738:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d740 <nan+0x8>
 800d73c:	4770      	bx	lr
 800d73e:	bf00      	nop
 800d740:	00000000 	.word	0x00000000
 800d744:	7ff80000 	.word	0x7ff80000

0800d748 <_sbrk_r>:
 800d748:	b538      	push	{r3, r4, r5, lr}
 800d74a:	4d06      	ldr	r5, [pc, #24]	; (800d764 <_sbrk_r+0x1c>)
 800d74c:	2300      	movs	r3, #0
 800d74e:	4604      	mov	r4, r0
 800d750:	4608      	mov	r0, r1
 800d752:	602b      	str	r3, [r5, #0]
 800d754:	f7f5 fe60 	bl	8003418 <_sbrk>
 800d758:	1c43      	adds	r3, r0, #1
 800d75a:	d102      	bne.n	800d762 <_sbrk_r+0x1a>
 800d75c:	682b      	ldr	r3, [r5, #0]
 800d75e:	b103      	cbz	r3, 800d762 <_sbrk_r+0x1a>
 800d760:	6023      	str	r3, [r4, #0]
 800d762:	bd38      	pop	{r3, r4, r5, pc}
 800d764:	20000938 	.word	0x20000938

0800d768 <__sread>:
 800d768:	b510      	push	{r4, lr}
 800d76a:	460c      	mov	r4, r1
 800d76c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d770:	f000 f912 	bl	800d998 <_read_r>
 800d774:	2800      	cmp	r0, #0
 800d776:	bfab      	itete	ge
 800d778:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d77a:	89a3      	ldrhlt	r3, [r4, #12]
 800d77c:	181b      	addge	r3, r3, r0
 800d77e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d782:	bfac      	ite	ge
 800d784:	6563      	strge	r3, [r4, #84]	; 0x54
 800d786:	81a3      	strhlt	r3, [r4, #12]
 800d788:	bd10      	pop	{r4, pc}

0800d78a <__swrite>:
 800d78a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d78e:	461f      	mov	r7, r3
 800d790:	898b      	ldrh	r3, [r1, #12]
 800d792:	05db      	lsls	r3, r3, #23
 800d794:	4605      	mov	r5, r0
 800d796:	460c      	mov	r4, r1
 800d798:	4616      	mov	r6, r2
 800d79a:	d505      	bpl.n	800d7a8 <__swrite+0x1e>
 800d79c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7a0:	2302      	movs	r3, #2
 800d7a2:	2200      	movs	r2, #0
 800d7a4:	f000 f890 	bl	800d8c8 <_lseek_r>
 800d7a8:	89a3      	ldrh	r3, [r4, #12]
 800d7aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d7ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d7b2:	81a3      	strh	r3, [r4, #12]
 800d7b4:	4632      	mov	r2, r6
 800d7b6:	463b      	mov	r3, r7
 800d7b8:	4628      	mov	r0, r5
 800d7ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d7be:	f000 b837 	b.w	800d830 <_write_r>

0800d7c2 <__sseek>:
 800d7c2:	b510      	push	{r4, lr}
 800d7c4:	460c      	mov	r4, r1
 800d7c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7ca:	f000 f87d 	bl	800d8c8 <_lseek_r>
 800d7ce:	1c43      	adds	r3, r0, #1
 800d7d0:	89a3      	ldrh	r3, [r4, #12]
 800d7d2:	bf15      	itete	ne
 800d7d4:	6560      	strne	r0, [r4, #84]	; 0x54
 800d7d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d7da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d7de:	81a3      	strheq	r3, [r4, #12]
 800d7e0:	bf18      	it	ne
 800d7e2:	81a3      	strhne	r3, [r4, #12]
 800d7e4:	bd10      	pop	{r4, pc}

0800d7e6 <__sclose>:
 800d7e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7ea:	f000 b83b 	b.w	800d864 <_close_r>

0800d7ee <strncmp>:
 800d7ee:	b510      	push	{r4, lr}
 800d7f0:	b17a      	cbz	r2, 800d812 <strncmp+0x24>
 800d7f2:	4603      	mov	r3, r0
 800d7f4:	3901      	subs	r1, #1
 800d7f6:	1884      	adds	r4, r0, r2
 800d7f8:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d7fc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800d800:	4290      	cmp	r0, r2
 800d802:	d101      	bne.n	800d808 <strncmp+0x1a>
 800d804:	42a3      	cmp	r3, r4
 800d806:	d101      	bne.n	800d80c <strncmp+0x1e>
 800d808:	1a80      	subs	r0, r0, r2
 800d80a:	bd10      	pop	{r4, pc}
 800d80c:	2800      	cmp	r0, #0
 800d80e:	d1f3      	bne.n	800d7f8 <strncmp+0xa>
 800d810:	e7fa      	b.n	800d808 <strncmp+0x1a>
 800d812:	4610      	mov	r0, r2
 800d814:	e7f9      	b.n	800d80a <strncmp+0x1c>

0800d816 <__ascii_wctomb>:
 800d816:	b149      	cbz	r1, 800d82c <__ascii_wctomb+0x16>
 800d818:	2aff      	cmp	r2, #255	; 0xff
 800d81a:	bf85      	ittet	hi
 800d81c:	238a      	movhi	r3, #138	; 0x8a
 800d81e:	6003      	strhi	r3, [r0, #0]
 800d820:	700a      	strbls	r2, [r1, #0]
 800d822:	f04f 30ff 	movhi.w	r0, #4294967295
 800d826:	bf98      	it	ls
 800d828:	2001      	movls	r0, #1
 800d82a:	4770      	bx	lr
 800d82c:	4608      	mov	r0, r1
 800d82e:	4770      	bx	lr

0800d830 <_write_r>:
 800d830:	b538      	push	{r3, r4, r5, lr}
 800d832:	4d07      	ldr	r5, [pc, #28]	; (800d850 <_write_r+0x20>)
 800d834:	4604      	mov	r4, r0
 800d836:	4608      	mov	r0, r1
 800d838:	4611      	mov	r1, r2
 800d83a:	2200      	movs	r2, #0
 800d83c:	602a      	str	r2, [r5, #0]
 800d83e:	461a      	mov	r2, r3
 800d840:	f7f5 fd99 	bl	8003376 <_write>
 800d844:	1c43      	adds	r3, r0, #1
 800d846:	d102      	bne.n	800d84e <_write_r+0x1e>
 800d848:	682b      	ldr	r3, [r5, #0]
 800d84a:	b103      	cbz	r3, 800d84e <_write_r+0x1e>
 800d84c:	6023      	str	r3, [r4, #0]
 800d84e:	bd38      	pop	{r3, r4, r5, pc}
 800d850:	20000938 	.word	0x20000938

0800d854 <abort>:
 800d854:	b508      	push	{r3, lr}
 800d856:	2006      	movs	r0, #6
 800d858:	f000 f8d8 	bl	800da0c <raise>
 800d85c:	2001      	movs	r0, #1
 800d85e:	f7f5 fd63 	bl	8003328 <_exit>
	...

0800d864 <_close_r>:
 800d864:	b538      	push	{r3, r4, r5, lr}
 800d866:	4d06      	ldr	r5, [pc, #24]	; (800d880 <_close_r+0x1c>)
 800d868:	2300      	movs	r3, #0
 800d86a:	4604      	mov	r4, r0
 800d86c:	4608      	mov	r0, r1
 800d86e:	602b      	str	r3, [r5, #0]
 800d870:	f7f5 fd9d 	bl	80033ae <_close>
 800d874:	1c43      	adds	r3, r0, #1
 800d876:	d102      	bne.n	800d87e <_close_r+0x1a>
 800d878:	682b      	ldr	r3, [r5, #0]
 800d87a:	b103      	cbz	r3, 800d87e <_close_r+0x1a>
 800d87c:	6023      	str	r3, [r4, #0]
 800d87e:	bd38      	pop	{r3, r4, r5, pc}
 800d880:	20000938 	.word	0x20000938

0800d884 <_fstat_r>:
 800d884:	b538      	push	{r3, r4, r5, lr}
 800d886:	4d07      	ldr	r5, [pc, #28]	; (800d8a4 <_fstat_r+0x20>)
 800d888:	2300      	movs	r3, #0
 800d88a:	4604      	mov	r4, r0
 800d88c:	4608      	mov	r0, r1
 800d88e:	4611      	mov	r1, r2
 800d890:	602b      	str	r3, [r5, #0]
 800d892:	f7f5 fd98 	bl	80033c6 <_fstat>
 800d896:	1c43      	adds	r3, r0, #1
 800d898:	d102      	bne.n	800d8a0 <_fstat_r+0x1c>
 800d89a:	682b      	ldr	r3, [r5, #0]
 800d89c:	b103      	cbz	r3, 800d8a0 <_fstat_r+0x1c>
 800d89e:	6023      	str	r3, [r4, #0]
 800d8a0:	bd38      	pop	{r3, r4, r5, pc}
 800d8a2:	bf00      	nop
 800d8a4:	20000938 	.word	0x20000938

0800d8a8 <_isatty_r>:
 800d8a8:	b538      	push	{r3, r4, r5, lr}
 800d8aa:	4d06      	ldr	r5, [pc, #24]	; (800d8c4 <_isatty_r+0x1c>)
 800d8ac:	2300      	movs	r3, #0
 800d8ae:	4604      	mov	r4, r0
 800d8b0:	4608      	mov	r0, r1
 800d8b2:	602b      	str	r3, [r5, #0]
 800d8b4:	f7f5 fd97 	bl	80033e6 <_isatty>
 800d8b8:	1c43      	adds	r3, r0, #1
 800d8ba:	d102      	bne.n	800d8c2 <_isatty_r+0x1a>
 800d8bc:	682b      	ldr	r3, [r5, #0]
 800d8be:	b103      	cbz	r3, 800d8c2 <_isatty_r+0x1a>
 800d8c0:	6023      	str	r3, [r4, #0]
 800d8c2:	bd38      	pop	{r3, r4, r5, pc}
 800d8c4:	20000938 	.word	0x20000938

0800d8c8 <_lseek_r>:
 800d8c8:	b538      	push	{r3, r4, r5, lr}
 800d8ca:	4d07      	ldr	r5, [pc, #28]	; (800d8e8 <_lseek_r+0x20>)
 800d8cc:	4604      	mov	r4, r0
 800d8ce:	4608      	mov	r0, r1
 800d8d0:	4611      	mov	r1, r2
 800d8d2:	2200      	movs	r2, #0
 800d8d4:	602a      	str	r2, [r5, #0]
 800d8d6:	461a      	mov	r2, r3
 800d8d8:	f7f5 fd90 	bl	80033fc <_lseek>
 800d8dc:	1c43      	adds	r3, r0, #1
 800d8de:	d102      	bne.n	800d8e6 <_lseek_r+0x1e>
 800d8e0:	682b      	ldr	r3, [r5, #0]
 800d8e2:	b103      	cbz	r3, 800d8e6 <_lseek_r+0x1e>
 800d8e4:	6023      	str	r3, [r4, #0]
 800d8e6:	bd38      	pop	{r3, r4, r5, pc}
 800d8e8:	20000938 	.word	0x20000938

0800d8ec <memmove>:
 800d8ec:	4288      	cmp	r0, r1
 800d8ee:	b510      	push	{r4, lr}
 800d8f0:	eb01 0402 	add.w	r4, r1, r2
 800d8f4:	d902      	bls.n	800d8fc <memmove+0x10>
 800d8f6:	4284      	cmp	r4, r0
 800d8f8:	4623      	mov	r3, r4
 800d8fa:	d807      	bhi.n	800d90c <memmove+0x20>
 800d8fc:	1e43      	subs	r3, r0, #1
 800d8fe:	42a1      	cmp	r1, r4
 800d900:	d008      	beq.n	800d914 <memmove+0x28>
 800d902:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d906:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d90a:	e7f8      	b.n	800d8fe <memmove+0x12>
 800d90c:	4402      	add	r2, r0
 800d90e:	4601      	mov	r1, r0
 800d910:	428a      	cmp	r2, r1
 800d912:	d100      	bne.n	800d916 <memmove+0x2a>
 800d914:	bd10      	pop	{r4, pc}
 800d916:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d91a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d91e:	e7f7      	b.n	800d910 <memmove+0x24>

0800d920 <__malloc_lock>:
 800d920:	4801      	ldr	r0, [pc, #4]	; (800d928 <__malloc_lock+0x8>)
 800d922:	f7fe be18 	b.w	800c556 <__retarget_lock_acquire_recursive>
 800d926:	bf00      	nop
 800d928:	2000092c 	.word	0x2000092c

0800d92c <__malloc_unlock>:
 800d92c:	4801      	ldr	r0, [pc, #4]	; (800d934 <__malloc_unlock+0x8>)
 800d92e:	f7fe be13 	b.w	800c558 <__retarget_lock_release_recursive>
 800d932:	bf00      	nop
 800d934:	2000092c 	.word	0x2000092c

0800d938 <_realloc_r>:
 800d938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d93c:	4680      	mov	r8, r0
 800d93e:	4614      	mov	r4, r2
 800d940:	460e      	mov	r6, r1
 800d942:	b921      	cbnz	r1, 800d94e <_realloc_r+0x16>
 800d944:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d948:	4611      	mov	r1, r2
 800d94a:	f7ff bbc9 	b.w	800d0e0 <_malloc_r>
 800d94e:	b92a      	cbnz	r2, 800d95c <_realloc_r+0x24>
 800d950:	f7ff fb5a 	bl	800d008 <_free_r>
 800d954:	4625      	mov	r5, r4
 800d956:	4628      	mov	r0, r5
 800d958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d95c:	f000 f872 	bl	800da44 <_malloc_usable_size_r>
 800d960:	4284      	cmp	r4, r0
 800d962:	4607      	mov	r7, r0
 800d964:	d802      	bhi.n	800d96c <_realloc_r+0x34>
 800d966:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d96a:	d812      	bhi.n	800d992 <_realloc_r+0x5a>
 800d96c:	4621      	mov	r1, r4
 800d96e:	4640      	mov	r0, r8
 800d970:	f7ff fbb6 	bl	800d0e0 <_malloc_r>
 800d974:	4605      	mov	r5, r0
 800d976:	2800      	cmp	r0, #0
 800d978:	d0ed      	beq.n	800d956 <_realloc_r+0x1e>
 800d97a:	42bc      	cmp	r4, r7
 800d97c:	4622      	mov	r2, r4
 800d97e:	4631      	mov	r1, r6
 800d980:	bf28      	it	cs
 800d982:	463a      	movcs	r2, r7
 800d984:	f7fb fbee 	bl	8009164 <memcpy>
 800d988:	4631      	mov	r1, r6
 800d98a:	4640      	mov	r0, r8
 800d98c:	f7ff fb3c 	bl	800d008 <_free_r>
 800d990:	e7e1      	b.n	800d956 <_realloc_r+0x1e>
 800d992:	4635      	mov	r5, r6
 800d994:	e7df      	b.n	800d956 <_realloc_r+0x1e>
	...

0800d998 <_read_r>:
 800d998:	b538      	push	{r3, r4, r5, lr}
 800d99a:	4d07      	ldr	r5, [pc, #28]	; (800d9b8 <_read_r+0x20>)
 800d99c:	4604      	mov	r4, r0
 800d99e:	4608      	mov	r0, r1
 800d9a0:	4611      	mov	r1, r2
 800d9a2:	2200      	movs	r2, #0
 800d9a4:	602a      	str	r2, [r5, #0]
 800d9a6:	461a      	mov	r2, r3
 800d9a8:	f7f5 fcc8 	bl	800333c <_read>
 800d9ac:	1c43      	adds	r3, r0, #1
 800d9ae:	d102      	bne.n	800d9b6 <_read_r+0x1e>
 800d9b0:	682b      	ldr	r3, [r5, #0]
 800d9b2:	b103      	cbz	r3, 800d9b6 <_read_r+0x1e>
 800d9b4:	6023      	str	r3, [r4, #0]
 800d9b6:	bd38      	pop	{r3, r4, r5, pc}
 800d9b8:	20000938 	.word	0x20000938

0800d9bc <_raise_r>:
 800d9bc:	291f      	cmp	r1, #31
 800d9be:	b538      	push	{r3, r4, r5, lr}
 800d9c0:	4604      	mov	r4, r0
 800d9c2:	460d      	mov	r5, r1
 800d9c4:	d904      	bls.n	800d9d0 <_raise_r+0x14>
 800d9c6:	2316      	movs	r3, #22
 800d9c8:	6003      	str	r3, [r0, #0]
 800d9ca:	f04f 30ff 	mov.w	r0, #4294967295
 800d9ce:	bd38      	pop	{r3, r4, r5, pc}
 800d9d0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d9d2:	b112      	cbz	r2, 800d9da <_raise_r+0x1e>
 800d9d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d9d8:	b94b      	cbnz	r3, 800d9ee <_raise_r+0x32>
 800d9da:	4620      	mov	r0, r4
 800d9dc:	f000 f830 	bl	800da40 <_getpid_r>
 800d9e0:	462a      	mov	r2, r5
 800d9e2:	4601      	mov	r1, r0
 800d9e4:	4620      	mov	r0, r4
 800d9e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d9ea:	f000 b817 	b.w	800da1c <_kill_r>
 800d9ee:	2b01      	cmp	r3, #1
 800d9f0:	d00a      	beq.n	800da08 <_raise_r+0x4c>
 800d9f2:	1c59      	adds	r1, r3, #1
 800d9f4:	d103      	bne.n	800d9fe <_raise_r+0x42>
 800d9f6:	2316      	movs	r3, #22
 800d9f8:	6003      	str	r3, [r0, #0]
 800d9fa:	2001      	movs	r0, #1
 800d9fc:	e7e7      	b.n	800d9ce <_raise_r+0x12>
 800d9fe:	2400      	movs	r4, #0
 800da00:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800da04:	4628      	mov	r0, r5
 800da06:	4798      	blx	r3
 800da08:	2000      	movs	r0, #0
 800da0a:	e7e0      	b.n	800d9ce <_raise_r+0x12>

0800da0c <raise>:
 800da0c:	4b02      	ldr	r3, [pc, #8]	; (800da18 <raise+0xc>)
 800da0e:	4601      	mov	r1, r0
 800da10:	6818      	ldr	r0, [r3, #0]
 800da12:	f7ff bfd3 	b.w	800d9bc <_raise_r>
 800da16:	bf00      	nop
 800da18:	20000030 	.word	0x20000030

0800da1c <_kill_r>:
 800da1c:	b538      	push	{r3, r4, r5, lr}
 800da1e:	4d07      	ldr	r5, [pc, #28]	; (800da3c <_kill_r+0x20>)
 800da20:	2300      	movs	r3, #0
 800da22:	4604      	mov	r4, r0
 800da24:	4608      	mov	r0, r1
 800da26:	4611      	mov	r1, r2
 800da28:	602b      	str	r3, [r5, #0]
 800da2a:	f7f5 fc6d 	bl	8003308 <_kill>
 800da2e:	1c43      	adds	r3, r0, #1
 800da30:	d102      	bne.n	800da38 <_kill_r+0x1c>
 800da32:	682b      	ldr	r3, [r5, #0]
 800da34:	b103      	cbz	r3, 800da38 <_kill_r+0x1c>
 800da36:	6023      	str	r3, [r4, #0]
 800da38:	bd38      	pop	{r3, r4, r5, pc}
 800da3a:	bf00      	nop
 800da3c:	20000938 	.word	0x20000938

0800da40 <_getpid_r>:
 800da40:	f7f5 bc5a 	b.w	80032f8 <_getpid>

0800da44 <_malloc_usable_size_r>:
 800da44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800da48:	1f18      	subs	r0, r3, #4
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	bfbc      	itt	lt
 800da4e:	580b      	ldrlt	r3, [r1, r0]
 800da50:	18c0      	addlt	r0, r0, r3
 800da52:	4770      	bx	lr

0800da54 <_init>:
 800da54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da56:	bf00      	nop
 800da58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da5a:	bc08      	pop	{r3}
 800da5c:	469e      	mov	lr, r3
 800da5e:	4770      	bx	lr

0800da60 <_fini>:
 800da60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da62:	bf00      	nop
 800da64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da66:	bc08      	pop	{r3}
 800da68:	469e      	mov	lr, r3
 800da6a:	4770      	bx	lr
