Version 4
SHEET 1 880 680
WIRE -384 112 -400 112
WIRE -336 112 -384 112
WIRE -48 112 -96 112
WIRE -16 112 -48 112
WIRE -384 144 -400 144
WIRE -336 144 -384 144
WIRE -48 144 -96 144
WIRE -16 144 -48 144
FLAG -48 112 Q[3:0]
FLAG -48 144 Qb[3:0]
FLAG -384 144 D[3:0]
FLAG -384 112 Clk
SYMBOL Register -224 128 R0
SYMATTR InstName X1
TEXT -608 0 Left 2 ;Test 4-input register
TEXT -608 32 Left 2 !Vclk Clk 0 PULSE(0 5 5m 1n 1n 0.5m 1m)\nVD3 D[3] 0 5\nVD2 D[2] 0 5\nVD1 D[1] 0 0\nVD0 D[0] 0 5
TEXT -608 192 Left 2 !.tran 20m
TEXT -608 224 Left 2 !.inc C:\\Users\\tsmil\\bzrestore_2022_07_01\\C\\Users\\tsmilkst\\tsmilkRestore\\C\\Users\\tsmilkst\\Cuesta\\ClassStuff\\CIS240\\Labs\\LogicLibrary\\ModelSp2025.txt
