{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1592020013711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1592020013711 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "8BitComputer EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"8BitComputer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1592020013714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592020013774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592020013774 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1592020013890 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1592020013894 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592020013937 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592020013937 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592020013937 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1592020013937 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/tom/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tom/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592020013940 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/tom/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tom/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592020013940 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/tom/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tom/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592020013940 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/tom/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tom/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592020013940 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/tom/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tom/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592020013940 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1592020013940 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1592020013941 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "47 " "The Timing Analyzer is analyzing 47 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1592020014350 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "8BitComputer.sdc " "Synopsys Design Constraints File file not found: '8BitComputer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1592020014350 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1592020014350 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1592020014353 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1592020014354 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1592020014354 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Accumulator:Accumulator_1\|always0~0  " "Automatically promoted node Accumulator:Accumulator_1\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Accumulator:Accumulator_1\|Acc\[4\] " "Destination node Accumulator:Accumulator_1\|Acc\[4\]" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Accumulator:Accumulator_1\|Acc\[5\] " "Destination node Accumulator:Accumulator_1\|Acc\[5\]" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Accumulator:Accumulator_1\|Acc\[6\] " "Destination node Accumulator:Accumulator_1\|Acc\[6\]" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Accumulator:Accumulator_1\|Acc\[7\] " "Destination node Accumulator:Accumulator_1\|Acc\[7\]" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Accumulator:Accumulator_1\|Acc\[0\] " "Destination node Accumulator:Accumulator_1\|Acc\[0\]" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Accumulator:Accumulator_1\|Acc\[1\] " "Destination node Accumulator:Accumulator_1\|Acc\[1\]" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Accumulator:Accumulator_1\|Acc\[2\] " "Destination node Accumulator:Accumulator_1\|Acc\[2\]" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Accumulator:Accumulator_1\|Acc\[3\] " "Destination node Accumulator:Accumulator_1\|Acc\[3\]" {  } { { "Accumulator.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/Accumulator.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592020014370 ""}  } { { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592020014370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BRegister:Breg_1\|always0~0  " "Automatically promoted node BRegister:Breg_1\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BRegister:Breg_1\|Breg\[4\] " "Destination node BRegister:Breg_1\|Breg\[4\]" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BRegister:Breg_1\|Breg\[5\] " "Destination node BRegister:Breg_1\|Breg\[5\]" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BRegister:Breg_1\|Breg\[6\] " "Destination node BRegister:Breg_1\|Breg\[6\]" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BRegister:Breg_1\|Breg\[7\] " "Destination node BRegister:Breg_1\|Breg\[7\]" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BRegister:Breg_1\|Breg\[0\] " "Destination node BRegister:Breg_1\|Breg\[0\]" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BRegister:Breg_1\|Breg\[1\] " "Destination node BRegister:Breg_1\|Breg\[1\]" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BRegister:Breg_1\|Breg\[2\] " "Destination node BRegister:Breg_1\|Breg\[2\]" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BRegister:Breg_1\|Breg\[3\] " "Destination node BRegister:Breg_1\|Breg\[3\]" {  } { { "BRegister.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/BRegister.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592020014370 ""}  } { { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592020014370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bus_data\[7\]~4  " "Automatically promoted node Bus_data\[7\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592020014370 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 178 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592020014370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder0~0  " "Automatically promoted node Decoder0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "load_PC " "Destination node load_PC" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592020014370 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592020014370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OE_PC  " "Automatically promoted node OE_PC " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bus_data\[7\]~1 " "Destination node Bus_data\[7\]~1" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 178 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bus_data\[7\]~4 " "Destination node Bus_data\[7\]~4" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 178 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bus_data\[0\]~12 " "Destination node Bus_data\[0\]~12" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 178 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bus_data\[1\]~14 " "Destination node Bus_data\[1\]~14" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 178 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bus_data\[2\]~16 " "Destination node Bus_data\[2\]~16" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 178 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bus_data\[3\]~18 " "Destination node Bus_data\[3\]~18" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 178 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OE_PC " "Destination node OE_PC" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592020014370 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 30 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592020014370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ProgramCounter:ProgramCounter_1\|always0~0  " "Automatically promoted node ProgramCounter:ProgramCounter_1\|always0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounter:ProgramCounter_1\|counter\[1\]~1 " "Destination node ProgramCounter:ProgramCounter_1\|counter\[1\]~1" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounter:ProgramCounter_1\|counter\[2\]~2 " "Destination node ProgramCounter:ProgramCounter_1\|counter\[2\]~2" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounter:ProgramCounter_1\|counter\[3\]~3 " "Destination node ProgramCounter:ProgramCounter_1\|counter\[3\]~3" {  } { { "ProgramCounter.v" "" { Text "/home/tom/Documents/8bit Computer/Quartus/ProgramCounter.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592020014370 ""}  } { { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592020014370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder0~3  " "Automatically promoted node Decoder0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592020014370 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "load_Acc " "Destination node load_Acc" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014370 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592020014370 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592020014370 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder0~2  " "Automatically promoted node Decoder0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592020014371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OE_Breg " "Destination node OE_Breg" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "load_Breg " "Destination node load_Breg" {  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592020014371 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592020014371 ""}  } { { "main.sv" "" { Text "/home/tom/Documents/8bit Computer/Quartus/main.sv" 110 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592020014371 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1592020014515 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592020014515 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592020014515 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592020014516 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592020014516 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1592020014517 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1592020014517 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1592020014517 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1592020014556 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1592020014556 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1592020014556 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592020014574 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1592020014577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1592020015126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592020015194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1592020015207 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1592020016190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592020016190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1592020016344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "/home/tom/Documents/8bit Computer/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1592020017396 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1592020017396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1592020018441 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1592020018441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592020018444 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1592020018528 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592020018532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592020018668 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592020018668 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592020018930 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592020019246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1530 " "Peak virtual memory: 1530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592020019628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 12 20:46:59 2020 " "Processing ended: Fri Jun 12 20:46:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592020019628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592020019628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592020019628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1592020019628 ""}
