
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.114993                       # Number of seconds simulated
sim_ticks                                114993431000                       # Number of ticks simulated
final_tick                               114993431000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 401169                       # Simulator instruction rate (inst/s)
host_op_rate                                   417412                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              114541437                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676596                       # Number of bytes of host memory used
host_seconds                                  1003.95                       # Real time elapsed on the host
sim_insts                                   402752346                       # Number of instructions simulated
sim_ops                                     419059294                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 114993431000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           67008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           37248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        97472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             201728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        67008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         67008                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         1523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3152                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             582712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             323914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        847631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1754257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        582712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           582712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            582712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            323914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       847631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1754257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3152                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 201728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  201728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  114993355500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3152                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    382.537143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   219.013516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   379.657129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          166     31.62%     31.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          123     23.43%     55.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           45      8.57%     63.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           38      7.24%     70.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      2.86%     73.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      2.48%     76.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.95%     77.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.95%     78.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          115     21.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          525                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    136260604                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               195360604                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   15760000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     43229.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61979.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2622                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   36482663.55                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1927800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1013265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                12159420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         161650320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             44663490                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             10473600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       311576820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       253440960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      27290190405                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            28087175460                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            244.250260                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         114867990778                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     21751000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      68866000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 113524745750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    659999243                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      34779472                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    683289535                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1856400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   979110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10345860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         163494240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             42977430                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             10682400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       336710400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       239975520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      27286658040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            28093679400                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            244.306819                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         114870588797                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     22104500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      69646000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 113508027250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    624934250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      30299953                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    738419047                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 114993431000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                60220054                       # Number of BP lookups
system.cpu.branchPred.condPredicted          51367060                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2284506                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             46577569                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                43940958                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.339312                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 3929766                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             107193                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          244869                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             244323                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              546                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          544                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 114993431000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 114993431000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 114993431000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 114993431000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    114993431000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        229986863                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2261440                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      465878672                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    60220054                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           48115047                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     225289725                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4632518                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  860                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           334                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1213                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 142001377                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1069                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          229869831                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.128129                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.014792                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8123622      3.53%      3.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 81149813     35.30%     38.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 13746329      5.98%     44.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                126850067     55.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            229869831                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.261841                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.025675                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  8078686                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              10460907                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 204278129                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4806877                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2245232                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             42384738                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 71088                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              469482912                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               9904640                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2245232                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 17396866                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2880631                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2153239                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 199742935                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5450928                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              460021536                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               4350533                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                378563                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2846255                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    667                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  41699                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           638322913                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2293228668                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        763868729                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             576946516                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 61376397                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             155393                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          31625                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9018469                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             39601452                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            38477275                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            318763                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            90226                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  455583784                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               32208                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 431835750                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2711102                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        36556697                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    116519165                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            100                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     229869831                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.878610                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.882411                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            24483383     10.65%     10.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            31264127     13.60%     24.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           122220631     53.17%     77.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            51476417     22.39%     99.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              425255      0.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  18      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       229869831                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                69483353     85.08%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     21      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5352044      6.55%     91.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               6830233      8.36%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             353022583     81.75%     81.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1724386      0.40%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc         154681      0.04%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             38920331      9.01%     91.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            38013753      8.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              431835750                       # Type of FU issued
system.cpu.iq.rate                           1.877654                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    81665665                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.189113                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1177918052                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         492173517                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    428399236                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              513501385                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           305443                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2412790                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1364                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          844                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       775141                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        36115                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2048                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2245232                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2678578                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   375                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           455616008                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              39601452                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             38477275                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              31624                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     64                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   105                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            844                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1463945                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       831997                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2295942                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             428907402                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              37984613                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2928348                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            16                       # number of nop insts executed
system.cpu.iew.exec_refs                     75882226                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 49844331                       # Number of branches executed
system.cpu.iew.exec_stores                   37897613                       # Number of stores executed
system.cpu.iew.exec_rate                     1.864921                       # Inst execution rate
system.cpu.iew.wb_sent                      428437660                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     428399252                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 316256512                       # num instructions producing a value
system.cpu.iew.wb_consumers                 773878696                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.862712                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.408664                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        31733220                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           32108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2213479                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    224952427                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.862880                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.017428                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     57688622     25.64%     25.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     61166454     27.19%     52.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     62324095     27.71%     80.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8748080      3.89%     84.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4884881      2.17%     86.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     17267441      7.68%     94.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       601081      0.27%     94.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       656989      0.29%     94.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11614784      5.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    224952427                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            402752346                       # Number of instructions committed
system.cpu.commit.committedOps              419059294                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       74890796                       # Number of memory references committed
system.cpu.commit.loads                      37188662                       # Number of loads committed
system.cpu.commit.membars                         584                       # Number of memory barriers committed
system.cpu.commit.branches                   48961033                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 376724609                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3239996                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        342416928     81.71%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1596889      0.38%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc       154681      0.04%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        37188662      8.87%     91.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       37702118      9.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         419059294                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11614784                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    664099037                       # The number of ROB reads
system.cpu.rob.rob_writes                   906471538                       # The number of ROB writes
system.cpu.timesIdled                             811                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          117032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   402752346                       # Number of Instructions Simulated
system.cpu.committedOps                     419059294                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.571038                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.571038                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.751197                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.751197                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                700806110                       # number of integer regfile reads
system.cpu.int_regfile_writes               302306493                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                1402045063                       # number of cc regfile reads
system.cpu.cc_regfile_writes                289415455                       # number of cc regfile writes
system.cpu.misc_regfile_reads                75674812                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  32092                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 114993431000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              6016                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.116956                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58586825                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7040                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8321.992188                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         866941000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.116956                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998161                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998161                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          477                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          309                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117237354                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117237354                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 114993431000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     36907779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        36907779                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     21677877                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21677877                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          586                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          586                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          583                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          583                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      58585656                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         58585656                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     58585656                       # number of overall hits
system.cpu.dcache.overall_hits::total        58585656                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         4847                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4847                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        23483                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23483                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        28330                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28330                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        28330                       # number of overall misses
system.cpu.dcache.overall_misses::total         28330                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    170025500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    170025500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    213816000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    213816000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        77500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        77500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    383841500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    383841500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    383841500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    383841500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     36912626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36912626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21701360                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21701360                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     58613986                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58613986                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     58613986                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58613986                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000131                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000131                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001082                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001082                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.003401                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003401                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000483                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000483                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000483                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000483                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35078.502166                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35078.502166                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  9105.139888                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9105.139888                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        38750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        38750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13548.941052                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13548.941052                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13548.941052                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13548.941052                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        21381                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2188                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.771938                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         6016                       # number of writebacks
system.cpu.dcache.writebacks::total              6016                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1531                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1531                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        19759                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19759                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        21290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21290                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        21290                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21290                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         3316                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3316                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3724                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3724                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         7040                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7040                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         7040                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7040                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    122706000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    122706000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     44008500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44008500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    166714500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    166714500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    166714500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    166714500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000172                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000172                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000120                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000120                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 37004.221954                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37004.221954                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11817.534909                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11817.534909                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23681.036932                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23681.036932                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23681.036932                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23681.036932                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 114993431000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 114993431000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 114993431000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1729                       # number of replacements
system.cpu.icache.tags.tagsinuse           447.739629                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           141998771                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2217                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          64049.964366                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   447.739629                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.874491                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.874491                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         284004955                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        284004955                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 114993431000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    141998771                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       141998771                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     141998771                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        141998771                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    141998771                       # number of overall hits
system.cpu.icache.overall_hits::total       141998771                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2598                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2598                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2598                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2598                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2598                       # number of overall misses
system.cpu.icache.overall_misses::total          2598                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    143635475                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    143635475                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    143635475                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    143635475                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    143635475                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    143635475                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    142001369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    142001369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    142001369                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    142001369                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    142001369                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    142001369                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55286.941878                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55286.941878                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55286.941878                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55286.941878                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55286.941878                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55286.941878                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        38517                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               377                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   102.167109                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1729                       # number of writebacks
system.cpu.icache.writebacks::total              1729                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          381                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          381                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          381                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          381                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          381                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          381                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2217                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2217                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2217                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2217                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2217                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2217                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    117291982                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    117291982                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    117291982                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    117291982                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    117291982                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    117291982                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52905.720343                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52905.720343                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52905.720343                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52905.720343                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52905.720343                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52905.720343                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 114993431000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 114993431000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 114993431000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            18251                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               18251                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2245                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 114993431000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   676.596625                       # Cycle average of tags in use
system.l2.tags.total_refs                        3568                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1297                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.750964                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      657.607348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    18.989277                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.020069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.020648                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1278                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          524                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000580                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.039001                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    142107                       # Number of tag accesses
system.l2.tags.data_accesses                   142107                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 114993431000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5014                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5014                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         2378                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2378                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3597                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3597                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1169                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1169                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           2822                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2822                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1169                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  6419                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7588                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1169                       # number of overall hits
system.l2.overall_hits::cpu.data                 6419                       # number of overall hits
system.l2.overall_hits::total                    7588                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              127                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 127                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1048                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1048                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          494                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             494                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1048                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 621                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1669                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1048                       # number of overall misses
system.l2.overall_misses::cpu.data                621                       # number of overall misses
system.l2.overall_misses::total                  1669                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     14585000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14585000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    107384000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    107384000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     99318000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     99318000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     107384000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     113903000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        221287000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    107384000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    113903000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       221287000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         2378                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2378                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3724                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3724                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2217                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2217                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         3316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2217                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              7040                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9257                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2217                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             7040                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9257                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.034103                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.034103                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.472711                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.472711                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.148975                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.148975                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.472711                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.088210                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.180296                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.472711                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.088210                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.180296                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 114842.519685                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114842.519685                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 102465.648855                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102465.648855                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 201048.582996                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 201048.582996                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 102465.648855                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 183418.679549                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132586.578790                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 102465.648855                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 183418.679549                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132586.578790                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data            30                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               30                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  40                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 40                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher         3238                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3238                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           97                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             97                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1047                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1047                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          485                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          485                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            582                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1629                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         3238                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4867                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     94037417                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     94037417                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     12763500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12763500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    101036500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    101036500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     95844000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     95844000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    101036500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    108607500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    209644000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    101036500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    108607500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     94037417                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    303681417                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.026047                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.026047                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.472260                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.472260                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.146261                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.146261                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.472260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.082670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.175975                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.472260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.082670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.525764                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 29041.821186                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 29041.821186                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 131582.474227                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 131582.474227                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 96500.955110                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96500.955110                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 197616.494845                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 197616.494845                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 96500.955110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 186610.824742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 128694.904850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 96500.955110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 186610.824742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 29041.821186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62396.017465                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3152                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 114993431000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3055                       # Transaction distribution
system.membus.trans_dist::ReadExReq                97                       # Transaction distribution
system.membus.trans_dist::ReadExResp               97                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3055                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       201728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  201728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3152                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3152    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3152                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4656687                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16531024                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        17002                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         7761                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          353                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1715                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1715                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 114993431000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5533                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5014                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2731                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3467                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3724                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3724                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2217                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3316                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        20096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 26259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       252544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       835584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1088128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3467                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12724                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.163785                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.370095                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  10640     83.62%     83.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2084     16.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12724                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           16246000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3327496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          10564491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
