Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Deleting Internal port chipscope_ila_0:chipscope_ila_control 
Deleting Internal port chipscope_icon_0:control0 
Deleting Internal port jaip_0:debug_AllocSize 
Deleting Internal port jaip_0:debug_Alloc_en 
Deleting Internal port jaip_0:debug_CTRL_state 
Deleting Internal port jaip_0:debug_GC_M_ref 
Deleting Internal port jaip_0:debug_GC_Mstate 
Deleting Internal port jaip_0:debug_GC_Mthd_Enter 
Deleting Internal port jaip_0:debug_GC_Mthd_Exit 
Deleting Internal port jaip_0:debug_GC_Rcount 
Deleting Internal port jaip_0:debug_GC_fMthd_Enter 
Deleting Internal port jaip_0:debug_GC_outC 
Deleting Internal port jaip_0:debug_GC_ref 
Deleting Internal port jaip_0:debug_GC_state 
Deleting Internal port jaip_0:debug_IP2Bus_MstRd_Req 
Deleting Internal port jaip_0:debug_IP2Bus_MstWr_Req 
Deleting Internal port jaip_0:debug_M_addr 
Deleting Internal port jaip_0:debug_Mthd_Addr 
Deleting Internal port jaip_0:debug_areturn 
Deleting Internal port jaip_0:debug_cur_GC_useaddr 
Deleting Internal port jaip_0:debug_current_heap_ptr 
Deleting Internal port jaip_0:debug_fet_instrs_pkg 
Deleting Internal port jaip_0:debug_jpl_mst_address 
Deleting Internal port jaip_0:debug_normal_last_sear_flag 
Deleting Internal port jaip_0:debug_rrayAlloc_en 
Deleting Internal port jaip_0:debug_TOS_A 
Deleting Internal port chipscope_ila_0:TRIG0 

********************************************************************************
At Local date and time: Thu Jun 26 10:42:01 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Thu Jun 26 10:46:18 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Thu Jun 26 10:46:27 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc5vfx70t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x50000000-0x5fffffff) DDR2_SDRAM	mb_plb
  (0x81800000-0x8180001f) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x88000000-0x8800ffff) jaip_0	mb_plb
  (0x88010000-0x8801ffff) jaip_0	mb_plb
  (0x88080000-0x880801ff) data_coherence_controller_0	mb_plb
  (0x88080200-0x880803ff) data_coherence_controller_0	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_DXCL
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_IXCL
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 200 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x2000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\pcores\data_coherence_controller_v1
   _00_a\data\data_coherence_controller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\pcores\data_coherence_controller_v1
   _00_a\data\data_coherence_controller_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\pcores\data_coherence_controller_v1
   _00_a\data\data_coherence_controller_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\pcores\data_coherence_controller_v1
   _00_a\data\data_coherence_controller_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\pcores\jaip_v1_00_a\data\jaip_v2_1_
   0.mpd line 30 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\pcores\jaip_v1_00_a\data\jaip_v2_1_
   0.mpd line 31 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\pcores\jaip_v1_00_a\data\jaip_v2_1_
   0.mpd line 32 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\pcores\jaip_v1_00_a\data\jaip_v2_1_
   0.mpd line 41 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00f -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x019 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x01a -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x028 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x029 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x033 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x034 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x042 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x043 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x04d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x04e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x05c -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x05d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x067 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x068 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x078 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x079 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x083 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x084 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x098 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x099 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x0a7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x0a8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0bc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0bd -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0cb -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0cc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0e1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0e2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0e3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1C value to
   0x000002FC000002FC000002FC000002FC0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 920 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1B value to
   0x0000001C0000001C0000001C0000001D0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 921 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 922 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x0000001C0000001C0000001C000040080000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024150000041C000024140000041C000024140002041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x000021060000011E000021060002011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C0000001C000040080000001C000024150000041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041C000024140002041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000201E0000001E000020060000011E000021060000011E000021060002011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x000021060000111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000001C000024150000041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000201E0000001E000020060000011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000001C0000001C0000001C000040080000001C0000001D0000001C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000111E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000011E0000801A0000001C0000001C0000001C000040080000001C0000001D -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001C000020140000141C0000001C000080180000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E0000400A0000001F0000001E0000001E0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x000020060001111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001C0000001D0000001C000020140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E000020060001111E0000011E0000801A0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001C000040080000001C0000001D0000001C000020140000141C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000080180000001E0000001E0000001E0000001E0000400A0000001F0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001E0000001E0000001E000020060001111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:jaip INSTANCE:jaip_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line 336 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line 242 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs
line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb - E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line 82 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line 89 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line 96 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr - E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line
103 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr - E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line
112 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line
121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 - E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs
line 128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_2 - E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs
line 142 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sram - E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line 156 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram - E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line
187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sysace_compactflash -
E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line 226 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line 242 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line 277 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs
line 289 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line
302 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:data_coherence_controller_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line 312 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jaip_0 - E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line 336
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line 56 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/microblaze_0_wrapper/m
icroblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line 89 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/ilmb_wrapper/ilmb_wrap
per.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb -
E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line 96 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/dlmb_wrapper/dlmb_wrap
per.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line 187 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ddr2_sdram_wrapper.ngc
../ddr2_sdram_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/ddr2_sdram_wrapper/ddr
2_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line 242 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/clock_generator_0_wrap
per/clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line 302 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/xps_intc_0_wrapper/xps
_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:jaip_0_wrapper INSTANCE:jaip_0 -
E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\system.mhs line 336 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. jaip_0_wrapper.ngc
../jaip_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/jaip_0_wrapper/jaip_0_
wrapper.ngc" ...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\implementation\jaip_0_wrapper/multipl
ier.ngc"...
Loading design module
"E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\implementation\jaip_0_wrapper/divider
.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../jaip_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../jaip_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1079.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile E:/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation 

Using Flow File:
E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/fpga.flw 
Using Option File(s): 
 E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/system.ngc" ...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/microblaze_0_wrapper.n
gc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/mb_plb_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/ilmb_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/dlmb_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/dlmb_cntlr_wrapper.ngc
"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/ilmb_cntlr_wrapper.ngc
"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/lmb_bram_wrapper.ngc".
..
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/rs232_uart_1_wrapper.n
gc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/rs232_uart_2_wrapper.n
gc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/sram_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/ddr2_sdram_wrapper.ngc
"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/sysace_compactflash_wr
apper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/clock_generator_0_wrap
per.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/mdm_0_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/proc_sys_reset_0_wrapp
er.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/xps_intc_0_wrapper.ngc
"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/data_coherence_control
ler_0_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/jaip_0_wrapper.ngc"...
Applying constraints in
"E:/JAIP/WB_verison/WB_TMT_83_GC_curr_16KB/implementation/ddr2_sdram_wrapper.ncf
" to module "DDR2_SDRAM"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.666666667 PHASE 1.5 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.833333333 HIGH 50>

INFO:ConstraintSystem - The Period constraint <PERIOD = 30000 ps;>
   [system.ucf(193)], is specified using the Net Period method which is not
   recommended. Please use the Timespec PERIOD method.

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value
   (12.0000000000000000) was detected for the CLKIN_PERIOD attribute on DCM
   "clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST".  This does not
   match the PERIOD constraint value (83333.3333 KHz.).  The uncertainty
   calculation will use the non-default attribute value.  This could result in
   incorrect uncertainty calculated for DCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/GSYNC_MEM_RDACK_GEN.ADDR_ALIGN_PIPE_GEN[3].
   ALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN
   [6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[
   6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S
   _H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDERR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_WRERR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDSOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDEOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/divider0/blk000
   00003/sig000001cd" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 117

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  17 sec
Total CPU time to NGDBUILD completion:  1 min  17 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin
   connected to top level port fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin has
   been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM
   of frag REGCLKAU connected to power/ground net
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM
   of frag REGCLKAL connected to power/ground net
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBL_t
   iesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 25 secs 
Total CPU  time at the beginning of Placer: 1 mins 20 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:913bb057) REAL time: 1 mins 32 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<31>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<30>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<29>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<28>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<27>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<26>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<25>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<24>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<23>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<22>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<21>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<20>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<19>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<18>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<17>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<16>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<15>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<14>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<13>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<12>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<11>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<0>   IOSTANDARD = LVCMOS33


Phase 2.7  Design Feasibility Check (Checksum:913bb057) REAL time: 1 mins 32 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e7fdb8a7) REAL time: 1 mins 32 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:69872a48) REAL time: 1 mins 32 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:69872a48) REAL time: 2 mins 18 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:69872a48) REAL time: 2 mins 19 secs 

Phase 7.2  Initial Clock and IO Placement



There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


Phase 7.2  Initial Clock and IO Placement (Checksum:601f9036) REAL time: 2 mins 24 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:601f9036) REAL time: 2 mins 24 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:601f9036) REAL time: 2 mins 24 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:601f9036) REAL time: 2 mins 24 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:601f9036) REAL time: 2 mins 25 secs 

Phase 12.8  Global Placement
................................
....................................................................................................................................................................................
..........................................
..........................................................................................................................................................................................
...............................................................................
...............................................................................
............................................
....................................................................................
Phase 12.8  Global Placement (Checksum:d4f31331) REAL time: 5 mins 33 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:d4f31331) REAL time: 5 mins 33 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:d4f31331) REAL time: 5 mins 35 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:c84db38a) REAL time: 8 mins 29 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:c84db38a) REAL time: 8 mins 31 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:c84db38a) REAL time: 8 mins 32 secs 

Total REAL time to Placer completion: 8 mins 34 secs 
Total CPU  time to Placer completion: 8 mins 29 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   63
Slice Logic Utilization:
  Number of Slice Registers:                16,591 out of  44,800   37
    Number used as Flip Flops:              16,486
    Number used as Latches:                     99
    Number used as Latch-thrus:                  6
  Number of Slice LUTs:                     20,642 out of  44,800   46
    Number used as logic:                   19,886 out of  44,800   44
      Number using O6 output only:          17,994
      Number using O5 output only:             584
      Number using O5 and O6:                1,308
    Number used as Memory:                     685 out of  13,120    5
      Number used as Dual Port RAM:            208
        Number using O6 output only:           124
        Number using O5 and O6:                 84
      Number used as Single Port RAM:           68
        Number using O6 output only:            68
      Number used as Shift Register:           409
        Number using O6 output only:           408
        Number using O5 output only:             1
    Number used as exclusive route-thru:        71
  Number of route-thrus:                       849
    Number using O6 output only:               641
    Number using O5 output only:               197
    Number using O5 and O6:                     11

Slice Logic Distribution:
  Number of occupied Slices:                 8,967 out of  11,200   80
  Number of LUT Flip Flop pairs used:       26,778
    Number with an unused Flip Flop:        10,187 out of  26,778   38
    Number with an unused LUT:               6,136 out of  26,778   22
    Number of fully used LUT-FF pairs:      10,455 out of  26,778   39
    Number of unique control sets:           1,298
    Number of slice register sites lost
      to control set restrictions:           2,690 out of  44,800    6

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       213 out of     640   33
    Number of LOCed IOBs:                      213 out of     213  100
    IOB Flip Flops:                            456

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      56 out of     148   37
    Number using BlockRAM only:                 56
    Total primitives used:
      Number of 36k BlockRAM used:              42
      Number of 18k BlockRAM used:              25
    Total Memory used (KB):                  1,962 out of   5,328   36
  Number of BUFG/BUFGCTRLs:                      9 out of      32   28
    Number used as BUFGs:                        9
  Number of IDELAYCTRLs:                         3 out of      22   13
  Number of BSCANs:                              1 out of       4   25
  Number of BUFIOs:                              8 out of      80   10
  Number of DCM_ADVs:                            1 out of      12    8
  Number of DSP48Es:                             6 out of     128    4
  Number of PLL_ADVs:                            1 out of       6   16

Average Fanout of Non-Clock Nets:                3.94

Peak Memory Usage:  1114 MB
Total REAL time to MAP completion:  8 mins 59 secs 
Total CPU time to MAP completion:   8 mins 54 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
E:\Xilinx\13.4\ISE_DS\ISE\;E:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           9 out of 32     28
   Number of BUFIOs                          8 out of 80     10
   Number of DCM_ADVs                        1 out of 12      8
   Number of DSP48Es                         6 out of 128     4
   Number of IDELAYCTRLs                     3 out of 22     13
      Number of LOCed IDELAYCTRLs            3 out of 3     100

   Number of ILOGICs                       123 out of 800    15
      Number of LOCed ILOGICs                8 out of 123     6

   Number of External IOBs                 213 out of 640    33
      Number of LOCed IOBs                 213 out of 213   100

   Number of IODELAYs                       80 out of 800    10
      Number of LOCed IODELAYs               8 out of 80     10

   Number of OLOGICs                       205 out of 800    25
   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB18X2s                      11 out of 148     7
   Number of RAMB18X2SDPs                    3 out of 148     2
   Number of RAMB36_EXPs                    42 out of 148    28
   Number of Slices                       8967 out of 11200  80
   Number of Slice Registers             16591 out of 44800  36
      Number used as Flip Flops          16486
      Number used as Latches                99
      Number used as LatchThrus              6

   Number of Slice LUTS                  20642 out of 44800  46
   Number of Slice LUT-Flip Flop pairs   26778 out of 44800  59


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 40 secs 
Finished initial Timing Analysis.  REAL time: 41 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 132885 unrouted;      REAL time: 45 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 117376 unrouted;      REAL time: 52 secs 

Phase  3  : 56600 unrouted;      REAL time: 1 mins 38 secs 

Phase  4  : 58174 unrouted; (Setup:0, Hold:1011, Component Switching Limit:0)     REAL time: 2 mins 12 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:1011, Component Switching Limit:0)     REAL time: 3 mins 31 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:1011, Component Switching Limit:0)     REAL time: 3 mins 31 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:1011, Component Switching Limit:0)     REAL time: 3 mins 31 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:1011, Component Switching Limit:0)     REAL time: 3 mins 31 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 33 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 43 secs 
Total REAL time to Router completion: 3 mins 43 secs 
Total CPU time to Router completion: 3 mins 54 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_83_3333MHzPLL0 | BUFGCTRL_X0Y3| No   | 5888 |  0.569     |  2.108      |
+---------------------+--------------+------+------+------------+-------------+
|clk_166_6667MHz90PLL |              |      |      |            |             |
|                   0 | BUFGCTRL_X0Y0| No   |  165 |  0.300     |  2.041      |
+---------------------+--------------+------+------+------------+-------------+
| clk_166_6667MHzPLL0 | BUFGCTRL_X0Y1| No   |  786 |  0.552     |  2.072      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y29| No   |   72 |  0.334     |  2.033      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y5| No   |   55 |  0.231     |  1.927      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|      ler1/flush_reg |BUFGCTRL_X0Y30| No   |   18 |  0.173     |  1.872      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/victum_entry_in |              |      |      |            |             |
|              dex<0> |BUFGCTRL_X0Y31| No   |    8 |  0.129     |  1.852      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz | BUFGCTRL_X0Y2| No   |    3 |  0.077     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  3.447     |  5.574      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/labal_enable_ |              |      |      |            |             |
|arraycopy_0.HW_acc1/ |              |      |      |            |             |
|next_aryBufLen_not00 |              |      |      |            |             |
|                  01 |         Local|      |    3 |  0.071     |  0.650      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/cacheMB_dirty_i |              |      |      |            |             |
|         n_0_not0001 |         Local|      |    1 |  0.000     |  0.450      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/cacheMB_dirty_i |              |      |      |            |             |
|         n_1_not0001 |         Local|      |    1 |  0.000     |  0.604      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.034ns|     1.866ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     0.998ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.042ns|    11.947ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.216ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.8 |             |            |            |        |            
  33333333 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.051ns|     5.948ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.000ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.6 |             |            |            |        |            
  6666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.072ns|     0.528ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.105ns|     5.894ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.477ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.6 |             |            |            |        |            
  6666667 PHASE 1.5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |     5.259ns|     6.741ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD        |     0.283ns|            |       0|           0
     12 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     5.377ns|     6.623ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.877ns|            |       0|           0
      TIMEGRP "FFS" 12 ns                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     7.576ns|     4.424ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD        |     0.193ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |     9.959ns|     2.041ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD        |     0.258ns|            |       0|           0
       12 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     9.981ns|     2.019ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD        |     0.235ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    23.560ns|     6.440ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.468ns|            |       0|           0
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |             |            |            |        |            
     TIMEGRP "FFS" 12 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.956ns|            0|            0|            0|    162938713|
| TS_clock_generator_0_clock_gen|      6.000ns|      5.894ns|          N/A|            0|            0|          898|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      6.000ns|      5.948ns|          N/A|            0|            0|        11589|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     12.000ns|     11.947ns|          N/A|            0|            0|    162926226|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 4 mins 9 secs 
Total CPU time to PAR completion: 4 mins 12 secs 

Peak Memory Usage:  1079 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 2

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
E:\Xilinx\13.4\ISE_DS\ISE\;E:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 162939541 paths, 16 nets, and 121439 connections

Design statistics:
   Minimum period:  11.947ns (Maximum frequency:  83.703MHz)
   Maximum path delay from/to any node:   6.741ns
   Maximum net delay:   0.805ns


Analysis completed Thu Jun 26 11:26:04 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 1 mins 7 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
E:\Xilinx\13.4\ISE_DS\ISE\;E:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.

Thu Jun 26 11:26:23 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/labal_enable_arraycopy_0.HW_acc1/next_aryBufLen_no
   t0001 is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_0_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_1_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N32/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage15/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N20/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage9/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N28/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage13/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N36/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage17/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N40/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage19/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N12/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage5/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N44/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage21/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N48/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage23/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N4/jaip_0/jaip_0/
   USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage1/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N16/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage7/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N12/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage5/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N8/jaip_0/jaip_0/
   USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage3/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N16/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage7/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N28/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage13/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N48/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage23/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N32/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage15/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/main_ctrl_state<0>/jaip_0/jaip_
   0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage17/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N24/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage11/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N4/jaip_0/jaip_0/
   USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage1/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N24/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage11/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N40/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage19/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N66/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage32/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N44/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage21/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N66/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage32/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N8/jaip_0/jaip_0/
   USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage3/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N20/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage9/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N64/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage31/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N52/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage25/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N64/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage31/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N52/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage25/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 35 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Jun 26 13:00:16 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing RS232_Uart_2.jpg.....
Rasterizing SRAM.jpg.....
Rasterizing DDR2_SDRAM.jpg.....
Rasterizing SysACE_CompactFlash.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing data_coherence_controller_0.jpg.....
Rasterizing jaip_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Thu Jun 26 13:00:38 2014
 xsdk.exe -hwspec E:\JAIP\WB_verison\WB_TMT_83_GC_curr_16KB\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc

********************************************************************************
At Local date and time: Tue Jul 01 08:31:19 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc

********************************************************************************
At Local date and time: Tue Jul 01 08:31:26 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc5vfx70t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse E:/JAIP/WB_verison/20140701/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x50000000-0x5fffffff) DDR2_SDRAM	mb_plb
  (0x81800000-0x8180001f) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x88000000-0x8800ffff) jaip_0	mb_plb
  (0x88010000-0x8801ffff) jaip_0	mb_plb
  (0x88080000-0x880801ff) data_coherence_controller_0	mb_plb
  (0x88080200-0x880803ff) data_coherence_controller_0	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_DXCL
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_IXCL
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 200 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x2000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\20140701\pcores\data_coherence_controller_v1_00_a\data\dat
   a_coherence_controller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\20140701\pcores\data_coherence_controller_v1_00_a\data\dat
   a_coherence_controller_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\20140701\pcores\data_coherence_controller_v1_00_a\data\dat
   a_coherence_controller_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\20140701\pcores\data_coherence_controller_v1_00_a\data\dat
   a_coherence_controller_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\20140701\pcores\jaip_v1_00_a\data\jaip_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   E:\JAIP\WB_verison\20140701\pcores\jaip_v1_00_a\data\jaip_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   E:\JAIP\WB_verison\20140701\pcores\jaip_v1_00_a\data\jaip_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   E:\JAIP\WB_verison\20140701\pcores\jaip_v1_00_a\data\jaip_v2_1_0.mpd line 41 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00f -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x019 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x01a -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x028 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x029 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x033 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x034 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x042 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x043 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x04d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x04e -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x05c -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x05d -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x067 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x068 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x078 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x079 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x083 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x084 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x098 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x099 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x0a7 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x0a8 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0bc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0bd -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0cb -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0cc -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0e1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0e2 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0e3 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1C value to
   0x000002FC000002FC000002FC000002FC0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 920 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1B value to
   0x0000001C0000001C0000001C0000001D0000001C0000001C0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 921 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 922 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x0000001C0000001C0000001C000040080000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024150000041C000024140000041C000024140002041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x000021060000011E000021060002011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C0000001C000040080000001C000024150000041C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041C000024140002041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000201E0000001E000020060000011E000021060000011E000021060002011E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x000021060000111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000001C000024150000041C000024140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000201E0000001E000020060000011E000021060000111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000001C0000001C0000001C000040080000001C0000001D0000001C00002414 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000111E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000011E0000801A0000001C0000001C0000001C000040080000001C0000001D -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001C000020140000141C0000001C000080180000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E0000400A0000001F0000001E0000001E0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x000020060001111E0000011E0000801A0000001C0000001C0000001C00004008 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001C0000001D0000001C000020140000141C0000001C000080180000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E000020060001111E0000011E0000801A0000001C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001C000040080000001C0000001D0000001C000020140000141C0000001C -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000080180000001E0000001E0000001E0000001E0000400A0000001F0000001E -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001E0000001E0000001E000020060001111E0000011E0000801A -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:jaip INSTANCE:jaip_0 - E:\JAIP\WB_verison\20140701\system.mhs line 336 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - E:\JAIP\WB_verison\20140701\system.mhs
line 121 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\20140701\system.mhs line 242 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - E:\JAIP\WB_verison\20140701\system.mhs line 56 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb - E:\JAIP\WB_verison\20140701\system.mhs line 82 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - E:\JAIP\WB_verison\20140701\system.mhs line 89 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - E:\JAIP\WB_verison\20140701\system.mhs line 96 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr - E:\JAIP\WB_verison\20140701\system.mhs line 103 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr - E:\JAIP\WB_verison\20140701\system.mhs line 112 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - E:\JAIP\WB_verison\20140701\system.mhs line 121 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 - E:\JAIP\WB_verison\20140701\system.mhs line 128 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_2 - E:\JAIP\WB_verison\20140701\system.mhs line 142 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sram - E:\JAIP\WB_verison\20140701\system.mhs line 156 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram - E:\JAIP\WB_verison\20140701\system.mhs line 187 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sysace_compactflash - E:\JAIP\WB_verison\20140701\system.mhs line 226 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 - E:\JAIP\WB_verison\20140701\system.mhs line 242 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - E:\JAIP\WB_verison\20140701\system.mhs line 277 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 - E:\JAIP\WB_verison\20140701\system.mhs line 289 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 - E:\JAIP\WB_verison\20140701\system.mhs line 302 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:data_coherence_controller_0 - E:\JAIP\WB_verison\20140701\system.mhs
line 312 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jaip_0 - E:\JAIP\WB_verison\20140701\system.mhs line 336 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
E:\JAIP\WB_verison\20140701\system.mhs line 56 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/20140701/implementation/microblaze_0_wrapper/microblaze_0_wr
apper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb - E:\JAIP\WB_verison\20140701\system.mhs line
89 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file
"E:/JAIP/WB_verison/20140701/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb - E:\JAIP\WB_verison\20140701\system.mhs line
96 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file
"E:/JAIP/WB_verison/20140701/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
E:\JAIP\WB_verison\20140701\system.mhs line 187 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ddr2_sdram_wrapper.ngc
../ddr2_sdram_wrapper

Reading NGO file
"E:/JAIP/WB_verison/20140701/implementation/ddr2_sdram_wrapper/ddr2_sdram_wrappe
r.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
E:\JAIP\WB_verison\20140701\system.mhs line 242 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/20140701/implementation/clock_generator_0_wrapper/clock_gene
rator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
E:\JAIP\WB_verison\20140701\system.mhs line 302 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/20140701/implementation/xps_intc_0_wrapper/xps_intc_0_wrappe
r.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:jaip_0_wrapper INSTANCE:jaip_0 - E:\JAIP\WB_verison\20140701\system.mhs
line 336 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. jaip_0_wrapper.ngc
../jaip_0_wrapper

Reading NGO file
"E:/JAIP/WB_verison/20140701/implementation/jaip_0_wrapper/jaip_0_wrapper.ngc"
...
Loading design module
"E:\JAIP\WB_verison\20140701\implementation\jaip_0_wrapper/multiplier.ngc"...
Loading design module
"E:\JAIP\WB_verison\20140701\implementation\jaip_0_wrapper/divider.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../jaip_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../jaip_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1071.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile E:/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory E:/JAIP/WB_verison/20140701/implementation 

Using Flow File: E:/JAIP/WB_verison/20140701/implementation/fpga.flw 
Using Option File(s): 
 E:/JAIP/WB_verison/20140701/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"E:/JAIP/WB_verison/20140701/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
E:/JAIP/WB_verison/20140701/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "E:/JAIP/WB_verison/20140701/implementation/system.ngc" ...
Loading design module
"E:/JAIP/WB_verison/20140701/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/20140701/implementation/mb_plb_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/20140701/implementation/ilmb_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/20140701/implementation/dlmb_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/20140701/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/20140701/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/20140701/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/20140701/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/20140701/implementation/rs232_uart_2_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/20140701/implementation/sram_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/20140701/implementation/ddr2_sdram_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/20140701/implementation/sysace_compactflash_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/20140701/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/20140701/implementation/mdm_0_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/20140701/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/20140701/implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"E:/JAIP/WB_verison/20140701/implementation/data_coherence_controller_0_wrapper.
ngc"...
Loading design module
"E:/JAIP/WB_verison/20140701/implementation/jaip_0_wrapper.ngc"...
Applying constraints in
"E:/JAIP/WB_verison/20140701/implementation/ddr2_sdram_wrapper.ncf" to module
"DDR2_SDRAM"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.666666667 PHASE 1.5 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.833333333 HIGH 50>

INFO:ConstraintSystem - The Period constraint <PERIOD = 30000 ps;>
   [system.ucf(193)], is specified using the Net Period method which is not
   recommended. Please use the Timespec PERIOD method.

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value
   (12.0000000000000000) was detected for the CLKIN_PERIOD attribute on DCM
   "clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST".  This does not
   match the PERIOD constraint value (83333.3333 KHz.).  The uncertainty
   calculation will use the non-default attribute value.  This could result in
   incorrect uncertainty calculated for DCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/GSYNC_MEM_RDACK_GEN.ADDR_ALIGN_PIPE_GEN[3].
   ALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN
   [6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[
   6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S
   _H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDERR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_WRERR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDSOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDEOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/divider0/blk000
   00003/sig000001cd" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 117

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  21 sec
Total CPU time to NGDBUILD completion:  1 min  20 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin
   connected to top level port fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin has
   been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM
   of frag REGCLKAU connected to power/ground net
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM
   of frag REGCLKAL connected to power/ground net
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBL_t
   iesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 28 secs 
Total CPU  time at the beginning of Placer: 1 mins 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ff17bb1) REAL time: 1 mins 35 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<31>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<30>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<29>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<28>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<27>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<26>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<25>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<24>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<23>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<22>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<21>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<20>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<19>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<18>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<17>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<16>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<15>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<14>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<13>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<12>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<11>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<0>   IOSTANDARD = LVCMOS33


Phase 2.7  Design Feasibility Check (Checksum:ff17bb1) REAL time: 1 mins 35 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8c9aa0a9) REAL time: 1 mins 35 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:b7d2b58b) REAL time: 1 mins 35 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:b7d2b58b) REAL time: 2 mins 21 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:b7d2b58b) REAL time: 2 mins 22 secs 

Phase 7.2  Initial Clock and IO Placement



There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


Phase 7.2  Initial Clock and IO Placement (Checksum:41c69133) REAL time: 2 mins 27 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:41c69133) REAL time: 2 mins 27 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:41c69133) REAL time: 2 mins 27 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:41c69133) REAL time: 2 mins 27 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:41c69133) REAL time: 2 mins 28 secs 

Phase 12.8  Global Placement
...............................
....................................................................................................................................................
................................................................
............................................................................................................................................................................................
............................................................................................................................................................
..................................................................................................................
.............................................................................................
........................................................
Phase 12.8  Global Placement (Checksum:2b4f923) REAL time: 5 mins 47 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:2b4f923) REAL time: 5 mins 47 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:2b4f923) REAL time: 5 mins 49 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:dcbfc111) REAL time: 8 mins 30 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:dcbfc111) REAL time: 8 mins 32 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:dcbfc111) REAL time: 8 mins 33 secs 

Total REAL time to Placer completion: 8 mins 35 secs 
Total CPU  time to Placer completion: 8 mins 27 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   63
Slice Logic Utilization:
  Number of Slice Registers:                16,475 out of  44,800   36
    Number used as Flip Flops:              16,370
    Number used as Latches:                     99
    Number used as Latch-thrus:                  6
  Number of Slice LUTs:                     20,490 out of  44,800   45
    Number used as logic:                   19,737 out of  44,800   44
      Number using O6 output only:          17,820
      Number using O5 output only:             598
      Number using O5 and O6:                1,319
    Number used as Memory:                     685 out of  13,120    5
      Number used as Dual Port RAM:            208
        Number using O6 output only:           124
        Number using O5 and O6:                 84
      Number used as Single Port RAM:           68
        Number using O6 output only:            68
      Number used as Shift Register:           409
        Number using O6 output only:           408
        Number using O5 output only:             1
    Number used as exclusive route-thru:        68
  Number of route-thrus:                       849
    Number using O6 output only:               645
    Number using O5 output only:               193
    Number using O5 and O6:                     11

Slice Logic Distribution:
  Number of occupied Slices:                 8,710 out of  11,200   77
  Number of LUT Flip Flop pairs used:       26,639
    Number with an unused Flip Flop:        10,164 out of  26,639   38
    Number with an unused LUT:               6,149 out of  26,639   23
    Number of fully used LUT-FF pairs:      10,326 out of  26,639   38
    Number of unique control sets:           1,294
    Number of slice register sites lost
      to control set restrictions:           2,686 out of  44,800    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       213 out of     640   33
    Number of LOCed IOBs:                      213 out of     213  100
    IOB Flip Flops:                            456

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      56 out of     148   37
    Number using BlockRAM only:                 56
    Total primitives used:
      Number of 36k BlockRAM used:              42
      Number of 18k BlockRAM used:              25
    Total Memory used (KB):                  1,962 out of   5,328   36
  Number of BUFG/BUFGCTRLs:                      9 out of      32   28
    Number used as BUFGs:                        9
  Number of IDELAYCTRLs:                         3 out of      22   13
  Number of BSCANs:                              1 out of       4   25
  Number of BUFIOs:                              8 out of      80   10
  Number of DCM_ADVs:                            1 out of      12    8
  Number of DSP48Es:                             6 out of     128    4
  Number of PLL_ADVs:                            1 out of       6   16

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  1102 MB
Total REAL time to MAP completion:  9 mins 
Total CPU time to MAP completion:   8 mins 52 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <E:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
E:\Xilinx\13.4\ISE_DS\ISE\;E:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           9 out of 32     28
   Number of BUFIOs                          8 out of 80     10
   Number of DCM_ADVs                        1 out of 12      8
   Number of DSP48Es                         6 out of 128     4
   Number of IDELAYCTRLs                     3 out of 22     13
      Number of LOCed IDELAYCTRLs            3 out of 3     100

   Number of ILOGICs                       123 out of 800    15
      Number of LOCed ILOGICs                8 out of 123     6

   Number of External IOBs                 213 out of 640    33
      Number of LOCed IOBs                 213 out of 213   100

   Number of IODELAYs                       80 out of 800    10
      Number of LOCed IODELAYs               8 out of 80     10

   Number of OLOGICs                       205 out of 800    25
   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB18X2s                      11 out of 148     7
   Number of RAMB18X2SDPs                    3 out of 148     2
   Number of RAMB36_EXPs                    42 out of 148    28
   Number of Slices                       8710 out of 11200  77
   Number of Slice Registers             16475 out of 44800  36
      Number used as Flip Flops          16370
      Number used as Latches                99
      Number used as LatchThrus              6

   Number of Slice LUTS                  20490 out of 44800  45
   Number of Slice LUT-Flip Flop pairs   26639 out of 44800  59


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 40 secs 
Finished initial Timing Analysis.  REAL time: 41 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 131761 unrouted;      REAL time: 45 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 116442 unrouted;      REAL time: 52 secs 

Phase  3  : 53945 unrouted;      REAL time: 1 mins 35 secs 

Phase  4  : 55950 unrouted; (Setup:731, Hold:652, Component Switching Limit:0)     REAL time: 2 mins 5 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:1140, Hold:652, Component Switching Limit:0)     REAL time: 3 mins 22 secs 

Phase  6  : 0 unrouted; (Setup:1041, Hold:652, Component Switching Limit:0)     REAL time: 3 mins 30 secs 

Updating file: system.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:0, Hold:652, Component Switching Limit:0)     REAL time: 4 mins 47 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:652, Component Switching Limit:0)     REAL time: 4 mins 47 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 49 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 58 secs 
Total REAL time to Router completion: 4 mins 58 secs 
Total CPU time to Router completion: 5 mins 22 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_83_3333MHzPLL0 | BUFGCTRL_X0Y3| No   | 5770 |  0.607     |  2.140      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y29| No   |   72 |  0.393     |  2.041      |
+---------------------+--------------+------+------+------------+-------------+
| clk_166_6667MHzPLL0 | BUFGCTRL_X0Y1| No   |  727 |  0.371     |  2.104      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|      ler1/flush_reg |BUFGCTRL_X0Y30| No   |   18 |  0.063     |  1.888      |
+---------------------+--------------+------+------+------------+-------------+
|clk_166_6667MHz90PLL |              |      |      |            |             |
|                   0 | BUFGCTRL_X0Y0| No   |  158 |  0.281     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y5| No   |   55 |  0.176     |  1.772      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/victum_entry_in |              |      |      |            |             |
|              dex<0> |BUFGCTRL_X0Y31| No   |    8 |  0.097     |  1.953      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz | BUFGCTRL_X0Y2| No   |    3 |  0.077     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/cacheMB_dirty_i |              |      |      |            |             |
|         n_0_not0001 |         Local|      |    1 |  0.000     |  0.460      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/cacheMB_dirty_i |              |      |      |            |             |
|         n_1_not0001 |         Local|      |    1 |  0.000     |  0.457      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  2.113     |  4.148      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/labal_enable_ |              |      |      |            |             |
|arraycopy_0.HW_acc1/ |              |      |      |            |             |
|next_aryBufLen_not00 |              |      |      |            |             |
|                  01 |         Local|      |    3 |  0.164     |  0.686      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.030ns|    11.970ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.002ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.8 |             |            |            |        |            
  33333333 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.034ns|     1.866ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     1.004ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.072ns|     0.528ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.076ns|     5.923ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.001ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.6 |             |            |            |        |            
  6666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.372ns|     5.627ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.450ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.6 |             |            |            |        |            
  6666667 PHASE 1.5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     6.422ns|     5.578ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.441ns|            |       0|           0
      TIMEGRP "FFS" 12 ns                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |     6.488ns|     5.512ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD        |     0.861ns|            |       0|           0
     12 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     8.012ns|     3.988ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD        |     0.079ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |     9.967ns|     2.033ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD        |     0.350ns|            |       0|           0
       12 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    10.281ns|     1.719ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD        |     0.178ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    25.183ns|     4.817ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.460ns|            |       0|           0
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |             |            |            |        |            
     TIMEGRP "FFS" 12 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.975ns|            0|            0|            0|    152939612|
| TS_clock_generator_0_clock_gen|      6.000ns|      5.627ns|          N/A|            0|            0|          898|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      6.000ns|      5.923ns|          N/A|            0|            0|        11589|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     12.000ns|     11.970ns|          N/A|            0|            0|    152927125|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 5 mins 24 secs 
Total CPU time to PAR completion: 5 mins 40 secs 

Peak Memory Usage:  1124 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 2

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
E:\Xilinx\13.4\ISE_DS\ISE\;E:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

E:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 152940440 paths, 16 nets, and 120349 connections

Design statistics:
   Minimum period:  11.970ns (Maximum frequency:  83.542MHz)
   Maximum path delay from/to any node:   5.578ns
   Maximum net delay:   0.838ns


Analysis completed Tue Jul 01 09:12:38 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 1 mins 6 secs 


xflow done!
touch __xps/system_routed
xilperl E:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<E:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<E:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
E:\Xilinx\13.4\ISE_DS\ISE\;E:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.

Tue Jul 01 09:12:56 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_0_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_1_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/labal_enable_arraycopy_0.HW_acc1/next_aryBufLen_no
   t0001 is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N66/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage32/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N66/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage32/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N64/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage31/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N28/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage13/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N40/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage19/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N52/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage25/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N64/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage31/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N8/jaip_0/jaip_0/
   USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage3/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N40/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage19/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N32/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage15/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N12/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage5/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N24/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage11/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N36/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage17/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N52/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage25/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N16/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage7/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N4/jaip_0/jaip_0/
   USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage1/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N8/jaip_0/jaip_0/
   USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage3/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N16/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage7/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N20/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage9/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N12/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage5/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N48/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage23/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N28/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage13/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N36/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage17/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N20/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage9/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N48/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage23/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N32/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage15/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N44/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage21/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N24/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage11/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N44/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage21/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N4/jaip_0/jaip_0/
   USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage1/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 35 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc

********************************************************************************
At Local date and time: Tue Jul 01 11:30:07 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   E:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing RS232_Uart_2.jpg.....
Rasterizing SRAM.jpg.....
Rasterizing DDR2_SDRAM.jpg.....
Rasterizing SysACE_CompactFlash.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing data_coherence_controller_0.jpg.....
Rasterizing jaip_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Tue Jul 01 11:30:33 2014
 xsdk.exe -hwspec E:\JAIP\WB_verison\20140701\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	E:\JAIP\WB_verison\20140701\etc\system.filters
Done writing Tab View settings to:
	E:\JAIP\WB_verison\20140701\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc

********************************************************************************
At Local date and time: Thu Jul 03 13:43:46 2014
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Thu Jul 03 13:43:47 2014
 xsdk.exe -hwspec E:\JAIP\WB_verison\20140701\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	E:\JAIP\WB_verison\20140701\etc\system.filters
Done writing Tab View settings to:
	E:\JAIP\WB_verison\20140701\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc

********************************************************************************
At Local date and time: Fri Aug 15 15:34:52 2014
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
Done!
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc

********************************************************************************
At Local date and time: Fri Aug 15 15:35:04 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 13.4 - psf2Edward EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 13.4 - xdsgen EDK_O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing RS232_Uart_2.jpg.....
Rasterizing SRAM.jpg.....
Rasterizing DDR2_SDRAM.jpg.....
Rasterizing SysACE_CompactFlash.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing data_coherence_controller_0.jpg.....
Rasterizing jaip_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc5vfx70t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/20140701/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x50000000-0x5fffffff) DDR2_SDRAM	mb_plb
  (0x81800000-0x8180001f) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x88000000-0x8800ffff) jaip_0	mb_plb
  (0x88010000-0x8801ffff) jaip_0	mb_plb
  (0x88080000-0x880801ff) data_coherence_controller_0	mb_plb
  (0x88080200-0x880803ff) data_coherence_controller_0	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_DXCL
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_IXCL
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 200 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_MID_WIDTH value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\20140701\pcores\data_coherence_controller_v1_00_a\data\data_coherence_cont
   roller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   C:\20140701\pcores\data_coherence_controller_v1_00_a\data\data_coherence_cont
   roller_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   C:\20140701\pcores\data_coherence_controller_v1_00_a\data\data_coherence_cont
   roller_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   C:\20140701\pcores\data_coherence_controller_v1_00_a\data\data_coherence_cont
   roller_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\20140701\pcores\jaip_v1_00_a\data\jaip_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   C:\20140701\pcores\jaip_v1_00_a\data\jaip_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   C:\20140701\pcores\jaip_v1_00_a\data\jaip_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   C:\20140701\pcores\jaip_v1_00_a\data\jaip_v2_1_0.mpd line 41 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 8 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 8 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 3 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00e -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00f -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x019 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x01a -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x028 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x029 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x033 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x034 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x042 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x043 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x04d -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x04e -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x05c -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x05d -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x067 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x068 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x078 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x079 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x083 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x084 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x098 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x099 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x0a7 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x0a8 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0bc -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0bd -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0cb -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0cc -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0e1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0e2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0e3 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1C value to
   0x000002FC000002FC000002FC000002FC0000001C0000001C0000001C0000001C -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 920 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1B value to
   0x0000001C0000001C0000001C0000001D0000001C0000001C0000001C0000001C -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 921 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 922 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x0000001C0000001C0000001C000040080000001C0000001C0000001C00004008 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024150000041C000024140000041C000024140002041C00002414 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000011E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x000021060000011E000021060002011E000021060000111E0000011E0000801A -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C0000001C000040080000001C000024150000041C00002414 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041C000024140002041C000024140000141C0000001C000080180000001E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000201E0000001E000020060000011E000021060000011E000021060002011E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x000021060000111E0000011E0000801A0000001C0000001C0000001C00004008 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000001C000024150000041C000024140000141C0000001C000080180000001E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000201E0000001E000020060000011E000021060000111E0000011E0000801A -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000001C0000001C0000001C000040080000001C0000001D0000001C00002414 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000111E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000011E0000801A0000001C0000001C0000001C000040080000001C0000001D -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001C000020140000141C0000001C000080180000001E0000001E0000001E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E0000400A0000001F0000001E0000001E0000001E0000001E0000001E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x000020060001111E0000011E0000801A0000001C0000001C0000001C00004008 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001C0000001D0000001C000020140000141C0000001C000080180000001E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E000020060001111E0000011E0000801A0000001C0000001C -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001C000040080000001C0000001D0000001C000020140000141C0000001C -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000080180000001E0000001E0000001E0000001E0000400A0000001F0000001E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001E0000001E0000001E000020060001111E0000011E0000801A -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:jaip INSTANCE:jaip_0 - C:\20140701\system.mhs line 336 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\20140701\system.mhs line 121 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 - C:\20140701\system.mhs line
242 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\20140701\system.mhs line 56 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mb_plb - C:\20140701\system.mhs line 82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb - C:\20140701\system.mhs line 89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb - C:\20140701\system.mhs line 96 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:dlmb_cntlr - C:\20140701\system.mhs line 103 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ilmb_cntlr - C:\20140701\system.mhs line 112 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:lmb_bram - C:\20140701\system.mhs line 121 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_1 - C:\20140701\system.mhs line 128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:rs232_uart_2 - C:\20140701\system.mhs line 142 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sram - C:\20140701\system.mhs line 156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:ddr2_sdram - C:\20140701\system.mhs line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:sysace_compactflash - C:\20140701\system.mhs line 226 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:clock_generator_0 - C:\20140701\system.mhs line 242 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:mdm_0 - C:\20140701\system.mhs line 277 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:proc_sys_reset_0 - C:\20140701\system.mhs line 289 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:xps_intc_0 - C:\20140701\system.mhs line 302 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:data_coherence_controller_0 - C:\20140701\system.mhs line 312 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
INSTANCE:jaip_0 - C:\20140701\system.mhs line 336 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 - C:\20140701\system.mhs line
56 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. microblaze_0_wrapper.ngc
../microblaze_0_wrapper

Reading NGO file
"C:/20140701/implementation/microblaze_0_wrapper/microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:ilmb_wrapper INSTANCE:ilmb - C:\20140701\system.mhs line 89 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ilmb_wrapper.ngc ../ilmb_wrapper

Reading NGO file "C:/20140701/implementation/ilmb_wrapper/ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:dlmb_wrapper INSTANCE:dlmb - C:\20140701\system.mhs line 96 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. dlmb_wrapper.ngc ../dlmb_wrapper

Reading NGO file "C:/20140701/implementation/dlmb_wrapper/dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram - C:\20140701\system.mhs line 187
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. ddr2_sdram_wrapper.ngc
../ddr2_sdram_wrapper

Reading NGO file
"C:/20140701/implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\20140701\system.mhs line 242 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper

Reading NGO file
"C:/20140701/implementation/clock_generator_0_wrapper/clock_generator_0_wrapper.
ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 - C:\20140701\system.mhs line 302
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper

Reading NGO file
"C:/20140701/implementation/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:jaip_0_wrapper INSTANCE:jaip_0 - C:\20140701\system.mhs line 336 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc5vfx70tff1136-1 -intstyle silent -i -sd .. jaip_0_wrapper.ngc
../jaip_0_wrapper

Reading NGO file "C:/20140701/implementation/jaip_0_wrapper/jaip_0_wrapper.ngc"
...
Loading design module
"C:\20140701\implementation\jaip_0_wrapper/multiplier.ngc"...
Loading design module "C:\20140701\implementation\jaip_0_wrapper/divider.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../jaip_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../jaip_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 614.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc
Release 13.4 - Xflow O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt
system.ngc  
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile C:/Xilinx/13.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/20140701/implementation 

Using Flow File: C:/20140701/implementation/fpga.flw 
Using Option File(s): 
 C:/20140701/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"C:/20140701/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 13.4 - ngdbuild O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>

Command Line: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
C:/20140701/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/20140701/implementation/system.ngc" ...
Loading design module "C:/20140701/implementation/microblaze_0_wrapper.ngc"...
Loading design module "C:/20140701/implementation/mb_plb_wrapper.ngc"...
Loading design module "C:/20140701/implementation/ilmb_wrapper.ngc"...
Loading design module "C:/20140701/implementation/dlmb_wrapper.ngc"...
Loading design module "C:/20140701/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "C:/20140701/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "C:/20140701/implementation/lmb_bram_wrapper.ngc"...
Loading design module "C:/20140701/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "C:/20140701/implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "C:/20140701/implementation/sram_wrapper.ngc"...
Loading design module "C:/20140701/implementation/ddr2_sdram_wrapper.ngc"...
Loading design module
"C:/20140701/implementation/sysace_compactflash_wrapper.ngc"...
Loading design module
"C:/20140701/implementation/clock_generator_0_wrapper.ngc"...
Loading design module "C:/20140701/implementation/mdm_0_wrapper.ngc"...
Loading design module
"C:/20140701/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "C:/20140701/implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"C:/20140701/implementation/data_coherence_controller_0_wrapper.ngc"...
Loading design module "C:/20140701/implementation/jaip_0_wrapper.ngc"...
Applying constraints in "C:/20140701/implementation/ddr2_sdram_wrapper.ncf" to
module "DDR2_SDRAM"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
   * 1.666666667 PHASE 1.5 ns HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
   * 1.666666667 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst. The following new TNM
   groups and period specifications were generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT3" TS_sys_clk_pin
   * 0.833333333 HIGH 50>

INFO:ConstraintSystem - The Period constraint <PERIOD = 30000 ps;>
   [system.ucf(193)], is specified using the Net Period method which is not
   recommended. Please use the Timespec PERIOD method.

Done...

Processing BMM file "system.bmm" ...

WARNING:NgdBuild:1212 - User specified non-default attribute value
   (12.0000000000000000) was detected for the CLKIN_PERIOD attribute on DCM
   "clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST".  This does not
   match the PERIOD constraint value (83333.3333 KHz.).  The uncertainty
   calculation will use the non-default attribute value.  This could result in
   incorrect uncertainty calculated for DCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/GSYNC_MEM_RDACK_GEN.ADDR_ALIGN_PIPE_GEN[3].
   ALIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN
   [6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[
   6].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S
   _H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDERR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_WRERR_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDSOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'data_coherence_controller_0/data_coherence_controller_0/PLBV46_MASTER_BURST_
   I/I_RD_WR_CONTROL/I_RDEOP_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'jaip_0/jaip_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:483 - Attribute "INIT" on
   "jaip_0/jaip_0/USER_LOGIC_I/Java_core/Execution_Unit/ALU_Unit/divider0/blk000
   00003/sig000001cd" is on the wrong type of object.  Please see the
   Constraints Guide for more information on this attribute.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 117

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  48 sec
Total CPU time to NGDBUILD completion:   48 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 13.4 - Map O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin
   connected to top level port fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin has
   been removed.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM
   of frag REGCLKAU connected to power/ground net
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM
   of frag REGCLKAL connected to power/ground net
   jaip_0/jaip_0/USER_LOGIC_I/GC1/Mram_MEM_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].
   RAMB36_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_Wr
   iteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].R
   AMB36_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBU_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBL_
   tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKAL_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBU_t
   iesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I
   1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_REGCLKBL_t
   iesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 53 secs 
Total CPU  time at the beginning of Placer: 50 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ff17bb1) REAL time: 57 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<31>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<30>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<29>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<28>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<27>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<26>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<25>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<24>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<23>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<22>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<21>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<20>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<19>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<18>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<17>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<16>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<15>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<14>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<13>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<12>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<11>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<0>   IOSTANDARD = LVCMOS33


Phase 2.7  Design Feasibility Check (Checksum:ff17bb1) REAL time: 58 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8c9aa0a9) REAL time: 58 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:b7d2b58b) REAL time: 58 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:b7d2b58b) REAL time: 1 mins 30 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:b7d2b58b) REAL time: 1 mins 31 secs 

Phase 7.2  Initial Clock and IO Placement



There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


Phase 7.2  Initial Clock and IO Placement (Checksum:41c69133) REAL time: 1 mins 35 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:41c69133) REAL time: 1 mins 35 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:41c69133) REAL time: 1 mins 35 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:41c69133) REAL time: 1 mins 35 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:41c69133) REAL time: 1 mins 36 secs 

Phase 12.8  Global Placement
...............................
....................................................................................................................................................
................................................................
............................................................................................................................................................................................
............................................................................................................................................................
..................................................................................................................
.............................................................................................
........................................................
Phase 12.8  Global Placement (Checksum:2b4f923) REAL time: 4 mins 6 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:2b4f923) REAL time: 4 mins 6 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:2b4f923) REAL time: 4 mins 8 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:dcbfc111) REAL time: 5 mins 52 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:dcbfc111) REAL time: 5 mins 54 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:dcbfc111) REAL time: 5 mins 55 secs 

Total REAL time to Placer completion: 5 mins 56 secs 
Total CPU  time to Placer completion: 5 mins 52 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   63
Slice Logic Utilization:
  Number of Slice Registers:                16,475 out of  44,800   36
    Number used as Flip Flops:              16,370
    Number used as Latches:                     99
    Number used as Latch-thrus:                  6
  Number of Slice LUTs:                     20,490 out of  44,800   45
    Number used as logic:                   19,737 out of  44,800   44
      Number using O6 output only:          17,820
      Number using O5 output only:             598
      Number using O5 and O6:                1,319
    Number used as Memory:                     685 out of  13,120    5
      Number used as Dual Port RAM:            208
        Number using O6 output only:           124
        Number using O5 and O6:                 84
      Number used as Single Port RAM:           68
        Number using O6 output only:            68
      Number used as Shift Register:           409
        Number using O6 output only:           408
        Number using O5 output only:             1
    Number used as exclusive route-thru:        68
  Number of route-thrus:                       849
    Number using O6 output only:               645
    Number using O5 output only:               193
    Number using O5 and O6:                     11

Slice Logic Distribution:
  Number of occupied Slices:                 8,710 out of  11,200   77
  Number of LUT Flip Flop pairs used:       26,639
    Number with an unused Flip Flop:        10,164 out of  26,639   38
    Number with an unused LUT:               6,149 out of  26,639   23
    Number of fully used LUT-FF pairs:      10,326 out of  26,639   38
    Number of unique control sets:           1,294
    Number of slice register sites lost
      to control set restrictions:           2,686 out of  44,800    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       213 out of     640   33
    Number of LOCed IOBs:                      213 out of     213  100
    IOB Flip Flops:                            456

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      56 out of     148   37
    Number using BlockRAM only:                 56
    Total primitives used:
      Number of 36k BlockRAM used:              42
      Number of 18k BlockRAM used:              25
    Total Memory used (KB):                  1,962 out of   5,328   36
  Number of BUFG/BUFGCTRLs:                      9 out of      32   28
    Number used as BUFGs:                        9
  Number of IDELAYCTRLs:                         3 out of      22   13
  Number of BSCANs:                              1 out of       4   25
  Number of BUFIOs:                              8 out of      80   10
  Number of DCM_ADVs:                            1 out of      12    8
  Number of DSP48Es:                             6 out of     128    4
  Number of PLL_ADVs:                            1 out of       6   16

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  1107 MB
Total REAL time to MAP completion:  6 mins 11 secs 
Total CPU time to MAP completion:   6 mins 7 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - par O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/13.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25
   Number of BUFGs                           9 out of 32     28
   Number of BUFIOs                          8 out of 80     10
   Number of DCM_ADVs                        1 out of 12      8
   Number of DSP48Es                         6 out of 128     4
   Number of IDELAYCTRLs                     3 out of 22     13
      Number of LOCed IDELAYCTRLs            3 out of 3     100

   Number of ILOGICs                       123 out of 800    15
      Number of LOCed ILOGICs                8 out of 123     6

   Number of External IOBs                 213 out of 640    33
      Number of LOCed IOBs                 213 out of 213   100

   Number of IODELAYs                       80 out of 800    10
      Number of LOCed IODELAYs               8 out of 80     10

   Number of OLOGICs                       205 out of 800    25
   Number of PLL_ADVs                        1 out of 6      16
   Number of RAMB18X2s                      11 out of 148     7
   Number of RAMB18X2SDPs                    3 out of 148     2
   Number of RAMB36_EXPs                    42 out of 148    28
   Number of Slices                       8710 out of 11200  77
   Number of Slice Registers             16475 out of 44800  36
      Number used as Flip Flops          16370
      Number used as Latches                99
      Number used as LatchThrus              6

   Number of Slice LUTS                  20490 out of 44800  45
   Number of Slice LUT-Flip Flop pairs   26639 out of 44800  59


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 25 secs 
Finished initial Timing Analysis.  REAL time: 26 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 131761 unrouted;      REAL time: 28 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.


Phase  2  : 116442 unrouted;      REAL time: 33 secs 

Phase  3  : 53945 unrouted;      REAL time: 1 mins 2 secs 

Phase  4  : 55950 unrouted; (Setup:731, Hold:652, Component Switching Limit:0)     REAL time: 1 mins 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:1140, Hold:652, Component Switching Limit:0)     REAL time: 2 mins 16 secs 

Phase  6  : 0 unrouted; (Setup:1041, Hold:652, Component Switching Limit:0)     REAL time: 2 mins 22 secs 

Updating file: system.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:0, Hold:652, Component Switching Limit:0)     REAL time: 3 mins 16 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:652, Component Switching Limit:0)     REAL time: 3 mins 16 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 18 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 23 secs 
Total REAL time to Router completion: 3 mins 24 secs 
Total CPU time to Router completion: 3 mins 38 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  clk_83_3333MHzPLL0 | BUFGCTRL_X0Y3| No   | 5770 |  0.607     |  2.140      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y29| No   |   72 |  0.393     |  2.041      |
+---------------------+--------------+------+------+------------+-------------+
| clk_166_6667MHzPLL0 | BUFGCTRL_X0Y1| No   |  727 |  0.371     |  2.104      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|      ler1/flush_reg |BUFGCTRL_X0Y30| No   |   18 |  0.063     |  1.888      |
+---------------------+--------------+------+------+------------+-------------+
|clk_166_6667MHz90PLL |              |      |      |            |             |
|                   0 | BUFGCTRL_X0Y0| No   |  158 |  0.281     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y5| No   |   55 |  0.176     |  1.772      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/victum_entry_in |              |      |      |            |             |
|              dex<0> |BUFGCTRL_X0Y31| No   |    8 |  0.097     |  1.953      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_200_0000MHz | BUFGCTRL_X0Y2| No   |    3 |  0.077     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/cacheMB_dirty_i |              |      |      |            |             |
|         n_0_not0001 |         Local|      |    1 |  0.000     |  0.460      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/Cache_control |              |      |      |            |             |
|ler1/cacheMB_dirty_i |              |      |      |            |             |
|         n_1_not0001 |         Local|      |    1 |  0.000     |  0.457      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   21 |  2.113     |  4.148      |
+---------------------+--------------+------+------+------------+-------------+
|jaip_0/jaip_0/USER_L |              |      |      |            |             |
|OGIC_I/labal_enable_ |              |      |      |            |             |
|arraycopy_0.HW_acc1/ |              |      |      |            |             |
|next_aryBufLen_not00 |              |      |      |            |             |
|                  01 |         Local|      |    3 |  0.164     |  0.686      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.030ns|    11.970ns|       0|           0
  G_PLL0_CLKOUT3 = PERIOD TIMEGRP         " | HOLD        |     0.002ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT3" TS_sys_clk_pin         * 0.8 |             |            |            |        |            
  33333333 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.034ns|     1.866ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     1.004ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |             |            |            |        |            
         MAXDELAY = 0.85 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.072ns|     0.528ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.076ns|     5.923ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.001ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 1.6 |             |            |            |        |            
  6666667 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |             |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |             |            |            |        |            
  s                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.372ns|     5.627ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.450ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         * 1.6 |             |            |            |        |            
  6666667 PHASE 1.5 ns HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     3.334ns|     1.666ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " |             |            |            |        |            
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |     6.422ns|     5.578ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     0.441ns|            |       0|           0
      TIMEGRP "FFS" 12 ns                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |     6.488ns|     5.512ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD        |     0.861ns|            |       0|           0
     12 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |     8.012ns|     3.988ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD        |     0.079ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |     9.967ns|     2.033ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD        |     0.350ns|            |       0|           0
       12 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    10.281ns|     1.719ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD        |     0.178ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    25.183ns|     4.817ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.460ns|            |       0|           0
   HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A         |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |             |            |            |        |            
     TIMEGRP "FFS" 12 ns                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.975ns|            0|            0|            0|    152939612|
| TS_clock_generator_0_clock_gen|      6.000ns|      5.627ns|          N/A|            0|            0|          898|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      6.000ns|      5.923ns|          N/A|            0|            0|        11589|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      1.666ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     12.000ns|     11.970ns|          N/A|            0|            0|    152927125|            0|
| erator_0_SIG_PLL0_CLKOUT3     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 3 mins 42 secs 
Total CPU time to PAR completion: 3 mins 50 secs 

Peak Memory Usage:  1129 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 2

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 13.4 - Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.73 2012-01-07, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 152940440 paths, 16 nets, and 120349 connections

Design statistics:
   Minimum period:  11.970ns (Maximum frequency:  83.542MHz)
   Maximum path delay from/to any node:   5.578ns
   Maximum net delay:   0.838ns


Analysis completed Fri Aug 15 16:00:17 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 40 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/13.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 13.4 - Bitgen O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/13.4/ISE_DS/EDK/virtex5/data/virtex5.acd> with local file
<C:/Xilinx/13.4/ISE_DS/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
C:\Xilinx\13.4\ISE_DS\ISE\;C:\Xilinx\13.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.

Fri Aug 15 16:00:28 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_0_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/cacheMB_dirty_in_1_not0001 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   jaip_0/jaip_0/USER_LOGIC_I/labal_enable_arraycopy_0.HW_acc1/next_aryBufLen_no
   t0001 is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N66/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage32/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N66/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage32/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N64/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage31/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N28/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage13/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N40/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage19/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N52/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage25/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N64/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage31/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N8/jaip_0/jaip_0/
   USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage3/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N40/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage19/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N32/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage15/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N12/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage5/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N24/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage11/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N36/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage17/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N52/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage25/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N16/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage7/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N4/jaip_0/jaip_0/
   USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage1/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N8/jaip_0/jaip_0/
   USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage3/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N16/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage7/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N20/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage9/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N12/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage5/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N48/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage23/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N28/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage13/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N36/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage17/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N20/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage9/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N48/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage23/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N32/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage15/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[1].bramobj/N44/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[1].bramobj/Mram_Astroage21/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N24/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage11/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N44/jaip_0/jaip_0
   /USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage21/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <jaip_0/jaip_0/USER_LOGIC_I/Cache_controller1/G1[0].bramobj/N4/jaip_0/jaip_0/
   USER_LOGIC_I/Cache_controller1/G1[0].bramobj/Mram_Astroage1/DP.HIGH> is
   incomplete. The signal does not drive any load pins in the design.
DRC detected 0 errors and 35 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:56 - Part 'xc5vfx70t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\20140701\etc\system.filters
Done writing Tab View settings to:
	C:\20140701\etc\system.gui
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc

********************************************************************************
At Local date and time: Fri Aug 15 16:05:44 2014
 make -f system.make bits started...
make: Nothing to be done for `bits'.
Done!
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc

********************************************************************************
At Local date and time: Fri Aug 15 16:06:08 2014
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc

********************************************************************************
At Local date and time: Fri Aug 15 16:06:48 2014
 make -f system.make simmodel started...
IF NOT EXIST "bootloops" @mkdir "bootloops"
cp -f C:/Xilinx/13.4/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop.elf bootloops/microblaze_0.elf
"*********************************************"
"Creating behavioral simulation models..."
"*********************************************"
simgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default   -pe microblaze_0 bootloops/microblaze_0.elf -msg __xps/ise/xmsgprops.lst -s isim -m behavioral system.mhs

Release 13.4 - Simulation Model Generator Xilinx EDK 13.4 Build EDK_O.87xd
 (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: simgen -p xc5vfx70tff1136-1 -lang vhdl -intstyle default -pe
microblaze_0 bootloops/microblaze_0.elf -msg __xps/ise/xmsgprops.lst -s isim -m
behavioral system.mhs 

MHS file              : C:\20140701\system.mhs
Language (-lang)      : VHDL 
Flow (-flow)      : ISE 
Simulation Model (-m) : Behavioral
Simulator (-s)        : ISE Simulator (ISIM)
Part (-p) [ family ]  : xc5vfx70tff1136-1 [ virtex5 ]
External memory simulation (-external_mem_sim) : FALSE 

Output directory (-od): C:\20140701\


Simulation Model Generator started ...

Reading MHS file ...

Reading MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x50000000-0x5fffffff) DDR2_SDRAM	mb_plb
  (0x81800000-0x8180001f) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x88000000-0x8800ffff) jaip_0	mb_plb
  (0x88010000-0x8801ffff) jaip_0	mb_plb
  (0x88080000-0x880801ff) data_coherence_controller_0	mb_plb
  (0x88080200-0x880803ff) data_coherence_controller_0	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_DXCL
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_IXCL
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 200 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_MID_WIDTH value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\20140701\pcores\data_coherence_controller_v1_00_a\data\data_coherence_cont
   roller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   C:\20140701\pcores\data_coherence_controller_v1_00_a\data\data_coherence_cont
   roller_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   C:\20140701\pcores\data_coherence_controller_v1_00_a\data\data_coherence_cont
   roller_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   C:\20140701\pcores\data_coherence_controller_v1_00_a\data\data_coherence_cont
   roller_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\20140701\pcores\jaip_v1_00_a\data\jaip_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   C:\20140701\pcores\jaip_v1_00_a\data\jaip_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   C:\20140701\pcores\jaip_v1_00_a\data\jaip_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   C:\20140701\pcores\jaip_v1_00_a\data\jaip_v2_1_0.mpd line 41 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 9 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found.
   Port will be driven to GND -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: ICACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_S_Clk - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 978 
WARNING:EDK:4181 - PORT: ICACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_IXCL_FSL_M_Clk - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 983 
WARNING:EDK:4181 - PORT: DCACHE_FSL_IN_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_S_Clk - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 988 
WARNING:EDK:4181 - PORT: DCACHE_FSL_OUT_CLK, CONNECTOR:
   microblaze_0_DXCL_FSL_M_Clk - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 993 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection
   -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating
   connection -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 8 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 8 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x90000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _00_b\data\lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_RAS_N_INDEX value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_CAS_N_INDEX value to 3 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_WE_N_INDEX value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_RMW_INDEX value to 6 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_0_INDEX value to 7 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DQS_O_INDEX value to 8 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_1_INDEX value to 9 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_SKIP_2_INDEX value to 11 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_ARB_RDMODWR_DELAY value to 3 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q6_DELAY value to 5 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q7_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 3 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q9_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q10_DELAY value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q11_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q16_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_B64_REPEAT_CNT value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00e -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x00f -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x019 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x01a -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x028 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x029 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x033 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x034 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x042 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x043 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x04d -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x04e -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x05c -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x05d -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x067 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x068 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x078 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x079 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x083 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x084 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x098 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x099 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x0a7 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x0a8 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0bc -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0bd -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0cb -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0cc -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x0e1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x0e2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x0e3 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1C value to
   0x000002FC000002FC000002FC000002FC0000001C0000001C0000001C0000001C -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 920 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1B value to
   0x0000001C0000001C0000001C0000001D0000001C0000001C0000001C0000001C -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 921 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1A value to
   0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C00000010 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 922 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x0000001C0000001C0000001C000040080000001C0000001C0000001C00004008 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x0000001C000024150000041C000024140000041C000024140002041C00002414 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000011E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x000021060000011E000021060002011E000021060000111E0000011E0000801A -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0000001C0000001C0000001C000040080000001C000024150000041C00002414 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0000041C000024140002041C000024140000141C0000001C000080180000001E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0000201E0000001E000020060000011E000021060000011E000021060002011E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x000021060000111E0000011E0000801A0000001C0000001C0000001C00004008 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0000001C000024150000041C000024140000141C0000001C000080180000001E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0000201E0000001E000020060000011E000021060000111E0000011E0000801A -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0000001C0000001C0000001C000040080000001C0000001D0000001C00002414 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000111E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0000011E0000801A0000001C0000001C0000001C000040080000001C0000001D -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0000001C000020140000141C0000001C000080180000001E0000001E0000001E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0000001E0000400A0000001F0000001E0000001E0000001E0000001E0000001E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x000020060001111E0000011E0000801A0000001C0000001C0000001C00004008 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0000001C0000001D0000001C000020140000141C0000001C000080180000001E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0000001E0000001E0000001E0000400A0000001F0000001E0000001E0000001E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E000020060001111E0000011E0000801A0000001C0000001C -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0000001C000040080000001C0000001D0000001C000020140000141C0000001C -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x000080180000001E0000001E0000001E0000001E0000400A0000001F0000001E -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001E0000001E0000001E000020060001111E0000011E0000801A -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\20140701\system.mhs line 121 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 - C:\20140701\system.mhs line
242 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Generating simulation files ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Constructing platform-level signal connectivity ...

Writing HDL ...

Writing BMM ...

Writing memory initialization files ...

Generating Memory Initialization Files ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_SPEEDGRADE_INT value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 157 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V5_PHY value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 32 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 40000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70000000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 55000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 15000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 15000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TMRD value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 105000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 200 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 3 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 266 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x50000000-0x5fffffff) DDR2_SDRAM	mb_plb
  (0x81800000-0x8180001f) xps_intc_0	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x88000000-0x8800ffff) jaip_0	mb_plb
  (0x88010000-0x8801ffff) jaip_0	mb_plb
  (0x88080000-0x880801ff) data_coherence_controller_0	mb_plb
  (0x88080200-0x880803ff) data_coherence_controller_0	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	mb_plb
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_DXCL
  (0x8a300000-0x8a3fffff) SRAM	microblaze_0_IXCL
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 200 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_20_b\d
   ata\microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 9 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x2000 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_2 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mch_emc, INSTANCE:SRAM - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_mch_emc_v3_01_a\
   data\xps_mch_emc_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER
   C_SPLB0_MID_WIDTH value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v6_05_a\data\mp
   mc_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_sysace, INSTANCE:SysACE_CompactFlash - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_01_a\d
   ata\xps_sysace_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_00_b\data\mdm
   _v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_intc_v2_01_a\dat
   a\xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\20140701\pcores\data_coherence_controller_v1_00_a\data\data_coherence_cont
   roller_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   C:\20140701\pcores\data_coherence_controller_v1_00_a\data\data_coherence_cont
   roller_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   C:\20140701\pcores\data_coherence_controller_v1_00_a\data\data_coherence_cont
   roller_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: data_coherence_controller,
   INSTANCE:data_coherence_controller_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   C:\20140701\pcores\data_coherence_controller_v1_00_a\data\data_coherence_cont
   roller_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   C:\20140701\pcores\jaip_v1_00_a\data\jaip_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   C:\20140701\pcores\jaip_v1_00_a\data\jaip_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   C:\20140701\pcores\jaip_v1_00_a\data\jaip_v2_1_0.mpd line 32 
INFO:EDK:4130 - IPNAME: jaip, INSTANCE:jaip_0 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 64 -
   C:\20140701\pcores\jaip_v1_00_a\data\jaip_v2_1_0.mpd line 41 

Checking platform address map ...
Running Data2Mem with the following command:
data2mem -bm "system_sim.bmm"  -bd "C:\20140701\bootloops\microblaze_0.elf" tag
microblaze_0  -bx C:\20140701\simulation\behavioral -u   -p xc5vfx70tff1136-1 

Generating simulator compile script ...

Generating simulator helper scripts ...
Simulation Model Generator done!

INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc
Done!

********************************************************************************
At Local date and time: Fri Aug 15 16:06:59 2014
 make -f system.make sim started...
cd simulation/behavioral & \
	system_fuse.cmd
Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -incremental work.system work.glbl -prj system.prj -L xilinxcorelib_ver -L secureip -L unisims_ver -o isim_system.exe 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_types_pkg.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_types_pkg_body.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_isa_be_pkg.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_primitives.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mux_bus.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/parity.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/comparator.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_and.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_or.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_equal.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_compare.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_compare_mask.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/carry_compare_const.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/find_first_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mux4_8.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mux4.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/vec_mux.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/gen_srlfifo.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/alu_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/alu.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/msr_reg_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/msr_reg.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/msr_reg_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dsp_module.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mul_unit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/div_unit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/div_unit_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/operand_select_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/operand_select.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/operand_select_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/pc_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/pc_module.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/pc_module_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/prefetch_buffer.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/prefetch_buffer_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/register_file_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/register_file.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/register_file_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/count_leading_zero.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/shift_logic_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/shift_logic.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/shift_logic_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/zero_detect.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/zero_detect_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/barrel_shifter.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/barrel_shifter_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/wb_mux_bit_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/wb_mux_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/data_read_steering.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/byte_doublet_handle.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/byte_doublet_handle_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/data_flow_logic_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fsl_module.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/streaming_axi.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/exception_registers.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/exception_registers_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_addsub.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_div.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_mul.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_conv.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu_sqrt.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/fpu.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/pvr.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/result_mux_bit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/result_mux.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/stack_protection.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/data_flow.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/data_flow_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/jump_logic_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/decode.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/decode_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/address_hit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/address_data_hit.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/debug.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/iplb_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dplb_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/daxi_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/iaxi_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/ram_module.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/victim_cache.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/stream_cache.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/cache_interface.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/icache.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dcache.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dcache_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/cache_valid_bit_detect.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/cachehit_detect.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/dcache_wb.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/instr_mux.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/read_data_mux_gti.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/interrupt_mode_converter.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu_types_pkg.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu_tlb.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu_utlb_ram.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu_utlb.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/mmu.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze_core.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/microblaze.vhd" into library microblaze_v8_20_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/or_bits.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/or_gate.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/arb_control_sm.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/dcr_regs.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/gen_qual_req.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/muxed_signals.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/pend_request.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/qual_priority.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/pending_priority.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/qual_request.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/priority_encoder.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/rr_select.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/plb_arb_encoder.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/watchdog_timer.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/plb_wr_datapath.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/plb_rd_datapath.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/plb_addrpath.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/plb_slave_ors.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/plb_interrupt.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/plb_arbiter_logic.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/plb_p2p.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/hdl/vhdl/plb_v46.vhd" into library plb_v46_v1_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/hdl/vhdl/lmb_v10.vhd" into library lmb_v10_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/lmb_bram_if_funcs.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/xor18.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/parity.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/parityenable.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/checkbit_handler.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/correct_one_bit.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/pselect.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/pselect_mask.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/plb_interface.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/axi_interface.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/hdl/vhdl/lmb_bram_if_cntlr.vhd" into library lmb_bram_if_cntlr_v3_00_b
Parsing VHDL file "elaborate/lmb_bram_elaborate_v1_00_a/hdl/vhdl/lmb_bram_elaborate.vhd" into library lmb_bram_elaborate_v1_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" into library plbv46_slave_single_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" into library plbv46_slave_single_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" into library plbv46_slave_single_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02_a/hdl/vhdl/baudrate.vhd" into library xps_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02_a/hdl/vhdl/uartlite_rx.vhd" into library xps_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd" into library xps_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02_a/hdl/vhdl/uartlite_core.vhd" into library xps_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02_a/hdl/vhdl/xps_uartlite.vhd" into library xps_uartlite_v1_02_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/flex_addr_cntr.vhd" into library plbv46_slave_burst_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" into library plbv46_slave_burst_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" into library plbv46_slave_burst_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/burst_support.vhd" into library plbv46_slave_burst_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/wr_buffer.vhd" into library plbv46_slave_burst_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/be_reset_gen.vhd" into library plbv46_slave_burst_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" into library plbv46_slave_burst_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd" into library plbv46_slave_burst_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_burst_v1_01_a/hdl/vhdl/plbv46_slave_burst.vhd" into library plbv46_slave_burst_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v2_01_a/hdl/vhdl/access_buffer.vhd" into library mch_plbv46_slave_burst_v2_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v2_01_a/hdl/vhdl/readdata_buffer.vhd" into library mch_plbv46_slave_burst_v2_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v2_01_a/hdl/vhdl/addr_be_gen.vhd" into library mch_plbv46_slave_burst_v2_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v2_01_a/hdl/vhdl/ipic_logic.vhd" into library mch_plbv46_slave_burst_v2_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v2_01_a/hdl/vhdl/chnl_logic.vhd" into library mch_plbv46_slave_burst_v2_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v2_01_a/hdl/vhdl/mch_interface.vhd" into library mch_plbv46_slave_burst_v2_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v2_01_a/hdl/vhdl/addr_data_mux_demux.vhd" into library mch_plbv46_slave_burst_v2_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v2_01_a/hdl/vhdl/arbitration_logic.vhd" into library mch_plbv46_slave_burst_v2_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v2_01_a/hdl/vhdl/arb_mux_demux.vhd" into library mch_plbv46_slave_burst_v2_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mch_plbv46_slave_burst_v2_01_a/hdl/vhdl/mch_plbv46_slave_burst.vhd" into library mch_plbv46_slave_burst_v2_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v4_01_a/hdl/vhdl/ipic_if.vhd" into library emc_common_v4_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v4_01_a/hdl/vhdl/io_registers.vhd" into library emc_common_v4_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v4_01_a/hdl/vhdl/counters.vhd" into library emc_common_v4_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v4_01_a/hdl/vhdl/mem_state_machine.vhd" into library emc_common_v4_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v4_01_a/hdl/vhdl/select_param.vhd" into library emc_common_v4_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v4_01_a/hdl/vhdl/addr_counter_mux.vhd" into library emc_common_v4_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v4_01_a/hdl/vhdl/mem_steer.vhd" into library emc_common_v4_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/emc_common_v4_01_a/hdl/vhdl/emc.vhd" into library emc_common_v4_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/hdl/vhdl/xps_mch_emc.vhd" into library xps_mch_emc_v3_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/MemXLib_utils.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/MemXLib_arch.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/PrimXLib_arch.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/ObjFifoAsyncDiffW.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/plbv46_sample_cycle.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/plbv46_data_steer_mirror.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/plbv46_rd_support.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/plbv46_rd_support_dsplb.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/plbv46_rd_support_isplb.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/plbv46_rd_support_single.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/plbv46_write_module.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/plbv46_address_decoder.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/plbv46_address_decoder_dsplb.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/plbv46_address_decoder_isplb.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/plbv46_address_decoder_single.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/plbv46_pim.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_pkg.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_addr_arbiter.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_address_counter.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_channel_status_reg.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_sample_cycle.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_ipic_if.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_dmac_regfile_arb.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_interrupt_register.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_length_counter.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_port_arbiter.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_read_data_delay.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_rx_byte_shifter.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_rx_port_controller.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_rx_read_handler.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_rx_write_handler.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_tx_byte_shifter.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_tx_port_controller.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_tx_read_handler.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_tx_rx_state.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_tx_write_handler.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_reset_module.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_cntl.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_datapath.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/plbv46_pim_wrapper.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/sdma_wrapper.vhd" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/phy_init_sdram.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/phy_dm_iob_sdram.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/phy_dq_iob_sdram.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/phy_io_sdram.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/phy_ctl_io_sdram.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/phy_write_sdram.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/phy_top_sdram.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mib_pim.v" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/p_vfbc.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/vfbc_arbitrator.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/vfbc_onehot.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/vfbc_burst_control.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/vfbc_cmd_buffer.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/vfbc_cmd_control.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/vfbc_cmd_fetch.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/vfbc_newcmd.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/vfbc.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/vfbc_backend_control.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/vfbc1_pim.vhd" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/vfbc_pim_wrapper.vhd" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_pd.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_pd_top.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_dly_ctrl.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_rdclk_gen.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_circ_buffer.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_rddata_sync.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_rdctrl_sync.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_read.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_rdlvl.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_write.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_wrlvl.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_init.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_rd_bitslip.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_dq_iob.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_dm_iob.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_dqs_iob.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_data_io.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_ck_iob.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_clock_io.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_control_io.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_ocb_mon_top.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_ocb_mon.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v6_ddrx_top.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/round_robin_arb.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/rank_common.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/rank_cntrl.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/rank_mach.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/port_encoder.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_ctrl_logic.v" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/vhdl/mpmc_ctrl_if.vhd" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/static_phy_srl_delay.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/static_phy_read.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/static_phy_write.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/static_phy_control.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/static_phy_iobs.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/static_phy_top.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/dpram.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/srl16e_fifo.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/srl16e_fifo_protect.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/fifo_pipeline.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_sample_cycle.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_pm_arbiter.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_pm_timer.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_pm.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_npi2pm_rd.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_npi2pm_wr.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_pm_npi_if.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_rdcntr.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/pop_generator.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/xcl_addr.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/xcl_read_data.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/xcl_write_data.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_xcl_if.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/dualxcl_access_data_path.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/dualxcl_access.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/dualxcl_fsm.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/dualxcl_read.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/dualxcl.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/DDR_MEMC_FIFO_32_RdCntr.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_srl_fifo_gen_fifoaddr.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_srl_fifo_gen_input_pipeline.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_srl_fifo_gen_output_pipeline.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_srl_fifo_gen_push_tmp.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_srl_fifo_nto1_mux.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_srl_fifo_nto1_ormux.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_srl_fifo.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_ramb16_sx_sx.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_bram_fifo.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_read_fifo.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_write_fifo.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_data_path.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_addr_path.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/fifo_32_rdcntr.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/fifo_4.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/fifo_1.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_ctrl_path_fifo.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/arb_req_pending_muxes.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/high_priority_select.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/arb_pattern_type_fifo.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/arb_pattern_type_muxes.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/arb_acknowledge.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/arb_bram_addr.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/arb_pattern_start.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/arb_which_port.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/arb_pattern_type.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/arbiter.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_srl_delay.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/ctrl_path.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_ctrl_path.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v4_phy_controller_iobs.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v4_phy_data_path_iobs.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v4_phy_data_tap_inc.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v4_phy_dm_iob.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v4_phy_dq_iob.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v4_phy_dqs_iob.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v4_phy_infrastructure_iobs.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v4_phy_init_ddr1.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v4_phy_init_ddr2.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v4_phy_iobs.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v4_phy_pattern_compare8.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v4_phy_tap_ctrl.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v4_phy_tap_logic.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v4_phy_top.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v4_phy_write.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v5_phy_calib_ddr1.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v5_phy_dm_iob_ddr1.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v5_phy_dq_iob_ddr1.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v5_phy_dqs_iob_ddr1.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v5_phy_io_ddr1.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v5_phy_ctl_io_ddr1.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v5_phy_write_ddr1.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v5_phy_init_ddr1.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v5_phy_top_ddr1.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v5_phy_calib_ddr2.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v5_phy_dm_iob_ddr2.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v5_phy_dq_iob_ddr2.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v5_phy_dqs_iob_ddr2.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v5_phy_io_ddr2.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v5_phy_ctl_io_ddr2.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v5_phy_write_ddr2.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v5_phy_init_ddr2.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/v5_phy_top_ddr2.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_rd_data_ram.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_cal_ctl.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_cal_top.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_controller_iobs.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_data_path.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_data_path_iobs.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_data_read_controller.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_data_read.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_dm_iobs.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_dq_iob.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_dqs_delay.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_dqs_div.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_dqs_iob.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_fifo_0_wr_en.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_fifo_1_wr_en.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_gray_cntr.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_infrastructure.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_infrastructure_iobs.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_iobs.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_phy_init.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_phy_top.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_phy_write.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_rd_data_ram0.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_rd_data_ram1.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s3_tap_dly.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mcb_raw_wrapper.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/iodrp_controller.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/iodrp_mcb_controller.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mcb_soft_calibration_top.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mcb_soft_calibration.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/s6_phy_top.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_npi2mcb.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/bram_fifo_32bit.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_rmw_fifo.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_ecc_control.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_ecc_encode.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_ecc_decode.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/ecc_top.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_realign_bytes.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_debug_ctrl_reg.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc_core.v" into library mpmc_v6_05_a
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/hdl/verilog/mpmc.v" into library mpmc_v6_05_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/sysace_common_v1_01_a/hdl/vhdl/mem_state_machine.vhd" into library sysace_common_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/sysace_common_v1_01_a/hdl/vhdl/sync_2_clocks.vhd" into library sysace_common_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/sysace_common_v1_01_a/hdl/vhdl/sysace.vhd" into library sysace_common_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/hdl/vhdl/xps_sysace.vhd" into library xps_sysace_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd" into library clock_generator_v4_03_a
Parsing VHDL file "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd" into library clock_generator_0_v4_03_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/srl_fifo.vhd" into library mdm_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/jtag_control.vhd" into library mdm_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm_core.vhd" into library mdm_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/hdl/vhdl/mdm.vhd" into library mdm_v2_00_b
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/upcnt_n.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/lpf.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/sequence.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/hdl/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v3_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/hdl/vhdl/intc_core.vhd" into library xps_intc_v2_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/hdl/vhdl/xps_intc.vhd" into library xps_intc_v2_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plb_mstr_addr_gen.vhd" into library plbv46_master_burst_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_calc_burst.vhd" into library plbv46_master_burst_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/rd_wr_controller.vhd" into library plbv46_master_burst_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_rd_backend_no_fifo.vhd" into library plbv46_master_burst_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/llink_wr_backend_no_fifo.vhd" into library plbv46_master_burst_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_width_adapter.vhd" into library plbv46_master_burst_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/data_mirror_128.vhd" into library plbv46_master_burst_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/cc_brst_exp_adptr.vhd" into library plbv46_master_burst_v1_01_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a/hdl/vhdl/plbv46_master_burst.vhd" into library plbv46_master_burst_v1_01_a
Parsing VHDL file "C:/20140701/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/user_logic.vhd" into library data_coherence_controller_v1_00_a
Parsing VHDL file "C:/20140701/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd" into library data_coherence_controller_v1_00_a
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" into library interrupt_control_v2_01_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/config.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/immROM.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/xcptn_hdlr.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/jpc_ctrl.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/class_bram.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/class_symbol_table_buffer.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/class_symbol_table_controller.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/method_area_buffer.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/method_area_controller.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/DynamicResolution_management.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/four_port_bank.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/bshifter.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/ALU.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/execute.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/decode.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/fetch.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/translation_ROM.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/translate.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/soj.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/mmes_profiler.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/my_bram.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/class_info_table.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/cross_reference_table.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/heap.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/user_logic.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/jaip.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/arraycopy.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/arraycopy_single.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/bytecode_profiler.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/Cache_controller.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/cache_storage.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/GC_table.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/GC.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/indexOf.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/my_bram_as_rd.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/thread_management.vhd" into library jaip_v1_00_a
Parsing VHDL file "C:/20140701/pcores/jaip_v1_00_a/hdl/vhdl/stack_access_management.vhd" into library jaip_v1_00_a
Parsing VHDL file "microblaze_0_wrapper.vhd" into library work
Parsing VHDL file "mb_plb_wrapper.vhd" into library work
Parsing VHDL file "ilmb_wrapper.vhd" into library work
Parsing VHDL file "dlmb_wrapper.vhd" into library work
Parsing VHDL file "dlmb_cntlr_wrapper.vhd" into library work
Parsing VHDL file "ilmb_cntlr_wrapper.vhd" into library work
Parsing VHDL file "lmb_bram_wrapper.vhd" into library work
Parsing VHDL file "rs232_uart_1_wrapper.vhd" into library work
Parsing VHDL file "rs232_uart_2_wrapper.vhd" into library work
Parsing VHDL file "sram_wrapper.vhd" into library work
Analyzing Verilog file "ddr2_sdram_wrapper.v" into library work
      Resolving module mpmc
      Resolving module mpmc_core
      Resolving module dualxcl
      Resolving module mib_pim
      Resolving module mpmc_pm_npi_if
      Resolving module ecc_top
      Resolving module mpmc_debug_ctrl_reg
      Resolving module s6_phy_top
      Resolving module static_phy_top
      Resolving module v6_ddrx_top
      Resolving module mpmc_realign_bytes
      Resolving module v5_phy_top_ddr2
      Resolving module v5_phy_top_ddr1
      Resolving module v4_phy_top
      Resolving module s3_phy_top
      Resolving module phy_top_sdram
      Resolving module mpmc_addr_path
      Resolving module mpmc_ctrl_path
      Resolving module mpmc_data_path
      Resolving module mpmc_sample_cycle
      Resolving module dualxcl_access
      Resolving module dualxcl_fsm
      Resolving module dualxcl_read
      Resolving module mpmc_npi2pm_wr
      Resolving module mpmc_npi2pm_rd
      Resolving module mpmc_pm
      Resolving module mpmc_ecc_control
      Resolving module mpmc_rmw_fifo
      Resolving module mpmc_ecc_encode
      Resolving module mpmc_ecc_decode
      Resolving module mpmc_npi2mcb
      Resolving module mcb_raw_wrapper
      Resolving module static_phy_control
      Resolving module s3_phy_init
      Resolving module static_phy_iobs
      Resolving module static_phy_write
      Resolving module static_phy_read
      Resolving module v6_ddrx_init
      Resolving module v6_ddrx_control_io
      Resolving module v6_ddrx_clock_io
      Resolving module v6_ddrx_data_io
      Resolving module v6_ddrx_dly_ctrl
      Resolving module v6_ddrx_write
      Resolving module v6_ddrx_wrlvl
      Resolving module v6_ddrx_read
      Resolving module v6_ddrx_rdlvl
      Resolving module v6_ddrx_pd_top
      Resolving module v5_phy_write_ddr2
      Resolving module v5_phy_io_ddr2
      Resolving module v5_phy_ctl_io_ddr2
      Resolving module v5_phy_init_ddr2
      Resolving module v5_phy_write_ddr1
      Resolving module v5_phy_io_ddr1
      Resolving module v5_phy_ctl_io_ddr1
      Resolving module v5_phy_init_ddr1
      Resolving module v4_phy_write
      Resolving module v4_phy_tap_logic
      Resolving module v4_phy_iobs
      Resolving module v4_phy_pattern_compare8
      Resolving module v4_phy_init_ddr2
      Resolving module v4_phy_init_ddr1
      Resolving module s3_phy_write
      Resolving module s3_infrastructure
      Resolving module s3_data_path
      Resolving module s3_iobs
      Resolving module s3_dqs_div
      Resolving module phy_write_sdram
      Resolving module phy_io_sdram
      Resolving module phy_ctl_io_sdram
      Resolving module phy_init_sdram
      Resolving module mpmc_srl_delay
      Resolving module port_encoder
      Resolving module rank_mach
      Resolving module ctrl_path
      Resolving module arbiter
      Resolving module mpmc_write_fifo
      Resolving module mpmc_srl_fifo_nto1_ormux
      Resolving module mpmc_srl_fifo_nto1_mux
      Resolving module mpmc_read_fifo
      Resolving module dualxcl_access_data_path
      Resolving module srl16e_fifo_protect
      Resolving module fifo_pipeline
      Resolving module xcl_read_data
      Resolving module srl16e_fifo
      Resolving module mpmc_pm_timer
      Resolving module mpmc_pm_arbiter
      Resolving module bram_fifo_32bit
      Resolving module mpmc_rdcntr
      Resolving module mcb_soft_calibration_top
      Resolving module static_phy_srl_delay
      Resolving module v6_ddrx_ck_iob
      Resolving module v6_ddrx_dqs_iob
      Resolving module v6_ddrx_dm_iob
      Resolving module v6_ddrx_dq_iob
      Resolving module v6_ddrx_rdclk_gen
      Resolving module v6_ddrx_rdctrl_sync
      Resolving module v6_ddrx_rddata_sync
      Resolving module v6_ddrx_pd
      Resolving module v5_phy_calib_ddr2
      Resolving module v5_phy_dqs_iob_ddr2
      Resolving module v5_phy_dm_iob_ddr2
      Resolving module v5_phy_dq_iob_ddr2
      Resolving module v5_phy_calib_ddr1
      Resolving module v5_phy_dqs_iob_ddr1
      Resolving module v5_phy_dm_iob_ddr1
      Resolving module v5_phy_dq_iob_ddr1
      Resolving module v4_phy_tap_ctrl
      Resolving module v4_phy_data_tap_inc
      Resolving module v4_phy_infrastructure_iobs
      Resolving module v4_phy_data_path_iobs
      Resolving module v4_phy_controller_iobs
      Resolving module s3_cal_top
      Resolving module s3_data_read
      Resolving module s3_data_read_controller
      Resolving module s3_infrastructure_iobs
      Resolving module s3_controller_iobs
      Resolving module s3_data_path_iobs
      Resolving module phy_dm_iob_sdram
      Resolving module phy_dq_iob_sdram
      Resolving module rank_cntrl
      Resolving module rank_common
      Resolving module arb_acknowledge
      Resolving module arb_pattern_start
      Resolving module arb_which_port
      Resolving module arb_pattern_type
      Resolving module arb_bram_addr
      Resolving module mpmc_bram_fifo
      Resolving module mpmc_srl_fifo
      Resolving module pop_generator
      Resolving module dpram
      Resolving module mcb_soft_calibration
      Resolving module v6_ddrx_rd_bitslip
      Resolving module v6_ddrx_circ_buffer
      Resolving module v4_phy_dqs_iob
      Resolving module v4_phy_dm_iob
      Resolving module v4_phy_dq_iob
      Resolving module s3_cal_ctl
      Resolving module s3_tap_dly
      Resolving module s3_rd_data_ram0
      Resolving module s3_rd_data_ram1
      Resolving module s3_rd_data_ram
      Resolving module s3_gray_cntr
      Resolving module s3_dqs_delay
      Resolving module s3_fifo_0_wr_en
      Resolving module s3_fifo_1_wr_en
      Resolving module s3_dm_iobs
      Resolving module s3_dqs_iob
      Resolving module s3_dq_iob
      Resolving module round_robin_arb
      Resolving module arb_req_pending_muxes
      Resolving module high_priority_select
      Resolving module arb_pattern_type_fifo
      Resolving module arb_pattern_type_muxes
      Resolving module mpmc_ramb16_sx_sx
      Resolving module mpmc_srl_fifo_gen_push_tmp
      Resolving module mpmc_srl_fifo_gen_input_pipeline
      Resolving module mpmc_srl_fifo_gen_output_pipeline
      Resolving module mpmc_srl_fifo_gen_fifoaddr
      Resolving module iodrp_controller
      Resolving module iodrp_mcb_controller
      Resolving module mpmc_ctrl_path_fifo
Parsing VHDL file "sysace_compactflash_wrapper.vhd" into library work
Parsing VHDL file "clock_generator_0_wrapper.vhd" into library work
Parsing VHDL file "mdm_0_wrapper.vhd" into library work
Parsing VHDL file "proc_sys_reset_0_wrapper.vhd" into library work
Parsing VHDL file "xps_intc_0_wrapper.vhd" into library work
Parsing VHDL file "data_coherence_controller_0_wrapper.vhd" into library work
Parsing VHDL file "jaip_0_wrapper.vhd" into library work
Parsing VHDL file "system.vhd" into library work
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/ISE/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/hdl/vhdl/debug.vhd" Line 1802: Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/O.87xd/rtf/vhdl/src/ieee/numeric_std.vhd" Line 3314: Range is empty (null range)
WARNING:HDLCompiler:220 - "N:/O.87xd/rtf/vhdl/src/ieee/numeric_std.vhd" Line 3314: Assignment ignored
ERROR:HDLCompiler:432 - "C:/20140701/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd" Line 235: Formal <jaip2coor_cmd1> has no actual or default value.
ERROR:HDLCompiler:432 - "C:/20140701/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd" Line 236: Formal <dcc_1_w_en_in> has no actual or default value.
ERROR:HDLCompiler:432 - "C:/20140701/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd" Line 237: Formal <dcc_1_r_en_in> has no actual or default value.
ERROR:HDLCompiler:432 - "C:/20140701/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd" Line 238: Formal <dcc_1_addr_in> has no actual or default value.
ERROR:HDLCompiler:432 - "C:/20140701/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd" Line 239: Formal <dcc_1_data_in> has no actual or default value.
ERROR:HDLCompiler:432 - "C:/20140701/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd" Line 240: Formal <jaip2coor1_pending_resmsgsent> has no actual or default value.
ERROR:HDLCompiler:432 - "C:/20140701/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd" Line 247: Formal <jaip2coor_cmd2> has no actual or default value.
ERROR:HDLCompiler:432 - "C:/20140701/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd" Line 248: Formal <dcc_2_w_en_in> has no actual or default value.
ERROR:HDLCompiler:432 - "C:/20140701/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd" Line 249: Formal <dcc_2_r_en_in> has no actual or default value.
ERROR:HDLCompiler:432 - "C:/20140701/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd" Line 250: Formal <dcc_2_addr_in> has no actual or default value.
ERROR:HDLCompiler:432 - "C:/20140701/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd" Line 251: Formal <dcc_2_data_in> has no actual or default value.
ERROR:HDLCompiler:432 - "C:/20140701/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd" Line 252: Formal <jaip2coor2_pending_resmsgsent> has no actual or default value.
ERROR:HDLCompiler:432 - "C:/20140701/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd" Line 258: Formal <jaip2coor_cmd3> has no actual or default value.
ERROR:HDLCompiler:432 - "C:/20140701/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd" Line 259: Formal <dcc_3_w_en_in> has no actual or default value.
ERROR:HDLCompiler:432 - "C:/20140701/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd" Line 260: Formal <dcc_3_r_en_in> has no actual or default value.
ERROR:HDLCompiler:432 - "C:/20140701/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd" Line 261: Formal <dcc_3_addr_in> has no actual or default value.
ERROR:HDLCompiler:432 - "C:/20140701/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd" Line 262: Formal <dcc_3_data_in> has no actual or default value.
ERROR:HDLCompiler:432 - "C:/20140701/pcores/data_coherence_controller_v1_00_a/hdl/vhdl/data_coherence_controller.vhd" Line 263: Formal <jaip2coor3_pending_resmsgsent> has no actual or default value.
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit system in library work failed
make: *** [sim] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\20140701\etc\system.filters
Done writing Tab View settings to:
	C:\20140701\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/divider.ngc
INFO:EDK - file name is pcores/jaip_v1_00_a/netlist/multiplier.ngc

********************************************************************************
At Local date and time: Mon Jun 08 14:41:42 2015
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
Writing filter settings....
Done writing filter settings to:
	C:\JAIP\20140701_original\etc\system.filters
Done writing Tab View settings to:
	C:\JAIP\20140701_original\etc\system.gui
