--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf
-ucf user_fabric_clk.ucf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31720 paths analyzed, 16347 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.230ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_96 (SLICE_X58Y55.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_96 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.650ns (Levels of Logic = 1)
  Clock Path Skew:      -0.545ns (1.414 - 1.959)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X62Y38.B5      net (fanout=4)        3.209   usr/rx_kchar<2>
    SLICE_X62Y38.BMUX    Tilo                  0.196   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X58Y55.CE      net (fanout=56)       1.386   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X58Y55.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<99>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_96
    -------------------------------------------------  ---------------------------
    Total                                      5.650ns (1.055ns logic, 4.595ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_96 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.464ns (Levels of Logic = 1)
  Clock Path Skew:      -0.545ns (1.414 - 1.959)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X62Y38.B4      net (fanout=4)        3.028   usr/rx_kchar<3>
    SLICE_X62Y38.BMUX    Tilo                  0.191   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X58Y55.CE      net (fanout=56)       1.386   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X58Y55.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<99>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_96
    -------------------------------------------------  ---------------------------
    Total                                      5.464ns (1.050ns logic, 4.414ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_96 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.484ns (Levels of Logic = 1)
  Clock Path Skew:      -0.181ns (1.414 - 1.595)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y33.AQ      Tcko                  0.381   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X62Y38.B3      net (fanout=12)       1.213   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X62Y38.BMUX    Tilo                  0.186   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X58Y55.CE      net (fanout=56)       1.386   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X58Y55.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<99>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_96
    -------------------------------------------------  ---------------------------
    Total                                      3.484ns (0.885ns logic, 2.599ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_97 (SLICE_X58Y55.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_97 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.650ns (Levels of Logic = 1)
  Clock Path Skew:      -0.545ns (1.414 - 1.959)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X62Y38.B5      net (fanout=4)        3.209   usr/rx_kchar<2>
    SLICE_X62Y38.BMUX    Tilo                  0.196   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X58Y55.CE      net (fanout=56)       1.386   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X58Y55.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<99>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_97
    -------------------------------------------------  ---------------------------
    Total                                      5.650ns (1.055ns logic, 4.595ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_97 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.464ns (Levels of Logic = 1)
  Clock Path Skew:      -0.545ns (1.414 - 1.959)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X62Y38.B4      net (fanout=4)        3.028   usr/rx_kchar<3>
    SLICE_X62Y38.BMUX    Tilo                  0.191   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X58Y55.CE      net (fanout=56)       1.386   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X58Y55.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<99>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_97
    -------------------------------------------------  ---------------------------
    Total                                      5.464ns (1.050ns logic, 4.414ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_97 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.484ns (Levels of Logic = 1)
  Clock Path Skew:      -0.181ns (1.414 - 1.595)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y33.AQ      Tcko                  0.381   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X62Y38.B3      net (fanout=12)       1.213   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X62Y38.BMUX    Tilo                  0.186   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X58Y55.CE      net (fanout=56)       1.386   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X58Y55.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<99>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_97
    -------------------------------------------------  ---------------------------
    Total                                      3.484ns (0.885ns logic, 2.599ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_98 (SLICE_X58Y55.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_98 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.650ns (Levels of Logic = 1)
  Clock Path Skew:      -0.545ns (1.414 - 1.959)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X62Y38.B5      net (fanout=4)        3.209   usr/rx_kchar<2>
    SLICE_X62Y38.BMUX    Tilo                  0.196   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X58Y55.CE      net (fanout=56)       1.386   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X58Y55.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<99>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_98
    -------------------------------------------------  ---------------------------
    Total                                      5.650ns (1.055ns logic, 4.595ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_98 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.464ns (Levels of Logic = 1)
  Clock Path Skew:      -0.545ns (1.414 - 1.959)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X62Y38.B4      net (fanout=4)        3.028   usr/rx_kchar<3>
    SLICE_X62Y38.BMUX    Tilo                  0.191   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X58Y55.CE      net (fanout=56)       1.386   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X58Y55.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<99>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_98
    -------------------------------------------------  ---------------------------
    Total                                      5.464ns (1.050ns logic, 4.414ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_98 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.484ns (Levels of Logic = 1)
  Clock Path Skew:      -0.181ns (1.414 - 1.595)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y33.AQ      Tcko                  0.381   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X62Y38.B3      net (fanout=12)       1.213   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd2
    SLICE_X62Y38.BMUX    Tilo                  0.186   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X58Y55.CE      net (fanout=56)       1.386   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X58Y55.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<99>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_98
    -------------------------------------------------  ---------------------------
    Total                                      3.484ns (0.885ns logic, 2.599ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y8.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_155 (FF)
  Destination:          usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.118ns (0.777 - 0.659)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_155 to usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X78Y39.DQ        Tcko                  0.115   usr/link_tracking_2_inst/track_rx_data<155>
                                                         usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_155
    RAMB36_X4Y8.DIADI2     net (fanout=1)        0.215   usr/link_tracking_2_inst/track_rx_data<155>
    RAMB36_X4Y8.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.132ns (-0.083ns logic, 0.215ns route)
                                                         (-62.9% logic, 162.9% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_0_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y1.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_0_inst/gtx_rx_mux_inst/track_data_o_189 (FF)
  Destination:          usr/link_tracking_0_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.140ns (0.564 - 0.424)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_0_inst/gtx_rx_mux_inst/track_data_o_189 to usr/link_tracking_0_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X35Y6.BMUX       Tshcko                0.129   usr/link_tracking_0_inst/track_rx_data<187>
                                                         usr/link_tracking_0_inst/gtx_rx_mux_inst/track_data_o_189
    RAMB36_X2Y1.DIADI0     net (fanout=1)        0.232   usr/link_tracking_0_inst/track_rx_data<189>
    RAMB36_X2Y1.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_0_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_tracking_0_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.163ns (-0.069ns logic, 0.232ns route)
                                                         (-42.3% logic, 142.3% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X4Y3.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_49 (FF)
  Destination:          usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 0)
  Clock Path Skew:      0.136ns (0.534 - 0.398)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_49 to usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X70Y16.BQ        Tcko                  0.115   usr/link_tracking_2_inst/track_rx_data<51>
                                                         usr/link_tracking_2_inst/gtx_rx_mux_inst/track_data_o_49
    RAMB36_X4Y3.DIADI4     net (fanout=1)        0.243   usr/link_tracking_2_inst/track_rx_data<49>
    RAMB36_X4Y3.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_tracking_2_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.160ns (-0.083ns logic, 0.243ns route)
                                                         (-51.9% logic, 151.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X26Y152.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.086ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (0.888 - 0.950)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y148.B      Treg                  1.578   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X27Y148.D1     net (fanout=2)        0.606   system/rst/clkdiv/rst_b
    SLICE_X27Y148.D      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X26Y152.SR     net (fanout=7)        0.586   system/rst/clkdiv/rst_b_inv
    SLICE_X26Y152.CLK    Trck                  0.248   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.086ns (1.894ns logic, 1.192ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_12 (SLICE_X26Y149.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.001ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.885 - 0.950)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y148.B      Treg                  1.578   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X27Y148.D1     net (fanout=2)        0.606   system/rst/clkdiv/rst_b
    SLICE_X27Y148.D      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X26Y149.SR     net (fanout=7)        0.501   system/rst/clkdiv/rst_b_inv
    SLICE_X26Y149.CLK    Trck                  0.248   system/rst/clkdiv/cnt<15>
                                                       system/rst/clkdiv/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      3.001ns (1.894ns logic, 1.107ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_13 (SLICE_X26Y149.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.001ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.885 - 0.950)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y148.B      Treg                  1.578   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X27Y148.D1     net (fanout=2)        0.606   system/rst/clkdiv/rst_b
    SLICE_X27Y148.D      Tilo                  0.068   system/rst/clkdiv/rst_b_inv
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X26Y149.SR     net (fanout=7)        0.501   system/rst/clkdiv/rst_b_inv
    SLICE_X26Y149.CLK    Trck                  0.248   system/rst/clkdiv/cnt<15>
                                                       system/rst/clkdiv/cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      3.001ns (1.894ns logic, 1.107ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X26Y146.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y146.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X26Y146.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<0>
    SLICE_X26Y146.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_4 (SLICE_X26Y147.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_4 (FF)
  Destination:          system/rst/clkdiv/cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_4 to system/rst/clkdiv/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y147.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<7>
                                                       system/rst/clkdiv/cnt_4
    SLICE_X26Y147.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<4>
    SLICE_X26Y147.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<7>
                                                       system/rst/clkdiv/cnt<4>_rt
                                                       system/rst/clkdiv/Mcount_cnt_cy<7>
                                                       system/rst/clkdiv/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_8 (SLICE_X26Y148.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_8 (FF)
  Destination:          system/rst/clkdiv/cnt_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_8 to system/rst/clkdiv/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y148.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<11>
                                                       system/rst/clkdiv/cnt_8
    SLICE_X26Y148.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<8>
    SLICE_X26Y148.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<11>
                                                       system/rst/clkdiv/cnt<8>_rt
                                                       system/rst/clkdiv/Mcount_cnt_cy<11>
                                                       system/rst/clkdiv/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y9.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13556 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.387ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop (SLICE_X81Y88.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.333ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.092 - 0.111)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y90.AMUX    Tshcko                0.422   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X84Y75.A3      net (fanout=2)        1.076   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X84Y75.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X68Y106.A2     net (fanout=535)      2.633   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X68Y106.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<116>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n03661
    SLICE_X81Y88.SR      net (fanout=2)        1.553   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0366
    SLICE_X81Y88.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_ipbus
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    -------------------------------------------------  ---------------------------
    Total                                      6.333ns (1.071ns logic, 5.262ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.976ns (Levels of Logic = 2)
  Clock Path Skew:      -0.074ns (0.704 - 0.778)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.DMUX    Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y75.A6      net (fanout=140)      0.676   system/mac_rx_valid<2>
    SLICE_X84Y75.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X68Y106.A2     net (fanout=535)      2.633   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X68Y106.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<116>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n03661
    SLICE_X81Y88.SR      net (fanout=2)        1.553   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0366
    SLICE_X81Y88.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_ipbus
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    -------------------------------------------------  ---------------------------
    Total                                      5.976ns (1.114ns logic, 4.862ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.639ns (Levels of Logic = 1)
  Clock Path Skew:      -0.074ns (0.704 - 0.778)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.DMUX    Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X68Y106.A5     net (fanout=140)      2.040   system/mac_rx_valid<2>
    SLICE_X68Y106.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<116>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n03661
    SLICE_X81Y88.SR      net (fanout=2)        1.553   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0366
    SLICE_X81Y88.CLK     Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/pkt_drop_ipbus
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_drop
    -------------------------------------------------  ---------------------------
    Total                                      4.639ns (1.046ns logic, 3.593ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8 (SLICE_X74Y56.CIN), 217 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_5 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.105ns (Levels of Logic = 4)
  Clock Path Skew:      -0.075ns (0.894 - 0.969)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_5 to system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y92.BQ      Tcko                  0.337   system/mac_rx_data<2><7>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_5
    SLICE_X82Y69.D1      net (fanout=23)       3.209   system/mac_rx_data<2><5>
    SLICE_X82Y69.DMUX    Tilo                  0.196   system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00696_SW0
    SLICE_X82Y69.B2      net (fanout=1)        0.608   system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/N10
    SLICE_X82Y69.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00696
    SLICE_X74Y55.B4      net (fanout=1)        1.239   system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/n0069<5>
    SLICE_X74Y55.COUT    Topcyb                0.406   system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<5>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X74Y56.CIN     net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X74Y56.CLK     Tcinck                0.042   system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      6.105ns (1.049ns logic, 5.056ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_6 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.248ns (Levels of Logic = 4)
  Clock Path Skew:      -0.075ns (0.894 - 0.969)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_6 to system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y92.CQ      Tcko                  0.337   system/mac_rx_data<2><7>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tdata_6
    SLICE_X82Y71.C1      net (fanout=24)       2.455   system/mac_rx_data<2><6>
    SLICE_X82Y71.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00697_SW0
    SLICE_X82Y71.B6      net (fanout=1)        0.369   system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/N12
    SLICE_X82Y71.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00697
    SLICE_X74Y55.C2      net (fanout=1)        1.569   system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/n0069<6>
    SLICE_X74Y55.COUT    Topcyc                0.340   system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X74Y56.CIN     net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X74Y56.CLK     Tcinck                0.042   system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      5.248ns (0.855ns logic, 4.393ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.do_sum_int (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.893ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.084 - 0.109)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.do_sum_int to system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y51.AQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/udp_if/do_sum_payload
                                                       system/phy_en.phy_ipb_ctrl/udp_if/payload/do_cksum.do_sum_int
    SLICE_X74Y51.A3      net (fanout=2)        0.482   system/phy_en.phy_ipb_ctrl/udp_if/do_sum_payload
    SLICE_X74Y51.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.hi_byte_int<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_do_sum1
    SLICE_X82Y71.B3      net (fanout=28)       1.987   system/phy_en.phy_ipb_ctrl/udp_if/rx_do_sum
    SLICE_X82Y71.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_calc.lo_byte_int<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/Mmux_n00697
    SLICE_X74Y55.C2      net (fanout=1)        1.569   system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/n0069<6>
    SLICE_X74Y55.COUT    Topcyc                0.340   system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_lut<6>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X74Y56.CIN     net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_cy<7>
    SLICE_X74Y56.CLK     Tcinck                0.042   system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/Madd_lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT_xor<8>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_byte_sum/lo_byte_8
    -------------------------------------------------  ---------------------------
    Total                                      4.893ns (0.855ns logic, 4.038ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (SLICE_X77Y58.A1), 248 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.120ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.903 - 0.951)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y90.AMUX    Tshcko                0.422   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X84Y75.A3      net (fanout=2)        1.076   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X84Y75.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X76Y54.B3      net (fanout=535)      2.087   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X76Y54.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X76Y57.A2      net (fanout=26)       0.895   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X76Y57.COUT    Topcya                0.410   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190831
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X76Y58.CIN     net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X76Y58.COUT    Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X76Y59.CIN     net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X76Y59.AMUX    Tcina                 0.228   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_xor<12>
    SLICE_X77Y58.A1      net (fanout=1)        0.715   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<12>
    SLICE_X77Y58.CLK     Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.120ns (1.347ns logic, 4.773ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.054ns (Levels of Logic = 7)
  Clock Path Skew:      -0.048ns (0.903 - 0.951)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y90.AMUX    Tshcko                0.422   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X84Y75.A3      net (fanout=2)        1.076   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X84Y75.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X76Y54.B3      net (fanout=535)      2.087   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X76Y54.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X76Y56.A2      net (fanout=26)       0.751   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X76Y56.COUT    Topcya                0.410   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_lut<0>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X76Y57.CIN     net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<3>
    SLICE_X76Y57.COUT    Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X76Y58.CIN     net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X76Y58.COUT    Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X76Y59.CIN     net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X76Y59.AMUX    Tcina                 0.228   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_xor<12>
    SLICE_X77Y58.A1      net (fanout=1)        0.715   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<12>
    SLICE_X77Y58.CLK     Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.054ns (1.425ns logic, 4.629ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.038ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.903 - 0.951)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y90.AMUX    Tshcko                0.422   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X84Y75.A3      net (fanout=2)        1.076   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X84Y75.A       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X76Y54.B3      net (fanout=535)      2.087   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X76Y54.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping_addr<4>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n0190521
    SLICE_X76Y57.D2      net (fanout=26)       0.904   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n019052
    SLICE_X76Y57.COUT    Topcyd                0.319   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_n01901111
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X76Y58.CIN     net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<7>
    SLICE_X76Y58.COUT    Tbyp                  0.078   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<11>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X76Y59.CIN     net (fanout=1)        0.000   system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_cy<11>
    SLICE_X76Y59.AMUX    Tcina                 0.228   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_addr<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/Madd_next_addr.addr_int[12]_GND_186_o_add_55_OUT_xor<12>
    SLICE_X77Y58.A1      net (fanout=1)        0.715   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_add_55_OUT<12>
    SLICE_X77Y58.CLK     Tas                   0.073   system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.addr_int[12]_GND_186_o_equal_57_o<12>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/ping/next_addr.next_low
    -------------------------------------------------  ---------------------------
    Total                                      6.038ns (1.256ns logic, 4.782ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.CLIENTEMACTXD3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_data_3 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (0.781 - 0.726)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_data_3 to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                           Delay type         Delay(ns)  Physical Resource
                                                                     Logical Resource(s)
    ---------------------------------------------------------------  -------------------
    SLICE_X97Y85.AQ                    Tcko                  0.270   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_data<6>
                                                                     system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_data_3
    TEMAC_X0Y1.CLIENTEMACTXD3          net (fanout=1)        0.799   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tx_data<3>
    TEMAC_X0Y1.CLIENTEMACTXCLIENTCLKIN Tmacckd_TXD (-Th)     0.988   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                                     system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    ---------------------------------------------------------------  ---------------------------
    Total                                                    0.081ns (-0.718ns logic, 0.799ns route)
                                                                     (-886.4% logic, 986.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11 (RAMB36_X4Y10.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.032ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.184ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.446 - 0.294)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_2 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y48.CQ         Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_2
    RAMB36_X4Y10.DIADI2     net (fanout=5)        0.267   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<2>
    RAMB36_X4Y10.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
    ----------------------------------------------------  ---------------------------
    Total                                         0.184ns (-0.083ns logic, 0.267ns route)
                                                          (-45.1% logic, 145.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11 (RAMB36_X4Y10.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.198ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (0.446 - 0.294)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X70Y48.BQ         Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/payload/payload_data_sig_1
    RAMB36_X4Y10.DIADI1     net (fanout=5)        0.281   system/phy_en.phy_ipb_ctrl/udp_if/payload_data<1>
    RAMB36_X4Y10.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11
    ----------------------------------------------------  ---------------------------
    Total                                         0.198ns (-0.083ns logic, 0.281ns route)
                                                          (-41.9% logic, 141.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13563 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.820ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_11 (SLICE_X78Y81.CIN), 95 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.721ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.701 - 0.765)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y102.AMUX   Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y121.A3     net (fanout=141)      1.533   system/mac_rx_valid<0>
    SLICE_X84Y121.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ping.pkt_data<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y82.D1      net (fanout=539)      3.189   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y82.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o1
    SLICE_X78Y79.B2      net (fanout=26)       0.774   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o
    SLICE_X78Y79.COUT    Topcyb                0.406   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/mux131411
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<3>
    SLICE_X78Y80.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<3>
    SLICE_X78Y80.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X78Y81.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X78Y81.CLK     Tcinck                0.140   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_11
    -------------------------------------------------  ---------------------------
    Total                                      6.721ns (1.225ns logic, 5.496ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.718ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.701 - 0.765)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y102.AMUX   Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y121.A3     net (fanout=141)      1.533   system/mac_rx_valid<0>
    SLICE_X84Y121.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ping.pkt_data<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y82.D1      net (fanout=539)      3.189   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y82.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o1
    SLICE_X78Y79.A3      net (fanout=26)       0.767   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o
    SLICE_X78Y79.COUT    Topcya                0.410   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_lut<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<3>
    SLICE_X78Y80.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<3>
    SLICE_X78Y80.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X78Y81.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X78Y81.CLK     Tcinck                0.140   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_11
    -------------------------------------------------  ---------------------------
    Total                                      6.718ns (1.229ns logic, 5.489ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.651ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.701 - 0.765)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y102.AMUX   Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y121.A3     net (fanout=141)      1.533   system/mac_rx_valid<0>
    SLICE_X84Y121.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ping.pkt_data<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y82.D1      net (fanout=539)      3.189   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y82.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o1
    SLICE_X78Y79.C2      net (fanout=26)       0.770   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o
    SLICE_X78Y79.COUT    Topcyc                0.340   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/mux131511
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<3>
    SLICE_X78Y80.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<3>
    SLICE_X78Y80.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X78Y81.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X78Y81.CLK     Tcinck                0.140   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_11
    -------------------------------------------------  ---------------------------
    Total                                      6.651ns (1.159ns logic, 5.492ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_12 (SLICE_X78Y82.CIN), 135 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.701ns (Levels of Logic = 6)
  Clock Path Skew:      -0.064ns (0.701 - 0.765)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y102.AMUX   Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y121.A3     net (fanout=141)      1.533   system/mac_rx_valid<0>
    SLICE_X84Y121.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ping.pkt_data<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y82.D1      net (fanout=539)      3.189   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y82.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o1
    SLICE_X78Y79.B2      net (fanout=26)       0.774   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o
    SLICE_X78Y79.COUT    Topcyb                0.406   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/mux131411
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<3>
    SLICE_X78Y80.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<3>
    SLICE_X78Y80.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X78Y81.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X78Y81.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<11>
    SLICE_X78Y82.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<11>
    SLICE_X78Y82.CLK     Tcinck                0.042   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_xor<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_12
    -------------------------------------------------  ---------------------------
    Total                                      6.701ns (1.205ns logic, 5.496ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.698ns (Levels of Logic = 6)
  Clock Path Skew:      -0.064ns (0.701 - 0.765)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y102.AMUX   Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y121.A3     net (fanout=141)      1.533   system/mac_rx_valid<0>
    SLICE_X84Y121.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ping.pkt_data<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y82.D1      net (fanout=539)      3.189   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y82.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o1
    SLICE_X78Y79.A3      net (fanout=26)       0.767   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o
    SLICE_X78Y79.COUT    Topcya                0.410   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_lut<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<3>
    SLICE_X78Y80.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<3>
    SLICE_X78Y80.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X78Y81.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X78Y81.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<11>
    SLICE_X78Y82.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<11>
    SLICE_X78Y82.CLK     Tcinck                0.042   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_xor<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_12
    -------------------------------------------------  ---------------------------
    Total                                      6.698ns (1.209ns logic, 5.489ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.631ns (Levels of Logic = 6)
  Clock Path Skew:      -0.064ns (0.701 - 0.765)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y102.AMUX   Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y121.A3     net (fanout=141)      1.533   system/mac_rx_valid<0>
    SLICE_X84Y121.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ping.pkt_data<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y82.D1      net (fanout=539)      3.189   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y82.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o1
    SLICE_X78Y79.C2      net (fanout=26)       0.770   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o
    SLICE_X78Y79.COUT    Topcyc                0.340   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/mux131511
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<3>
    SLICE_X78Y80.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<3>
    SLICE_X78Y80.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X78Y81.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X78Y81.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<11>
    SLICE_X78Y82.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<11>
    SLICE_X78Y82.CLK     Tcinck                0.042   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_xor<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_12
    -------------------------------------------------  ---------------------------
    Total                                      6.631ns (1.139ns logic, 5.492ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_9 (SLICE_X78Y81.CIN), 95 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.681ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.701 - 0.765)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y102.AMUX   Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y121.A3     net (fanout=141)      1.533   system/mac_rx_valid<0>
    SLICE_X84Y121.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ping.pkt_data<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y82.D1      net (fanout=539)      3.189   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y82.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o1
    SLICE_X78Y79.B2      net (fanout=26)       0.774   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o
    SLICE_X78Y79.COUT    Topcyb                0.406   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/mux131411
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<3>
    SLICE_X78Y80.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<3>
    SLICE_X78Y80.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X78Y81.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X78Y81.CLK     Tcinck                0.100   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_9
    -------------------------------------------------  ---------------------------
    Total                                      6.681ns (1.185ns logic, 5.496ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.678ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.701 - 0.765)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y102.AMUX   Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y121.A3     net (fanout=141)      1.533   system/mac_rx_valid<0>
    SLICE_X84Y121.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ping.pkt_data<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y82.D1      net (fanout=539)      3.189   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y82.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o1
    SLICE_X78Y79.A3      net (fanout=26)       0.767   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o
    SLICE_X78Y79.COUT    Topcya                0.410   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_lut<0>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<3>
    SLICE_X78Y80.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<3>
    SLICE_X78Y80.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X78Y81.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X78Y81.CLK     Tcinck                0.100   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_9
    -------------------------------------------------  ---------------------------
    Total                                      6.678ns (1.189ns logic, 5.489ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.611ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.701 - 0.765)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y102.AMUX   Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y121.A3     net (fanout=141)      1.533   system/mac_rx_valid<0>
    SLICE_X84Y121.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ping.pkt_data<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y82.D1      net (fanout=539)      3.189   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y82.D       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<12>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o1
    SLICE_X78Y79.C2      net (fanout=26)       0.770   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/rx_reset_send_pending_OR_185_o
    SLICE_X78Y79.COUT    Topcyc                0.340   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/mux131511
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<3>
    SLICE_X78Y80.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<3>
    SLICE_X78Y80.COUT    Tbyp                  0.078   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X78Y81.CIN     net (fanout=1)        0.000   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<7>
    SLICE_X78Y81.CLK     Tcinck                0.100   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_185_o_add_61_OUT_cy<11>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/next_addr_block.next_addr_int_9
    -------------------------------------------------  ---------------------------
    Total                                      6.611ns (1.119ns logic, 5.492ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X4Y25.WEAL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/wea (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.452 - 0.302)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/wea to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y128.CQ        Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/addra<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/wea
    RAMB36_X4Y25.WEAL0      net (fanout=8)        0.209   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/wea
    RAMB36_X4Y25.CLKARDCLKL Trckc_WEA   (-Th)     0.127   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.180ns (-0.029ns logic, 0.209ns route)
                                                          (-16.1% logic, 116.1% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf_15 (SLICE_X98Y120.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf_7 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.507 - 0.404)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf_7 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y119.DQ     Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf_7
    SLICE_X98Y120.D6     net (fanout=2)        0.092   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf<7>
    SLICE_X98Y120.CLK    Tah         (-Th)     0.057   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/Mmux_write_data.shift_buf[127]_write_data.shift_buf[127]_mux_38_OUT351
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status/write_data.shift_buf_15
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (0.041ns logic, 0.092ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X4Y25.WEAU0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/wea (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.184ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.452 - 0.302)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/wea to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y128.CQ        Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/addra<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/wea
    RAMB36_X4Y25.WEAU0      net (fanout=8)        0.213   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/wea
    RAMB36_X4Y25.CLKARDCLKU Trckc_WEA   (-Th)     0.127   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.184ns (-0.029ns logic, 0.213ns route)
                                                          (-15.8% logic, 115.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.137ns (1.603 - 1.466)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y111.BQ      Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y68.D5      net (fanout=22)       3.094   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y68.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.528   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.389ns (0.767ns logic, 4.622ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.029ns (Levels of Logic = 1)
  Clock Path Skew:      0.137ns (1.603 - 1.466)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y111.BMUX    Tshcko                0.468   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y68.D3      net (fanout=23)       2.647   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y68.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.528   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.029ns (0.854ns logic, 4.175ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X30Y68.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.089ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (1.489 - 1.466)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y111.BQ      Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y68.D5      net (fanout=22)       3.094   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X30Y68.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y68.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X30Y68.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.089ns (0.733ns logic, 3.356ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.729ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (1.489 - 1.466)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y111.BMUX    Tshcko                0.468   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y68.D3      net (fanout=23)       2.647   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X30Y68.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X30Y68.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X30Y68.CLK     Tceck                 0.284   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.729ns (0.820ns logic, 2.909ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.137ns (1.603 - 1.466)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y111.BMUX    Tshcko                0.468   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.466   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (0.502ns logic, 3.466ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_18 (SLICE_X6Y112.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_18 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_18 to system/cdce_synch/cdce_control.timer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y112.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/cdce_control.timer_18
    SLICE_X6Y112.C5      net (fanout=3)        0.077   system/cdce_synch/cdce_control.timer_18
    SLICE_X6Y112.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT101
                                                       system/cdce_synch/cdce_control.timer_18
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.042ns logic, 0.077ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X6Y110.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y110.CQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X6Y110.C5      net (fanout=3)        0.082   system/cdce_synch/cdce_control.timer_10
    SLICE_X6Y110.CLK     Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.042ns logic, 0.082ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_0 (SLICE_X6Y108.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_0 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_0 to system/cdce_synch/cdce_control.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y108.AQ      Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_0
    SLICE_X6Y108.A5      net (fanout=3)        0.083   system/cdce_synch/cdce_control.timer_0
    SLICE_X6Y108.CLK     Tah         (-Th)     0.055   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT12
                                                       system/cdce_synch/cdce_control.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.043ns logic, 0.083ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 24.95 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_p = PERIOD TIMEGRP "xpoint1_clk3_p" 24.95 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/DCM_rst/CLK
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_DCM_rst/CLK
  Location pin: SLICE_X56Y37.CLK
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" 
TS_xpoint1_clk3_p PHASE         12.475 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk3_n = PERIOD TIMEGRP "xpoint1_clk3_n" TS_xpoint1_clk3_p PHASE
        12.475 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 14.950ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/MMCM_BASE_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/DCM_rst/CLK
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_DCM_rst/CLK
  Location pin: SLICE_X56Y37.CLK
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0553<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X10Y85.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y10.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y12.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X5Y9.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X24Y39.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.827ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X42Y75.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.448ns (Levels of Logic = 9)
  Clock Path Skew:      -0.174ns (2.792 - 2.966)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X74Y26.A3      net (fanout=69)       3.938   system/ipb_arb/src<0>
    SLICE_X74Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y71.C3      net (fanout=868)      3.446   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y71.C       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y71.D5      net (fanout=1)        0.313   system/ipb_fabric/N01
    SLICE_X53Y71.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y74.B5      net (fanout=39)       0.572   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y74.BMUX    Tilo                  0.196   user_ipb_mosi[0]_ipb_addr<24>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X53Y74.C3      net (fanout=1)        0.459   system/ipb_fabric/N36
    SLICE_X53Y74.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y104.D2     net (fanout=4)        2.204   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y104.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y104.C5     net (fanout=7)        0.331   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y104.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X34Y101.D3     net (fanout=7)        0.624   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X34Y101.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y75.SR      net (fanout=15)       2.498   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y75.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     16.448ns (1.713ns logic, 14.735ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.268ns (Levels of Logic = 9)
  Clock Path Skew:      -0.175ns (2.792 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y79.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X74Y26.A4      net (fanout=68)       3.758   system/ipb_arb/src<1>
    SLICE_X74Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y71.C3      net (fanout=868)      3.446   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y71.C       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y71.D5      net (fanout=1)        0.313   system/ipb_fabric/N01
    SLICE_X53Y71.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y74.B5      net (fanout=39)       0.572   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y74.BMUX    Tilo                  0.196   user_ipb_mosi[0]_ipb_addr<24>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X53Y74.C3      net (fanout=1)        0.459   system/ipb_fabric/N36
    SLICE_X53Y74.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y104.D2     net (fanout=4)        2.204   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y104.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y104.C5     net (fanout=7)        0.331   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y104.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X34Y101.D3     net (fanout=7)        0.624   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X34Y101.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y75.SR      net (fanout=15)       2.498   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y75.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     16.268ns (1.713ns logic, 14.555ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.096ns (Levels of Logic = 8)
  Clock Path Skew:      -0.174ns (2.792 - 2.966)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X77Y31.B2      net (fanout=69)       3.834   system/ipb_arb/src<0>
    SLICE_X77Y31.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X53Y71.D2      net (fanout=208)      3.579   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X53Y71.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y74.B5      net (fanout=39)       0.572   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y74.BMUX    Tilo                  0.196   user_ipb_mosi[0]_ipb_addr<24>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X53Y74.C3      net (fanout=1)        0.459   system/ipb_fabric/N36
    SLICE_X53Y74.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y104.D2     net (fanout=4)        2.204   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y104.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y104.C5     net (fanout=7)        0.331   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y104.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X34Y101.D3     net (fanout=7)        0.624   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X34Y101.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y75.SR      net (fanout=15)       2.498   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y75.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     16.096ns (1.645ns logic, 14.451ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X42Y75.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.448ns (Levels of Logic = 9)
  Clock Path Skew:      -0.174ns (2.792 - 2.966)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X74Y26.A3      net (fanout=69)       3.938   system/ipb_arb/src<0>
    SLICE_X74Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y71.C3      net (fanout=868)      3.446   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y71.C       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y71.D5      net (fanout=1)        0.313   system/ipb_fabric/N01
    SLICE_X53Y71.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y74.B5      net (fanout=39)       0.572   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y74.BMUX    Tilo                  0.196   user_ipb_mosi[0]_ipb_addr<24>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X53Y74.C3      net (fanout=1)        0.459   system/ipb_fabric/N36
    SLICE_X53Y74.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y104.D2     net (fanout=4)        2.204   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y104.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y104.C5     net (fanout=7)        0.331   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y104.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X34Y101.D3     net (fanout=7)        0.624   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X34Y101.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y75.SR      net (fanout=15)       2.498   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y75.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     16.448ns (1.713ns logic, 14.735ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.268ns (Levels of Logic = 9)
  Clock Path Skew:      -0.175ns (2.792 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y79.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X74Y26.A4      net (fanout=68)       3.758   system/ipb_arb/src<1>
    SLICE_X74Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y71.C3      net (fanout=868)      3.446   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y71.C       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y71.D5      net (fanout=1)        0.313   system/ipb_fabric/N01
    SLICE_X53Y71.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y74.B5      net (fanout=39)       0.572   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y74.BMUX    Tilo                  0.196   user_ipb_mosi[0]_ipb_addr<24>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X53Y74.C3      net (fanout=1)        0.459   system/ipb_fabric/N36
    SLICE_X53Y74.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y104.D2     net (fanout=4)        2.204   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y104.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y104.C5     net (fanout=7)        0.331   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y104.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X34Y101.D3     net (fanout=7)        0.624   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X34Y101.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y75.SR      net (fanout=15)       2.498   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y75.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     16.268ns (1.713ns logic, 14.555ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.096ns (Levels of Logic = 8)
  Clock Path Skew:      -0.174ns (2.792 - 2.966)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X77Y31.B2      net (fanout=69)       3.834   system/ipb_arb/src<0>
    SLICE_X77Y31.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X53Y71.D2      net (fanout=208)      3.579   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X53Y71.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y74.B5      net (fanout=39)       0.572   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y74.BMUX    Tilo                  0.196   user_ipb_mosi[0]_ipb_addr<24>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X53Y74.C3      net (fanout=1)        0.459   system/ipb_fabric/N36
    SLICE_X53Y74.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X33Y104.D2     net (fanout=4)        2.204   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X33Y104.DMUX   Tilo                  0.191   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X33Y104.C5     net (fanout=7)        0.331   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X33Y104.C      Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X34Y101.D3     net (fanout=7)        0.624   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X34Y101.D      Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X42Y75.SR      net (fanout=15)       2.498   system/sram2_if/sramInterface/_n0147
    SLICE_X42Y75.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     16.096ns (1.645ns logic, 14.451ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (SLICE_X58Y160.SR), 508 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.115ns (Levels of Logic = 7)
  Clock Path Skew:      -1.395ns (1.571 - 2.966)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X74Y26.A3      net (fanout=69)       3.938   system/ipb_arb/src<0>
    SLICE_X74Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y71.C3      net (fanout=868)      3.446   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y71.C       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y71.D5      net (fanout=1)        0.313   system/ipb_fabric/N01
    SLICE_X53Y71.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y74.B5      net (fanout=39)       0.572   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y74.BMUX    Tilo                  0.196   user_ipb_mosi[0]_ipb_addr<24>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X53Y74.C3      net (fanout=1)        0.459   system/ipb_fabric/N36
    SLICE_X53Y74.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X59Y159.D5     net (fanout=4)        4.232   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X59Y159.D      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X58Y160.SR     net (fanout=1)        0.351   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X58Y160.CLK    Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     15.115ns (1.454ns logic, 13.661ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.935ns (Levels of Logic = 7)
  Clock Path Skew:      -1.396ns (1.571 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y79.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X74Y26.A4      net (fanout=68)       3.758   system/ipb_arb/src<1>
    SLICE_X74Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y71.C3      net (fanout=868)      3.446   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y71.C       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y71.D5      net (fanout=1)        0.313   system/ipb_fabric/N01
    SLICE_X53Y71.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y74.B5      net (fanout=39)       0.572   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y74.BMUX    Tilo                  0.196   user_ipb_mosi[0]_ipb_addr<24>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X53Y74.C3      net (fanout=1)        0.459   system/ipb_fabric/N36
    SLICE_X53Y74.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X59Y159.D5     net (fanout=4)        4.232   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X59Y159.D      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X58Y160.SR     net (fanout=1)        0.351   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X58Y160.CLK    Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     14.935ns (1.454ns logic, 13.481ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.763ns (Levels of Logic = 6)
  Clock Path Skew:      -1.395ns (1.571 - 2.966)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X77Y31.B2      net (fanout=69)       3.834   system/ipb_arb/src<0>
    SLICE_X77Y31.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X53Y71.D2      net (fanout=208)      3.579   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X53Y71.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y74.B5      net (fanout=39)       0.572   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X52Y74.BMUX    Tilo                  0.196   user_ipb_mosi[0]_ipb_addr<24>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X53Y74.C3      net (fanout=1)        0.459   system/ipb_fabric/N36
    SLICE_X53Y74.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D3      net (fanout=33)       0.350   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X53Y74.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X59Y159.D5     net (fanout=4)        4.232   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X59Y159.D      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/_n0074
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X58Y160.SR     net (fanout=1)        0.351   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X58Y160.CLK    Tsrck                 0.513   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     14.763ns (1.386ns logic, 13.377ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_15 (SLICE_X50Y75.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 2)
  Clock Path Skew:      0.085ns (1.344 - 1.259)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.098   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X50Y75.C6      net (fanout=69)       0.130   system/ipb_arb/src<0>
    SLICE_X50Y75.C       Tilo                  0.034   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X50Y75.D3      net (fanout=9)        0.140   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X50Y75.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O71
                                                       system/sram2_if/sramInterface/ADDR_O_15
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.075ns logic, 0.270ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 2)
  Clock Path Skew:      0.085ns (1.344 - 1.259)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y79.DQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X50Y75.C5      net (fanout=68)       0.248   system/ipb_arb/src<1>
    SLICE_X50Y75.C       Tilo                  0.034   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X50Y75.D3      net (fanout=9)        0.140   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X50Y75.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O71
                                                       system/sram2_if/sramInterface/ADDR_O_15
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.075ns logic, 0.388ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 2)
  Clock Path Skew:      0.086ns (1.344 - 1.258)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15 to system/sram2_if/sramInterface/ADDR_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.DQ      Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_15
    SLICE_X50Y75.C1      net (fanout=2)        0.271   system/ipb_from_masters[0]_ipb_addr<15>
    SLICE_X50Y75.C       Tilo                  0.034   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X50Y75.D3      net (fanout=9)        0.140   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X50Y75.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O71
                                                       system/sram2_if/sramInterface/ADDR_O_15
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.075ns logic, 0.411ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_13 (SLICE_X55Y76.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.351ns (Levels of Logic = 2)
  Clock Path Skew:      0.086ns (1.345 - 1.259)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.098   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X55Y76.C5      net (fanout=69)       0.148   system/ipb_arb/src<0>
    SLICE_X55Y76.C       Tilo                  0.034   system/sram_w[2]_addr<13>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X55Y76.D3      net (fanout=8)        0.128   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X55Y76.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<13>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.351ns (0.075ns logic, 0.276ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.190ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 2)
  Clock Path Skew:      0.086ns (1.345 - 1.259)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y79.DQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X55Y76.C2      net (fanout=68)       0.278   system/ipb_arb/src<1>
    SLICE_X55Y76.C       Tilo                  0.034   system/sram_w[2]_addr<13>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X55Y76.D3      net (fanout=8)        0.128   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X55Y76.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<13>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.075ns logic, 0.406ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.216ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_13 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.508ns (Levels of Logic = 2)
  Clock Path Skew:      0.087ns (1.345 - 1.258)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_13 to system/sram2_if/sramInterface/ADDR_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.BQ      Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_13
    SLICE_X55Y76.C1      net (fanout=2)        0.305   system/ipb_from_masters[0]_ipb_addr<13>
    SLICE_X55Y76.C       Tilo                  0.034   system/sram_w[2]_addr<13>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr51
    SLICE_X55Y76.D3      net (fanout=8)        0.128   user_ipb_mosi[0]_ipb_addr<13>
    SLICE_X55Y76.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<13>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O51
                                                       system/sram2_if/sramInterface/ADDR_O_13
    -------------------------------------------------  ---------------------------
    Total                                      0.508ns (0.075ns logic, 0.433ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_12 (SLICE_X55Y76.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 2)
  Clock Path Skew:      0.087ns (1.345 - 1.258)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12 to system/sram2_if/sramInterface/ADDR_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y72.AQ      Tcko                  0.098   system/ipb_from_masters[0]_ipb_addr<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_12
    SLICE_X55Y76.A5      net (fanout=2)        0.166   system/ipb_from_masters[0]_ipb_addr<12>
    SLICE_X55Y76.A       Tilo                  0.034   system/sram_w[2]_addr<13>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X55Y76.B3      net (fanout=12)       0.124   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X55Y76.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<13>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O41
                                                       system/sram2_if/sramInterface/ADDR_O_12
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.075ns logic, 0.290ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 2)
  Clock Path Skew:      0.086ns (1.345 - 1.259)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y79.DQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X55Y76.A4      net (fanout=68)       0.215   system/ipb_arb/src<1>
    SLICE_X55Y76.A       Tilo                  0.034   system/sram_w[2]_addr<13>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X55Y76.B3      net (fanout=12)       0.124   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X55Y76.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<13>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O41
                                                       system/sram2_if/sramInterface/ADDR_O_12
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.075ns logic, 0.339ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 2)
  Clock Path Skew:      0.086ns (1.345 - 1.259)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.098   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X55Y76.A1      net (fanout=69)       0.245   system/ipb_arb/src<0>
    SLICE_X55Y76.A       Tilo                  0.034   system/sram_w[2]_addr<13>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X55Y76.B3      net (fanout=12)       0.124   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X55Y76.CLK     Tah         (-Th)     0.057   system/sram_w[2]_addr<13>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O41
                                                       system/sram2_if/sramInterface/ADDR_O_12
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.075ns logic, 0.369ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0553<0>/SR
  Logical resource: system/sram2_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X10Y85.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30735105 paths analyzed, 20662 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.243ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB36_X4Y24.WEAU0), 41891 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.029ns (Levels of Logic = 13)
  Clock Path Skew:      -0.129ns (1.501 - 1.630)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y76.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X77Y31.B2         net (fanout=69)       3.834   system/ipb_arb/src<0>
    SLICE_X77Y31.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X62Y57.B1         net (fanout=208)      2.582   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X62Y57.B          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X54Y61.B6         net (fanout=1)        0.788   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X54Y61.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X52Y60.B4         net (fanout=6)        0.424   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X52Y60.BMUX       Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X53Y60.A4         net (fanout=1)        0.290   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X53Y60.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X62Y29.C2         net (fanout=145)      3.027   system/ipb_usr_fabric/n0398<2>
    SLICE_X62Y29.CMUX       Tilo                  0.191   usr/link_tracking_0_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[9]_ipb_strobe11
    SLICE_X62Y29.A4         net (fanout=10)       0.417   user_ipb_mosi[9]_ipb_strobe
    SLICE_X62Y29.A          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_0_inst/ipb_info_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y37.A1         net (fanout=1)        1.418   user_ipb_miso[9]_ipb_ack
    SLICE_X62Y37.A          Tilo                  0.068   user_ipb_miso[10]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>2
    SLICE_X61Y76.C1         net (fanout=1)        2.302   system/ipb_usr_fabric/ored_ack<0>2
    SLICE_X61Y76.C          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y76.B3         net (fanout=1)        0.456   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y76.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X56Y90.A3         net (fanout=18)       1.190   system/ipb_from_fabric_ipb_ack
    SLICE_X56Y90.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X56Y90.B3         net (fanout=1)        0.340   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X56Y90.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X67Y107.B4        net (fanout=7)        1.575   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X67Y107.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y24.WEAU0      net (fanout=64)       1.404   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y24.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        22.029ns (1.982ns logic, 20.047ns route)
                                                          (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.011ns (Levels of Logic = 13)
  Clock Path Skew:      -0.129ns (1.501 - 1.630)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y76.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X74Y26.A3         net (fanout=69)       3.938   system/ipb_arb/src<0>
    SLICE_X74Y26.A          Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X62Y57.B3         net (fanout=868)      2.460   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X62Y57.B          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X54Y61.B6         net (fanout=1)        0.788   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X54Y61.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X52Y60.B4         net (fanout=6)        0.424   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X52Y60.BMUX       Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X53Y60.A4         net (fanout=1)        0.290   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X53Y60.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X62Y29.C2         net (fanout=145)      3.027   system/ipb_usr_fabric/n0398<2>
    SLICE_X62Y29.CMUX       Tilo                  0.191   usr/link_tracking_0_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[9]_ipb_strobe11
    SLICE_X62Y29.A4         net (fanout=10)       0.417   user_ipb_mosi[9]_ipb_strobe
    SLICE_X62Y29.A          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_0_inst/ipb_info_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y37.A1         net (fanout=1)        1.418   user_ipb_miso[9]_ipb_ack
    SLICE_X62Y37.A          Tilo                  0.068   user_ipb_miso[10]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>2
    SLICE_X61Y76.C1         net (fanout=1)        2.302   system/ipb_usr_fabric/ored_ack<0>2
    SLICE_X61Y76.C          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y76.B3         net (fanout=1)        0.456   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y76.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X56Y90.A3         net (fanout=18)       1.190   system/ipb_from_fabric_ipb_ack
    SLICE_X56Y90.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X56Y90.B3         net (fanout=1)        0.340   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X56Y90.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X67Y107.B4        net (fanout=7)        1.575   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X67Y107.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y24.WEAU0      net (fanout=64)       1.404   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y24.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        22.011ns (1.982ns logic, 20.029ns route)
                                                          (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.831ns (Levels of Logic = 13)
  Clock Path Skew:      -0.130ns (1.501 - 1.631)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y79.DQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X74Y26.A4         net (fanout=68)       3.758   system/ipb_arb/src<1>
    SLICE_X74Y26.A          Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X62Y57.B3         net (fanout=868)      2.460   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X62Y57.B          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X54Y61.B6         net (fanout=1)        0.788   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X54Y61.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X52Y60.B4         net (fanout=6)        0.424   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X52Y60.BMUX       Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X53Y60.A4         net (fanout=1)        0.290   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X53Y60.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X62Y29.C2         net (fanout=145)      3.027   system/ipb_usr_fabric/n0398<2>
    SLICE_X62Y29.CMUX       Tilo                  0.191   usr/link_tracking_0_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[9]_ipb_strobe11
    SLICE_X62Y29.A4         net (fanout=10)       0.417   user_ipb_mosi[9]_ipb_strobe
    SLICE_X62Y29.A          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_0_inst/ipb_info_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y37.A1         net (fanout=1)        1.418   user_ipb_miso[9]_ipb_ack
    SLICE_X62Y37.A          Tilo                  0.068   user_ipb_miso[10]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>2
    SLICE_X61Y76.C1         net (fanout=1)        2.302   system/ipb_usr_fabric/ored_ack<0>2
    SLICE_X61Y76.C          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y76.B3         net (fanout=1)        0.456   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y76.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X56Y90.A3         net (fanout=18)       1.190   system/ipb_from_fabric_ipb_ack
    SLICE_X56Y90.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X56Y90.B3         net (fanout=1)        0.340   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X56Y90.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X67Y107.B4        net (fanout=7)        1.575   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X67Y107.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y24.WEAU0      net (fanout=64)       1.404   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y24.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        21.831ns (1.982ns logic, 19.849ns route)
                                                          (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB36_X4Y24.WEAU1), 41891 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.029ns (Levels of Logic = 13)
  Clock Path Skew:      -0.129ns (1.501 - 1.630)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y76.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X77Y31.B2         net (fanout=69)       3.834   system/ipb_arb/src<0>
    SLICE_X77Y31.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X62Y57.B1         net (fanout=208)      2.582   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X62Y57.B          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X54Y61.B6         net (fanout=1)        0.788   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X54Y61.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X52Y60.B4         net (fanout=6)        0.424   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X52Y60.BMUX       Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X53Y60.A4         net (fanout=1)        0.290   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X53Y60.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X62Y29.C2         net (fanout=145)      3.027   system/ipb_usr_fabric/n0398<2>
    SLICE_X62Y29.CMUX       Tilo                  0.191   usr/link_tracking_0_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[9]_ipb_strobe11
    SLICE_X62Y29.A4         net (fanout=10)       0.417   user_ipb_mosi[9]_ipb_strobe
    SLICE_X62Y29.A          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_0_inst/ipb_info_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y37.A1         net (fanout=1)        1.418   user_ipb_miso[9]_ipb_ack
    SLICE_X62Y37.A          Tilo                  0.068   user_ipb_miso[10]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>2
    SLICE_X61Y76.C1         net (fanout=1)        2.302   system/ipb_usr_fabric/ored_ack<0>2
    SLICE_X61Y76.C          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y76.B3         net (fanout=1)        0.456   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y76.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X56Y90.A3         net (fanout=18)       1.190   system/ipb_from_fabric_ipb_ack
    SLICE_X56Y90.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X56Y90.B3         net (fanout=1)        0.340   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X56Y90.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X67Y107.B4        net (fanout=7)        1.575   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X67Y107.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y24.WEAU1      net (fanout=64)       1.404   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y24.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        22.029ns (1.982ns logic, 20.047ns route)
                                                          (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.011ns (Levels of Logic = 13)
  Clock Path Skew:      -0.129ns (1.501 - 1.630)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y76.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X74Y26.A3         net (fanout=69)       3.938   system/ipb_arb/src<0>
    SLICE_X74Y26.A          Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X62Y57.B3         net (fanout=868)      2.460   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X62Y57.B          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X54Y61.B6         net (fanout=1)        0.788   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X54Y61.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X52Y60.B4         net (fanout=6)        0.424   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X52Y60.BMUX       Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X53Y60.A4         net (fanout=1)        0.290   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X53Y60.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X62Y29.C2         net (fanout=145)      3.027   system/ipb_usr_fabric/n0398<2>
    SLICE_X62Y29.CMUX       Tilo                  0.191   usr/link_tracking_0_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[9]_ipb_strobe11
    SLICE_X62Y29.A4         net (fanout=10)       0.417   user_ipb_mosi[9]_ipb_strobe
    SLICE_X62Y29.A          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_0_inst/ipb_info_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y37.A1         net (fanout=1)        1.418   user_ipb_miso[9]_ipb_ack
    SLICE_X62Y37.A          Tilo                  0.068   user_ipb_miso[10]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>2
    SLICE_X61Y76.C1         net (fanout=1)        2.302   system/ipb_usr_fabric/ored_ack<0>2
    SLICE_X61Y76.C          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y76.B3         net (fanout=1)        0.456   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y76.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X56Y90.A3         net (fanout=18)       1.190   system/ipb_from_fabric_ipb_ack
    SLICE_X56Y90.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X56Y90.B3         net (fanout=1)        0.340   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X56Y90.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X67Y107.B4        net (fanout=7)        1.575   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X67Y107.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y24.WEAU1      net (fanout=64)       1.404   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y24.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        22.011ns (1.982ns logic, 20.029ns route)
                                                          (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.831ns (Levels of Logic = 13)
  Clock Path Skew:      -0.130ns (1.501 - 1.631)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y79.DQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X74Y26.A4         net (fanout=68)       3.758   system/ipb_arb/src<1>
    SLICE_X74Y26.A          Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X62Y57.B3         net (fanout=868)      2.460   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X62Y57.B          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X54Y61.B6         net (fanout=1)        0.788   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X54Y61.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X52Y60.B4         net (fanout=6)        0.424   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X52Y60.BMUX       Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X53Y60.A4         net (fanout=1)        0.290   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X53Y60.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X62Y29.C2         net (fanout=145)      3.027   system/ipb_usr_fabric/n0398<2>
    SLICE_X62Y29.CMUX       Tilo                  0.191   usr/link_tracking_0_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[9]_ipb_strobe11
    SLICE_X62Y29.A4         net (fanout=10)       0.417   user_ipb_mosi[9]_ipb_strobe
    SLICE_X62Y29.A          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_0_inst/ipb_info_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y37.A1         net (fanout=1)        1.418   user_ipb_miso[9]_ipb_ack
    SLICE_X62Y37.A          Tilo                  0.068   user_ipb_miso[10]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>2
    SLICE_X61Y76.C1         net (fanout=1)        2.302   system/ipb_usr_fabric/ored_ack<0>2
    SLICE_X61Y76.C          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y76.B3         net (fanout=1)        0.456   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y76.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X56Y90.A3         net (fanout=18)       1.190   system/ipb_from_fabric_ipb_ack
    SLICE_X56Y90.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X56Y90.B3         net (fanout=1)        0.340   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X56Y90.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X67Y107.B4        net (fanout=7)        1.575   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X67Y107.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y24.WEAU1      net (fanout=64)       1.404   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y24.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        21.831ns (1.982ns logic, 19.849ns route)
                                                          (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB36_X4Y24.WEAU2), 41891 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.029ns (Levels of Logic = 13)
  Clock Path Skew:      -0.129ns (1.501 - 1.630)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y76.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X77Y31.B2         net (fanout=69)       3.834   system/ipb_arb/src<0>
    SLICE_X77Y31.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X62Y57.B1         net (fanout=208)      2.582   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X62Y57.B          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X54Y61.B6         net (fanout=1)        0.788   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X54Y61.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X52Y60.B4         net (fanout=6)        0.424   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X52Y60.BMUX       Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X53Y60.A4         net (fanout=1)        0.290   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X53Y60.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X62Y29.C2         net (fanout=145)      3.027   system/ipb_usr_fabric/n0398<2>
    SLICE_X62Y29.CMUX       Tilo                  0.191   usr/link_tracking_0_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[9]_ipb_strobe11
    SLICE_X62Y29.A4         net (fanout=10)       0.417   user_ipb_mosi[9]_ipb_strobe
    SLICE_X62Y29.A          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_0_inst/ipb_info_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y37.A1         net (fanout=1)        1.418   user_ipb_miso[9]_ipb_ack
    SLICE_X62Y37.A          Tilo                  0.068   user_ipb_miso[10]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>2
    SLICE_X61Y76.C1         net (fanout=1)        2.302   system/ipb_usr_fabric/ored_ack<0>2
    SLICE_X61Y76.C          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y76.B3         net (fanout=1)        0.456   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y76.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X56Y90.A3         net (fanout=18)       1.190   system/ipb_from_fabric_ipb_ack
    SLICE_X56Y90.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X56Y90.B3         net (fanout=1)        0.340   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X56Y90.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X67Y107.B4        net (fanout=7)        1.575   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X67Y107.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y24.WEAU2      net (fanout=64)       1.404   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y24.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        22.029ns (1.982ns logic, 20.047ns route)
                                                          (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.011ns (Levels of Logic = 13)
  Clock Path Skew:      -0.129ns (1.501 - 1.630)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y76.AQ         Tcko                  0.337   system/ipb_arb/src<0>
                                                          system/ipb_arb/src_0
    SLICE_X74Y26.A3         net (fanout=69)       3.938   system/ipb_arb/src<0>
    SLICE_X74Y26.A          Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X62Y57.B3         net (fanout=868)      2.460   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X62Y57.B          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X54Y61.B6         net (fanout=1)        0.788   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X54Y61.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X52Y60.B4         net (fanout=6)        0.424   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X52Y60.BMUX       Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X53Y60.A4         net (fanout=1)        0.290   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X53Y60.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X62Y29.C2         net (fanout=145)      3.027   system/ipb_usr_fabric/n0398<2>
    SLICE_X62Y29.CMUX       Tilo                  0.191   usr/link_tracking_0_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[9]_ipb_strobe11
    SLICE_X62Y29.A4         net (fanout=10)       0.417   user_ipb_mosi[9]_ipb_strobe
    SLICE_X62Y29.A          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_0_inst/ipb_info_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y37.A1         net (fanout=1)        1.418   user_ipb_miso[9]_ipb_ack
    SLICE_X62Y37.A          Tilo                  0.068   user_ipb_miso[10]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>2
    SLICE_X61Y76.C1         net (fanout=1)        2.302   system/ipb_usr_fabric/ored_ack<0>2
    SLICE_X61Y76.C          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y76.B3         net (fanout=1)        0.456   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y76.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X56Y90.A3         net (fanout=18)       1.190   system/ipb_from_fabric_ipb_ack
    SLICE_X56Y90.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X56Y90.B3         net (fanout=1)        0.340   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X56Y90.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X67Y107.B4        net (fanout=7)        1.575   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X67Y107.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y24.WEAU2      net (fanout=64)       1.404   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y24.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        22.011ns (1.982ns logic, 20.029ns route)
                                                          (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      21.831ns (Levels of Logic = 13)
  Clock Path Skew:      -0.130ns (1.501 - 1.631)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y79.DQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X74Y26.A4         net (fanout=68)       3.758   system/ipb_arb/src<1>
    SLICE_X74Y26.A          Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X62Y57.B3         net (fanout=868)      2.460   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X62Y57.B          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/_i000074<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X54Y61.B6         net (fanout=1)        0.788   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X54Y61.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X52Y60.B4         net (fanout=6)        0.424   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X52Y60.BMUX       Tilo                  0.191   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X53Y60.A4         net (fanout=1)        0.290   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X53Y60.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X62Y29.C2         net (fanout=145)      3.027   system/ipb_usr_fabric/n0398<2>
    SLICE_X62Y29.CMUX       Tilo                  0.191   usr/link_tracking_0_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[9]_ipb_strobe11
    SLICE_X62Y29.A4         net (fanout=10)       0.417   user_ipb_mosi[9]_ipb_strobe
    SLICE_X62Y29.A          Tilo                  0.068   usr/link_tracking_0_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_0_inst/ipb_info_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y37.A1         net (fanout=1)        1.418   user_ipb_miso[9]_ipb_ack
    SLICE_X62Y37.A          Tilo                  0.068   user_ipb_miso[10]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>2
    SLICE_X61Y76.C1         net (fanout=1)        2.302   system/ipb_usr_fabric/ored_ack<0>2
    SLICE_X61Y76.C          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>3
    SLICE_X61Y76.B3         net (fanout=1)        0.456   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X61Y76.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X56Y90.A3         net (fanout=18)       1.190   system/ipb_from_fabric_ipb_ack
    SLICE_X56Y90.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X56Y90.B3         net (fanout=1)        0.340   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X56Y90.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X67Y107.B4        net (fanout=7)        1.575   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X67Y107.B         Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y24.WEAU2      net (fanout=64)       1.404   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y24.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        21.831ns (1.982ns logic, 19.849ns route)
                                                          (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/ipb_registers_inst/tx_data_45 (SLICE_X100Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_2_inst/ipb_registers_inst/_i000066_29 (FF)
  Destination:          usr/link_tracking_2_inst/ipb_registers_inst/tx_data_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.720 - 0.616)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_2_inst/ipb_registers_inst/_i000066_29 to usr/link_tracking_2_inst/ipb_registers_inst/tx_data_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y40.BQ      Tcko                  0.098   usr/link_tracking_2_inst/ipb_registers_inst/_i000066<31>
                                                       usr/link_tracking_2_inst/ipb_registers_inst/_i000066_29
    SLICE_X100Y39.BX     net (fanout=2)        0.103   usr/link_tracking_2_inst/ipb_registers_inst/_i000066<29>
    SLICE_X100Y39.CLK    Tckdi       (-Th)     0.076   usr/link_tracking_2_inst/ipb_registers_inst/tx_data<47>
                                                       usr/link_tracking_2_inst/ipb_registers_inst/tx_data_45
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.022ns logic, 0.103ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/ipb_registers_inst/tx_data_46 (SLICE_X100Y39.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_2_inst/ipb_registers_inst/_i000066_30 (FF)
  Destination:          usr/link_tracking_2_inst/ipb_registers_inst/tx_data_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.720 - 0.616)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_2_inst/ipb_registers_inst/_i000066_30 to usr/link_tracking_2_inst/ipb_registers_inst/tx_data_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y40.CQ      Tcko                  0.098   usr/link_tracking_2_inst/ipb_registers_inst/_i000066<31>
                                                       usr/link_tracking_2_inst/ipb_registers_inst/_i000066_30
    SLICE_X100Y39.CX     net (fanout=2)        0.105   usr/link_tracking_2_inst/ipb_registers_inst/_i000066<30>
    SLICE_X100Y39.CLK    Tckdi       (-Th)     0.076   usr/link_tracking_2_inst/ipb_registers_inst/tx_data<47>
                                                       usr/link_tracking_2_inst/ipb_registers_inst/tx_data_46
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_2_inst/ipb_registers_inst/tx_data_47 (SLICE_X100Y39.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_2_inst/ipb_registers_inst/_i000066_31 (FF)
  Destination:          usr/link_tracking_2_inst/ipb_registers_inst/tx_data_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.720 - 0.616)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_2_inst/ipb_registers_inst/_i000066_31 to usr/link_tracking_2_inst/ipb_registers_inst/tx_data_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y40.DQ      Tcko                  0.098   usr/link_tracking_2_inst/ipb_registers_inst/_i000066<31>
                                                       usr/link_tracking_2_inst/ipb_registers_inst/_i000066_31
    SLICE_X100Y39.DX     net (fanout=2)        0.105   usr/link_tracking_2_inst/ipb_registers_inst/_i000066<31>
    SLICE_X100Y39.CLK    Tckdi       (-Th)     0.076   usr/link_tracking_2_inst/ipb_registers_inst/tx_data<47>
                                                       usr/link_tracking_2_inst/ipb_registers_inst/tx_data_47
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y10.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y12.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X5Y9.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1643 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.619ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O (SLICE_X63Y160.SR), 276 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.019ns (Levels of Logic = 6)
  Clock Path Skew:      -1.395ns (1.571 - 2.966)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X74Y26.A3      net (fanout=69)       3.938   system/ipb_arb/src<0>
    SLICE_X74Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y71.C3      net (fanout=868)      3.446   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y71.C       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y71.D5      net (fanout=1)        0.313   system/ipb_fabric/N01
    SLICE_X53Y71.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y73.A1      net (fanout=39)       0.754   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y73.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y88.A5      net (fanout=33)       1.183   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y88.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X62Y159.A4     net (fanout=4)        3.651   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X62Y159.A      Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/_n0074
                                                       system/sram1_if/sramInterfaceIoControl/_n00741
    SLICE_X63Y160.SR     net (fanout=1)        0.476   system/sram1_if/sramInterfaceIoControl/_n0074
    SLICE_X63Y160.CLK    Tsrck                 0.513   system/ipb_from_slaves[1]_ipb_ack
                                                       system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     15.019ns (1.258ns logic, 13.761ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.839ns (Levels of Logic = 6)
  Clock Path Skew:      -1.396ns (1.571 - 2.967)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y79.DQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X74Y26.A4      net (fanout=68)       3.758   system/ipb_arb/src<1>
    SLICE_X74Y26.A       Tilo                  0.068   usr/link_tracking_2_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X52Y71.C3      net (fanout=868)      3.446   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X52Y71.C       Tilo                  0.068   user_ipb_mosi[0]_ipb_addr<23>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X53Y71.D5      net (fanout=1)        0.313   system/ipb_fabric/N01
    SLICE_X53Y71.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y73.A1      net (fanout=39)       0.754   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y73.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y88.A5      net (fanout=33)       1.183   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y88.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X62Y159.A4     net (fanout=4)        3.651   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X62Y159.A      Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/_n0074
                                                       system/sram1_if/sramInterfaceIoControl/_n00741
    SLICE_X63Y160.SR     net (fanout=1)        0.476   system/sram1_if/sramInterfaceIoControl/_n0074
    SLICE_X63Y160.CLK    Tsrck                 0.513   system/ipb_from_slaves[1]_ipb_ack
                                                       system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     14.839ns (1.258ns logic, 13.581ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.667ns (Levels of Logic = 5)
  Clock Path Skew:      -1.395ns (1.571 - 2.966)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_b rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y76.AQ      Tcko                  0.337   system/ipb_arb/src<0>
                                                       system/ipb_arb/src_0
    SLICE_X77Y31.B2      net (fanout=69)       3.834   system/ipb_arb/src<0>
    SLICE_X77Y31.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/_i000074<7>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr281
    SLICE_X53Y71.D2      net (fanout=208)      3.579   user_ipb_mosi[0]_ipb_addr<5>
    SLICE_X53Y71.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y73.A1      net (fanout=39)       0.754   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X48Y73.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y88.A5      net (fanout=33)       1.183   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X42Y88.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X62Y159.A4     net (fanout=4)        3.651   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X62Y159.A      Tilo                  0.068   system/sram1_if/sramInterfaceIoControl/_n0074
                                                       system/sram1_if/sramInterfaceIoControl/_n00741
    SLICE_X63Y160.SR     net (fanout=1)        0.476   system/sram1_if/sramInterfaceIoControl/_n0074
    SLICE_X63Y160.CLK    Tsrck                 0.513   system/ipb_from_slaves[1]_ipb_ack
                                                       system/sram1_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     14.667ns (1.190ns logic, 13.477ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_0 (SLICE_X41Y68.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.138ns (Levels of Logic = 5)
  Clock Path Skew:      -0.138ns (2.785 - 2.923)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y59.CQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<6>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6
    SLICE_X68Y82.B4      net (fanout=43)       2.427   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X68Y82.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X59Y160.C4     net (fanout=2)        4.183   system/ipb_from_masters[2]_ipb_write
    SLICE_X59Y160.C      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X45Y47.B1      net (fanout=56)       6.250   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X45Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X44Y47.D4      net (fanout=2)        0.401   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X44Y47.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X45Y47.C3      net (fanout=7)        0.477   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X45Y47.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X41Y68.SR      net (fanout=9)        1.166   system/sram1_if/sramInterface/_n0147
    SLICE_X41Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     16.138ns (1.234ns logic, 14.904ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.009ns (Levels of Logic = 5)
  Clock Path Skew:      -0.138ns (2.785 - 2.923)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y59.AQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<4>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5
    SLICE_X68Y82.B2      net (fanout=43)       2.342   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X68Y82.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X59Y160.C4     net (fanout=2)        4.183   system/ipb_from_masters[2]_ipb_write
    SLICE_X59Y160.C      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X45Y47.B1      net (fanout=56)       6.250   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X45Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X44Y47.D4      net (fanout=2)        0.401   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X44Y47.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X45Y47.C3      net (fanout=7)        0.477   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X45Y47.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X41Y68.SR      net (fanout=9)        1.166   system/sram1_if/sramInterface/_n0147
    SLICE_X41Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     16.009ns (1.190ns logic, 14.819ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.478ns (Levels of Logic = 5)
  Clock Path Skew:      -0.138ns (2.785 - 2.923)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 to system/sram1_if/sramInterface/DATA_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y59.AQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<6>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7
    SLICE_X68Y82.B3      net (fanout=42)       1.767   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X68Y82.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X59Y160.C4     net (fanout=2)        4.183   system/ipb_from_masters[2]_ipb_write
    SLICE_X59Y160.C      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X45Y47.B1      net (fanout=56)       6.250   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X45Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X44Y47.D4      net (fanout=2)        0.401   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X44Y47.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X45Y47.C3      net (fanout=7)        0.477   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X45Y47.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X41Y68.SR      net (fanout=9)        1.166   system/sram1_if/sramInterface/_n0147
    SLICE_X41Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_0
    -------------------------------------------------  ---------------------------
    Total                                     15.478ns (1.234ns logic, 14.244ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/DATA_O_1 (SLICE_X41Y68.SR), 292 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.138ns (Levels of Logic = 5)
  Clock Path Skew:      -0.138ns (2.785 - 2.923)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y59.CQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<6>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_6
    SLICE_X68Y82.B4      net (fanout=43)       2.427   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<6>
    SLICE_X68Y82.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X59Y160.C4     net (fanout=2)        4.183   system/ipb_from_masters[2]_ipb_write
    SLICE_X59Y160.C      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X45Y47.B1      net (fanout=56)       6.250   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X45Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X44Y47.D4      net (fanout=2)        0.401   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X44Y47.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X45Y47.C3      net (fanout=7)        0.477   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X45Y47.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X41Y68.SR      net (fanout=9)        1.166   system/sram1_if/sramInterface/_n0147
    SLICE_X41Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     16.138ns (1.234ns logic, 14.904ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.009ns (Levels of Logic = 5)
  Clock Path Skew:      -0.138ns (2.785 - 2.923)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y59.AQ      Tcko                  0.337   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<4>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_5
    SLICE_X68Y82.B2      net (fanout=43)       2.342   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<5>
    SLICE_X68Y82.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X59Y160.C4     net (fanout=2)        4.183   system/ipb_from_masters[2]_ipb_write
    SLICE_X59Y160.C      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X45Y47.B1      net (fanout=56)       6.250   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X45Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X44Y47.D4      net (fanout=2)        0.401   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X44Y47.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X45Y47.C3      net (fanout=7)        0.477   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X45Y47.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X41Y68.SR      net (fanout=9)        1.166   system/sram1_if/sramInterface/_n0147
    SLICE_X41Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     16.009ns (1.190ns logic, 14.819ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 (FF)
  Destination:          system/sram1_if/sramInterface/DATA_O_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.478ns (Levels of Logic = 5)
  Clock Path Skew:      -0.138ns (2.785 - 2.923)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7 to system/sram1_if/sramInterface/DATA_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y59.AQ      Tcko                  0.381   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<6>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/hdr_7
    SLICE_X68Y82.B3      net (fanout=42)       1.767   system/phy_en.phy_ipb_ctrl/trans/sm/hdr<7>
    SLICE_X68Y82.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/write1
    SLICE_X59Y160.C4     net (fanout=2)        4.183   system/ipb_from_masters[2]_ipb_write
    SLICE_X59Y160.C      Tilo                  0.068   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/ipb_arb/Mmux_ipb_out_ipb_write11
    SLICE_X45Y47.B1      net (fanout=56)       6.250   usr/link_tracking_2_inst/ipb_vi2c_inst/ipb_mosi_i_ipb_write_INV_1804_o
    SLICE_X45Y47.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_WRITE_O11
    SLICE_X44Y47.D4      net (fanout=2)        0.401   system/sram1_if/write_from_sramInterfaceIoControl
    SLICE_X44Y47.D       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startRead
                                                       system/sram1_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X45Y47.C3      net (fanout=7)        0.477   system/sram1_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X45Y47.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/_n01471
    SLICE_X41Y68.SR      net (fanout=9)        1.166   system/sram1_if/sramInterface/_n0147
    SLICE_X41Y68.CLK     Tsrck                 0.513   system/sram1_if/bistData_from_sramInterfaceIoControl<3>
                                                       system/sram1_if/sramInterface/DATA_O_1
    -------------------------------------------------  ---------------------------
    Total                                     15.478ns (1.234ns logic, 14.244ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X26Y52.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.087ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y52.AQ      Tcko                  0.115   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X26Y52.A5      net (fanout=58)       0.073   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X26Y52.CLK     Tah         (-Th)     0.101   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.087ns (0.014ns logic, 0.073ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_33 (SLICE_X44Y56.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_33 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.464 - 0.433)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_33 to system/sram1_if/bist/prbsPatterGenerator/pdata_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y56.AQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<8>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_33
    SLICE_X44Y56.BX      net (fanout=1)        0.096   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<33>
    SLICE_X44Y56.CLK     Tckdi       (-Th)     0.076   system/sram1_if/data_from_bist<35>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_33
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/addr_rrr_5 (SLICE_X26Y39.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/main_process.addressCounter_5 (FF)
  Destination:          system/sram1_if/bist/addr_rrr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.195ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.712 - 0.605)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/main_process.addressCounter_5 to system/sram1_if/bist/addr_rrr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y40.BQ      Tcko                  0.115   system/sram1_if/bist/main_process.addressCounter<7>
                                                       system/sram1_if/bist/main_process.addressCounter_5
    SLICE_X26Y39.C4      net (fanout=3)        0.156   system/sram1_if/bist/main_process.addressCounter<5>
    SLICE_X26Y39.CLK     Tah         (-Th)     0.076   system/sram1_if/bist/addr_rrr<7>
                                                       system/sram1_if/bist/Mmux_GND_373_o_main_process.addressCounter[20]_mux_41_OUT171
                                                       system/sram1_if/bist/addr_rrr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.195ns (0.039ns logic, 0.156ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X24Y39.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.309ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X68Y86.A5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.155ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.885 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y83.BQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_9
    SLICE_X68Y82.D1      net (fanout=4)        0.778   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<9>
    SLICE_X68Y82.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X68Y84.C4      net (fanout=1)        0.507   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X68Y84.C       Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/rd_underflow
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X68Y84.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X68Y84.A       Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/rd_underflow
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X68Y85.A5      net (fanout=2)        0.442   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X68Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X68Y86.A5      net (fanout=1)        0.439   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X68Y86.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.155ns (0.639ns logic, 2.516ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.154ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.885 - 0.956)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y83.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X68Y82.D2      net (fanout=4)        0.777   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X68Y82.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X68Y84.C4      net (fanout=1)        0.507   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X68Y84.C       Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/rd_underflow
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X68Y84.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X68Y84.A       Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/rd_underflow
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X68Y85.A5      net (fanout=2)        0.442   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X68Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X68Y86.A5      net (fanout=1)        0.439   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X68Y86.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (0.639ns logic, 2.515ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.056ns (Levels of Logic = 5)
  Clock Path Skew:      -0.072ns (0.885 - 0.957)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y81.AQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X68Y82.D4      net (fanout=1)        0.679   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<0>
    SLICE_X68Y82.D       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X68Y84.C4      net (fanout=1)        0.507   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X68Y84.C       Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/rd_underflow
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X68Y84.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X68Y84.A       Tilo                  0.068   usr/link_trigger_inst/ipb_trigger_inst/rd_underflow
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X68Y85.A5      net (fanout=2)        0.442   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X68Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X68Y86.A5      net (fanout=1)        0.439   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X68Y86.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (0.639ns logic, 2.417ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X61Y86.C6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.022ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.908 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y83.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X57Y83.A2      net (fanout=1)        0.706   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<0>
    SLICE_X57Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y84.D5      net (fanout=1)        0.452   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X60Y84.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y84.B2      net (fanout=1)        0.480   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X61Y86.D3      net (fanout=2)        0.592   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X61Y86.C6      net (fanout=1)        0.110   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X61Y86.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.022ns (0.682ns logic, 2.340ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.925ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y84.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X57Y83.A3      net (fanout=4)        0.609   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X57Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y84.D5      net (fanout=1)        0.452   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X60Y84.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y84.B2      net (fanout=1)        0.480   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X61Y86.D3      net (fanout=2)        0.592   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X61Y86.C6      net (fanout=1)        0.110   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X61Y86.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (0.682ns logic, 2.243ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.871ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y84.CQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X57Y83.A5      net (fanout=4)        0.555   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X57Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y84.D5      net (fanout=1)        0.452   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X60Y84.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y84.B2      net (fanout=1)        0.480   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X61Y86.D3      net (fanout=2)        0.592   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y86.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X61Y86.C6      net (fanout=1)        0.110   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X61Y86.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.871ns (0.682ns logic, 2.189ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X61Y86.C5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.939ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.908 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y83.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_0
    SLICE_X57Y83.A2      net (fanout=1)        0.706   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<0>
    SLICE_X57Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y84.D5      net (fanout=1)        0.452   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X60Y84.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y84.B2      net (fanout=1)        0.480   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X60Y86.A5      net (fanout=2)        0.321   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y86.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<1>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X61Y86.C5      net (fanout=1)        0.298   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X61Y86.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.939ns (0.682ns logic, 2.257ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.842ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y84.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X57Y83.A3      net (fanout=4)        0.609   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X57Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y84.D5      net (fanout=1)        0.452   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X60Y84.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y84.B2      net (fanout=1)        0.480   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X60Y86.A5      net (fanout=2)        0.321   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y86.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<1>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X61Y86.C5      net (fanout=1)        0.298   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X61Y86.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (0.682ns logic, 2.160ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.788ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y84.CQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X57Y83.A5      net (fanout=4)        0.555   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X57Y83.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y84.D5      net (fanout=1)        0.452   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X60Y84.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y84.B2      net (fanout=1)        0.480   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X60Y86.A5      net (fanout=2)        0.321   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y86.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<1>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X61Y86.C5      net (fanout=1)        0.298   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X61Y86.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.788ns (0.682ns logic, 2.106ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X64Y81.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.448 - 0.412)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y81.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X64Y81.AI      net (fanout=2)        0.101   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X64Y81.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.011ns logic, 0.101ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X64Y84.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.447 - 0.411)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y84.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12
    SLICE_X64Y84.AI      net (fanout=4)        0.105   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<12>
    SLICE_X64Y84.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.011ns logic, 0.105ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (SLICE_X64Y83.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.448 - 0.412)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y83.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_8
    SLICE_X64Y83.BI      net (fanout=4)        0.109   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<8>
    SLICE_X64Y83.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.012ns logic, 0.109ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y82.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm = 
PERIOD TIMEGRP         "usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm"   
      TS_xpoint1_clk3_p PHASE 10.7285 ns HIGH 50% INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm = PERIOD TIMEGRP
        "usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm"
        TS_xpoint1_clk3_p PHASE 10.7285 ns HIGH 50% INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_inst/l1accept/CLK
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X40Y52.CLK
  Clock network: usr/ttc_inst/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_inst/l1accept/CLK
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X40Y52.CLK
  Clock network: usr/ttc_inst/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.521ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_dcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0 = 
PERIOD TIMEGRP         "usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0" 
        TS_xpoint1_clk3_n PHASE 10.7285 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1043 paths analyzed, 166 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.331ns.
--------------------------------------------------------------------------------

Paths for end point usr/ttc_inst/clock_bridge_trigger_inst/strobe (SLICE_X84Y29.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/ttc_inst/clock_bridge_trigger_inst/strobe (FF)
  Requirement:          24.950ns
  Data Path Delay:      4.254ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (1.472 - 1.504)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept to usr/ttc_inst/clock_bridge_trigger_inst/strobe
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y52.B       Treg                  1.578   usr/ttc_inst/l1accept
                                                       usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept
    SLICE_X84Y29.A4      net (fanout=12)       2.641   usr/ttc_inst/l1accept
    SLICE_X84Y29.CLK     Tas                   0.035   usr/ttc_inst/clock_bridge_trigger_inst/strobe
                                                       usr/ttc_inst/clock_bridge_trigger_inst/strobe_glue_set
                                                       usr/ttc_inst/clock_bridge_trigger_inst/strobe
    -------------------------------------------------  ---------------------------
    Total                                      4.254ns (1.613ns logic, 2.641ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_inst/i_4 (SLICE_X26Y56.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/ttc_inst/i_4 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.868ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (0.880 - 0.993)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept to usr/ttc_inst/i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y52.B       Treg                  1.578   usr/ttc_inst/l1accept
                                                       usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept
    SLICE_X24Y56.A4      net (fanout=12)       1.396   usr/ttc_inst/l1accept
    SLICE_X24Y56.A       Tilo                  0.068   usr/ttc_inst/_n0031
                                                       usr/ttc_inst/_n00311
    SLICE_X26Y56.SR      net (fanout=3)        0.371   usr/ttc_inst/_n0031
    SLICE_X26Y56.CLK     Tsrck                 0.455   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/i_4
    -------------------------------------------------  ---------------------------
    Total                                      3.868ns (2.101ns logic, 1.767ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/i_1 (FF)
  Destination:          usr/ttc_inst/i_4 (FF)
  Requirement:          24.950ns
  Data Path Delay:      2.850ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.084 - 0.104)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/i_1 to usr/ttc_inst/i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.BQ      Tcko                  0.381   usr/ttc_inst/i<3>
                                                       usr/ttc_inst/i_1
    SLICE_X27Y55.A1      net (fanout=2)        0.596   usr/ttc_inst/i<1>
    SLICE_X27Y55.COUT    Topcya                0.409   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_lut<0>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X27Y56.CIN     net (fanout=1)        0.000   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X27Y56.CMUX    Tcinc                 0.257   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X24Y56.A5      net (fanout=2)        0.313   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X24Y56.A       Tilo                  0.068   usr/ttc_inst/_n0031
                                                       usr/ttc_inst/_n00311
    SLICE_X26Y56.SR      net (fanout=3)        0.371   usr/ttc_inst/_n0031
    SLICE_X26Y56.CLK     Tsrck                 0.455   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/i_4
    -------------------------------------------------  ---------------------------
    Total                                      2.850ns (1.570ns logic, 1.280ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/i_3 (FF)
  Destination:          usr/ttc_inst/i_4 (FF)
  Requirement:          24.950ns
  Data Path Delay:      2.841ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.084 - 0.104)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/i_3 to usr/ttc_inst/i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.DQ      Tcko                  0.381   usr/ttc_inst/i<3>
                                                       usr/ttc_inst/i_3
    SLICE_X27Y55.A2      net (fanout=2)        0.587   usr/ttc_inst/i<3>
    SLICE_X27Y55.COUT    Topcya                0.409   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_lut<0>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X27Y56.CIN     net (fanout=1)        0.000   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X27Y56.CMUX    Tcinc                 0.257   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X24Y56.A5      net (fanout=2)        0.313   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X24Y56.A       Tilo                  0.068   usr/ttc_inst/_n0031
                                                       usr/ttc_inst/_n00311
    SLICE_X26Y56.SR      net (fanout=3)        0.371   usr/ttc_inst/_n0031
    SLICE_X26Y56.CLK     Tsrck                 0.455   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/i_4
    -------------------------------------------------  ---------------------------
    Total                                      2.841ns (1.570ns logic, 1.271ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_inst/i_5 (SLICE_X26Y56.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept (FF)
  Destination:          usr/ttc_inst/i_5 (FF)
  Requirement:          24.950ns
  Data Path Delay:      3.868ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (0.880 - 0.993)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept to usr/ttc_inst/i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y52.B       Treg                  1.578   usr/ttc_inst/l1accept
                                                       usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept
    SLICE_X24Y56.A4      net (fanout=12)       1.396   usr/ttc_inst/l1accept
    SLICE_X24Y56.A       Tilo                  0.068   usr/ttc_inst/_n0031
                                                       usr/ttc_inst/_n00311
    SLICE_X26Y56.SR      net (fanout=3)        0.371   usr/ttc_inst/_n0031
    SLICE_X26Y56.CLK     Tsrck                 0.455   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/i_5
    -------------------------------------------------  ---------------------------
    Total                                      3.868ns (2.101ns logic, 1.767ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/i_1 (FF)
  Destination:          usr/ttc_inst/i_5 (FF)
  Requirement:          24.950ns
  Data Path Delay:      2.850ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.084 - 0.104)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/i_1 to usr/ttc_inst/i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.BQ      Tcko                  0.381   usr/ttc_inst/i<3>
                                                       usr/ttc_inst/i_1
    SLICE_X27Y55.A1      net (fanout=2)        0.596   usr/ttc_inst/i<1>
    SLICE_X27Y55.COUT    Topcya                0.409   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_lut<0>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X27Y56.CIN     net (fanout=1)        0.000   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X27Y56.CMUX    Tcinc                 0.257   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X24Y56.A5      net (fanout=2)        0.313   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X24Y56.A       Tilo                  0.068   usr/ttc_inst/_n0031
                                                       usr/ttc_inst/_n00311
    SLICE_X26Y56.SR      net (fanout=3)        0.371   usr/ttc_inst/_n0031
    SLICE_X26Y56.CLK     Tsrck                 0.455   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/i_5
    -------------------------------------------------  ---------------------------
    Total                                      2.850ns (1.570ns logic, 1.280ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/ttc_inst/i_3 (FF)
  Destination:          usr/ttc_inst/i_5 (FF)
  Requirement:          24.950ns
  Data Path Delay:      2.841ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.084 - 0.104)
  Source Clock:         usr/ttc_inst/tcc_clock rising at 23.203ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.045ns

  Clock Uncertainty:          0.045ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.055ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/ttc_inst/i_3 to usr/ttc_inst/i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.DQ      Tcko                  0.381   usr/ttc_inst/i<3>
                                                       usr/ttc_inst/i_3
    SLICE_X27Y55.A2      net (fanout=2)        0.587   usr/ttc_inst/i<3>
    SLICE_X27Y55.COUT    Topcya                0.409   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_lut<0>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X27Y56.CIN     net (fanout=1)        0.000   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<3>
    SLICE_X27Y56.CMUX    Tcinc                 0.257   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
                                                       usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X24Y56.A5      net (fanout=2)        0.313   usr/ttc_inst/Mcompar_i[31]_GND_8763_o_LessThan_6_o_cy<6>
    SLICE_X24Y56.A       Tilo                  0.068   usr/ttc_inst/_n0031
                                                       usr/ttc_inst/_n00311
    SLICE_X26Y56.SR      net (fanout=3)        0.371   usr/ttc_inst/_n0031
    SLICE_X26Y56.CLK     Tsrck                 0.455   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/i_5
    -------------------------------------------------  ---------------------------
    Total                                      2.841ns (1.570ns logic, 1.271ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0"
        TS_xpoint1_clk3_n PHASE 10.7285 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/ttc_inst/i_0 (SLICE_X26Y55.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_inst/i_0 (FF)
  Destination:          usr/ttc_inst/i_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/ttc_inst/tcc_clock rising at 48.153ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_inst/i_0 to usr/ttc_inst/i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y55.AQ      Tcko                  0.115   usr/ttc_inst/i<3>
                                                       usr/ttc_inst/i_0
    SLICE_X26Y55.A5      net (fanout=2)        0.072   usr/ttc_inst/i<0>
    SLICE_X26Y55.CLK     Tah         (-Th)     0.039   usr/ttc_inst/i<3>
                                                       usr/ttc_inst/Mcount_i_lut<0>
                                                       usr/ttc_inst/Mcount_i_cy<3>
                                                       usr/ttc_inst/i_0
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_inst/i_4 (SLICE_X26Y56.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_inst/i_4 (FF)
  Destination:          usr/ttc_inst/i_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/ttc_inst/tcc_clock rising at 48.153ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_inst/i_4 to usr/ttc_inst/i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y56.AQ      Tcko                  0.115   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/i_4
    SLICE_X26Y56.A5      net (fanout=2)        0.072   usr/ttc_inst/i<4>
    SLICE_X26Y56.CLK     Tah         (-Th)     0.039   usr/ttc_inst/i<7>
                                                       usr/ttc_inst/Mcount_i_lut<4>
                                                       usr/ttc_inst/Mcount_i_cy<7>
                                                       usr/ttc_inst/i_4
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/ttc_inst/i_8 (SLICE_X26Y57.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ttc_inst/i_8 (FF)
  Destination:          usr/ttc_inst/i_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         usr/ttc_inst/tcc_clock rising at 48.153ns
  Destination Clock:    usr/ttc_inst/tcc_clock rising at 48.153ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ttc_inst/i_8 to usr/ttc_inst/i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y57.AQ      Tcko                  0.115   usr/ttc_inst/i<8>
                                                       usr/ttc_inst/i_8
    SLICE_X26Y57.A5      net (fanout=2)        0.072   usr/ttc_inst/i<8>
    SLICE_X26Y57.CLK     Tah         (-Th)     0.039   usr/ttc_inst/i<8>
                                                       usr/ttc_inst/Mcount_i_lut<8>
                                                       usr/ttc_inst/Mcount_i_xor<8>
                                                       usr/ttc_inst/i_8
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.076ns logic, 0.072ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0 = PERIOD TIMEGRP
        "usr_ttc_inst_amc13_inst_Inst_TTC_decoder_TTC_CLK_dcm_0"
        TS_xpoint1_clk3_n PHASE 10.7285 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.950ns
  Low pulse: 12.475ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_inst/l1accept/CLK
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X40Y52.CLK
  Clock network: usr/ttc_inst/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.950ns
  High pulse: 12.475ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: usr/ttc_inst/l1accept/CLK
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_L1Accept/CLK
  Location pin: SLICE_X40Y52.CLK
  Clock network: usr/ttc_inst/tcc_clock
--------------------------------------------------------------------------------
Slack: 23.521ns (period - min period limit)
  Period: 24.950ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Logical resource: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/i_TTC_CLK_buf/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: usr/ttc_inst/amc13_inst/Inst_TTC_decoder/TTC_CLK_dcm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.395ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X19Y51.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y63.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X18Y51.A5      net (fanout=5)        1.153   system/regs_from_ipbus<11><12>
    SLICE_X18Y51.AMUX    Tilo                  0.196   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X19Y51.SR      net (fanout=2)        0.368   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X19Y51.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.395ns (0.874ns logic, 1.521ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X19Y51.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  29.921ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.079ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y63.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X18Y51.A5      net (fanout=5)        1.153   system/regs_from_ipbus<11><12>
    SLICE_X18Y51.A       Tilo                  0.068   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X19Y51.CLK     net (fanout=2)        0.477   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      2.079ns (0.449ns logic, 1.630ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X19Y51.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.884ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y63.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X18Y51.A5      net (fanout=5)        0.475   system/regs_from_ipbus<11><12>
    SLICE_X18Y51.AMUX    Tilo                  0.079   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X19Y51.SR      net (fanout=2)        0.140   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X19Y51.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.269ns logic, 0.615ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X19Y51.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.819ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.819ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y63.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X18Y51.A5      net (fanout=5)        0.475   system/regs_from_ipbus<11><12>
    SLICE_X18Y51.A       Tilo                  0.034   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X19Y51.CLK     net (fanout=2)        0.195   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.819ns (0.149ns logic, 0.670ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      5.561ns|            0|            0|            0|     30973409|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      5.561ns|            0|            0|         2456|     30970951|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     16.827ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     22.243ns|          N/A|            0|            0|     30735105|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     16.619ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      2.395ns|            0|            0|            0|            2|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.395ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     19.854ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     19.854ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.309ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk3_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk3_p              |     24.950ns|     10.000ns|     10.000ns|            0|            0|            0|         1043|
| TS_xpoint1_clk3_n             |     24.950ns|     10.000ns|      4.331ns|            0|            0|            0|         1043|
|  TS_usr_ttc_inst_amc13_inst_In|     24.950ns|      4.331ns|          N/A|            0|            0|         1043|            0|
|  st_TTC_decoder_TTC_CLK_dcm_0 |             |             |             |             |             |             |             |
| TS_usr_ttc_inst_amc13_inst_Ins|     24.950ns|      1.700ns|          N/A|            0|            0|            0|            0|
| t_TTC_decoder_TTC_CLK_dcm     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   22.243|         |         |         |
clk125_2_p     |   22.243|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   22.243|         |         |         |
clk125_2_p     |   22.243|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.287|         |         |         |
xpoint1_clk1_p |    5.287|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.287|         |         |         |
xpoint1_clk1_p |    5.287|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    4.331|         |         |         |
xpoint1_clk3_p |    4.331|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk3_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk3_n |    4.331|         |         |         |
xpoint1_clk3_p |    4.331|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 31097810 paths, 0 nets, and 74315 connections

Design statistics:
   Minimum period:  22.243ns{1}   (Maximum frequency:  44.958MHz)
   Maximum path delay from/to any node:   2.395ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 10 11:32:19 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 839 MB



