
---------- Begin Simulation Statistics ----------
simSeconds                                   0.011848                       # Number of seconds simulated (Second)
simTicks                                  11848304000                       # Number of ticks simulated (Tick)
finalTick                                 14235341000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     32.98                       # Real time elapsed on the host (Second)
hostTickRate                                359310003                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9646220                       # Number of bytes of host memory used (Byte)
simInsts                                      6464554                       # Number of instructions simulated (Count)
simOps                                       12337784                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   196042                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     374152                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          307938                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.007755                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.218440                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      307465     99.85%     99.85% |         107      0.03%     99.88% |         126      0.04%     99.92% |         145      0.05%     99.97% |          90      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            307938                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      1048587                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000031                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000021                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.005859                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     1048557    100.00%    100.00% |          28      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      1048587                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      1048587                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        9.299720                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.677721                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      25.713728                       (Unspecified)
system.caches.m_latencyHistSeqr          |     1032492     98.47%     98.47% |        6452      0.62%     99.08% |        6651      0.63%     99.71% |        1470      0.14%     99.85% |         968      0.09%     99.95% |         498      0.05%     99.99% |           0      0.00%     99.99% |          56      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        1048587                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples       917508                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |      917508    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total       917508                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples       131079                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    67.394915                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.759681                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    37.843362                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |      114984     87.72%     87.72% |        6452      4.92%     92.64% |        6651      5.07%     97.72% |        1470      1.12%     98.84% |         968      0.74%     99.58% |         498      0.38%     99.96% |           0      0.00%     99.96% |          56      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       131079                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       154225                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.000415                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.047227                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      154211     99.99%     99.99% |           0      0.00%     99.99% |           3      0.00%     99.99% |           0      0.00%     99.99% |           6      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        154225                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            2                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           19                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       153713                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.015119                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.305360                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      153254     99.70%     99.70% |         104      0.07%     99.77% |         120      0.08%     99.85% |         142      0.09%     99.94% |          88      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        153713                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         1508816      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        258142      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         211716      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data          154225      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement       153714      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack       153713      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        147300      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         3253      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         3673      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       1361516      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       254889      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       208043      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement       153714      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack       153713      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       150552      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         3673      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX        154226      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX        153714      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data       154225      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack       153713      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX       154226      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX       153714      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data       154225      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack       153713      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       131079                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    67.394915                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.759681                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    37.843362                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      114984     87.72%     87.72% |        6452      4.92%     92.64% |        6651      5.07%     97.72% |        1470      1.12%     98.84% |         968      0.74%     99.58% |         498      0.38%     99.96% |           0      0.00%     99.96% |          56      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       131079                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       154224                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      1048579                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     9.299376                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.677687                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    25.713374                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     1032489     98.47%     98.47% |        6447      0.61%     99.08% |        6651      0.63%     99.71% |        1470      0.14%     99.85% |         968      0.09%     99.95% |         498      0.05%     99.99% |           0      0.00%     99.99% |          56      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      1048579                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples       917506                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      917506    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total       917506                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       131073                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    67.394688                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    62.759294                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    37.844171                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      114983     87.72%     87.72% |        6447      4.92%     92.64% |        6651      5.07%     97.72% |        1470      1.12%     98.84% |         968      0.74%     99.58% |         498      0.38%     99.96% |           0      0.00%     99.96% |          56      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       131073                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean           77                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    77.000000                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean           77                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    77.000000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples            7                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    51.285714                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    20.969616                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    35.297376                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |           2     28.57%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           3     42.86%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total            7                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples            5                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    71.400000                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    70.831537                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev     9.939819                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           3     60.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total            5                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       131073                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    67.394688                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    62.759294                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    37.844171                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      114983     87.72%     87.72% |        6447      4.92%     92.64% |        6651      5.07%     97.72% |        1470      1.12%     98.84% |         968      0.74%     99.58% |         498      0.38%     99.96% |           0      0.00%     99.96% |          56      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       131073                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean           77                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    77.000000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples            5                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    71.400000                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    70.831537                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev     9.939819                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           3     60.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total            5                       (Unspecified)
system.caches.controllers0.delayHistogram::samples       307938                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.007755                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.218440                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-1       307465     99.85%     99.85% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::2-3          107      0.03%     99.88% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-5          126      0.04%     99.92% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::6-7          145      0.05%     99.97% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-9           90      0.03%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::14-15            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-17            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::18-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total       307938                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      1824448                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses       154226                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      1978674                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.010798                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5001.845899                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.139156                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.325528                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  14235341000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.043264                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999579                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.010834                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.103264                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.010798                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.341428                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  14235341000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.021632                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9905.175577                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.021633                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.012083                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.010834                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.995153                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.024710                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.995223                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control        308452                       (Unspecified)
system.caches.network.msg_byte.Control        2467616                       (Unspecified)
system.caches.network.msg_count.Data           307428                       (Unspecified)
system.caches.network.msg_byte.Data          22134816                       (Unspecified)
system.caches.network.msg_count.Response_Data       308450                       (Unspecified)
system.caches.network.msg_byte.Response_Data     22208400                       (Unspecified)
system.caches.network.msg_count.Writeback_Control       307426                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control      2459408                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.022126                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7823.025304                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.011063                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.011063                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  14235341000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     5.531568                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2       154226                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      1233808                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2       153714                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     11067408                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4       154225                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     11104200                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3       153713                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      1229704                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.010798                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4002.505033                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.010834                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.108673                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.066471                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6905.178527                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  14235341000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     5.531551                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4       154225                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     11104200                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3       153713                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      1229704                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     5.531585                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2       154226                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      1233808                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2       153714                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     11067408                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     5.531572                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2       154226                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      1233808                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2       153714                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     11067408                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4       154225                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     11104200                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3       153713                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      1229704                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.021632                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8905.176701                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.010880                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2003.822880                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.010836                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.119070                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  14235341000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     5.531593                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2       154226                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      1233808                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2       153714                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     11067408                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     5.531551                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4       154225                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     11104200                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3       153713                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      1229704                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  14235341000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  14235341000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  14235341000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         11848304                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388728                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388722                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                  111                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                42                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            11848190                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.708017                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.294004                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   8221866     69.39%     69.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1354407     11.43%     80.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    961178      8.11%     88.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    393213      3.32%     92.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    655352      5.53%     97.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    262142      2.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        24      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         6      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         2      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              11848190                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      24    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            6      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340111     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048592     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           13      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388722                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.708010                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  24                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000003                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 28625665                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388840                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388719                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388740                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             3                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                             13                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388729                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048595                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          15                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               4                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        5                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388725                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048593                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         4                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048605                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048597                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           12                       # Number of stores executed (Count)
system.cpu.numRate                           0.708011                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388725                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388719                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       7165331                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       8519766                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.708010                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.841024                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                               3                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             114                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.824850                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.824850                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.354001                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.354001                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388733                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340109                       # Number of integer regfile writes (Count)
system.cpu.ccRegfileReads                     5242888                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194312                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145805                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048595                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            15                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048609                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048581                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 5                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048592                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048589                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999997                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       1                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              16                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               16                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts               3                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 3                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     11848174                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.708010                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.272179                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        10799594     91.15%     91.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     91.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     91.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               1      0.00%     91.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     91.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     91.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     91.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     91.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048577      8.85%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     11848174                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349676                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              10449906                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        51                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048554                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      3                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048586                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388752                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    16                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                183                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194388                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048609                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048590                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      11848002                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      10                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                         7                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     1                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           11848190                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.708026                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.272201                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 10799579     91.15%     91.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        9      0.00%     91.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        0      0.00%     91.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        0      0.00%     91.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        1      0.00%     91.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        0      0.00%     91.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        0      0.00%     91.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        0      0.00%     91.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048601      8.85%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             11848190                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.088503                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.354007                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           1                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                      18                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                     13                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             11.299325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            25.713327                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 917505     87.50%     87.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               114983     10.97%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 6442      0.61%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    3      0.00%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  1      0.00%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                178      0.02%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 64      0.01%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               3114      0.30%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 57      0.01%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3177      0.30%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 60      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                918      0.09%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 16      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                537      0.05%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                268      0.03%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 75      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                201      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              978      0.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              486                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048593                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      12                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14235341000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       7                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14235341000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  14235341000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      3                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699198                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 9707176                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        48                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1441765                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388745                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                436901                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands            11534426                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777454                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388755                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       88                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388434                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         19188225                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777373                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples    262160.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000011632750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          8178                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          8178                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               387779                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              123111                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       131080                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      131080                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     131080                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    131080                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.04                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 131080                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                131080                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   131074                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     229                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    8178                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    8178                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    8178                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    8178                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    8178                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    8178                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    8178                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    8178                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    8178                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    8178                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    8178                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    8179                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    8179                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    8178                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    8178                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    8178                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         8178                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.028124                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.027304                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.165338                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16              7948     97.19%     97.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               230      2.81%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           8178                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         8178                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.028124                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.026522                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.235509                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              8063     98.59%     98.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               115      1.41%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           8178                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  8389120                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               8389120                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               708043952.95731771                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               708043952.95731771                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    11848382000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       45195.23                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1      8389120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1      8388992                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 708043952.957317709923                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 708033149.723369717598                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       131080                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       131080                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1   3818663500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 293094339750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     29132.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   2235995.88                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1      8389056                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         8389056                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1      8389120                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      8389120                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       131079                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           131079                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       131080                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          131080                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    708038551                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          708038551                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    708043953                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         708043953                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1416082504                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1416082504                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                131080                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               131078                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         16385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         16386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         16386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          640                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        15744                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         16413                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         16395                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         16303                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         16329                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         16373                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         16415                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            17                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          643                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        15768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        16399                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1360913500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              655400000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          3818663500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10382.31                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29132.31                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               121473                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              122051                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.67                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.11                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        18641                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   900.164583                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   817.029226                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   265.596140                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          242      1.30%      1.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          674      3.62%      4.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          774      4.15%      9.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          703      3.77%     12.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          387      2.08%     14.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          464      2.49%     17.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          320      1.72%     19.12% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          500      2.68%     21.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        14577     78.20%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        18641                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                8389120                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             8388992                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               708.043953                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               708.033150                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    11.06                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.53                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                5.53                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.89                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14235341000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         98917560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         52564545                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       702340380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      513402660                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 935482080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   4561107510                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    710416800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     7574231535                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    639.267150                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1743534250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    395720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   9713218000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         34471920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         18314670                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       234406200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      171409140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 935482080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   2332692510                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   2586977760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     6313754280                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    532.882536                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   6673474250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    395720000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   4783280500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  14235341000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.020612                       # Number of seconds simulated (Second)
simTicks                                  20611664000                       # Number of ticks simulated (Tick)
finalTick                                 35256691000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     46.17                       # Real time elapsed on the host (Second)
hostTickRate                                446429525                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9656460                       # Number of bytes of host memory used (Byte)
simInsts                                     10786603                       # Number of instructions simulated (Count)
simOps                                       20914038                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   233627                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     452977                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         1152529                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.004547                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.169438                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     1151731     99.93%     99.93% |         596      0.05%     99.98% |         189      0.02%    100.00% |           2      0.00%    100.00% |           9      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           1152529                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      2097220                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000068                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000040                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.012275                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     2097115     99.99%     99.99% |          88      0.00%    100.00% |          11      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      2097220                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      2097217                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       13.478375                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       2.173947                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      30.854425                       (Unspecified)
system.caches.m_latencyHistSeqr          |     2047329     97.62%     97.62% |       21478      1.02%     98.65% |       17355      0.83%     99.47% |        6884      0.33%     99.80% |        2469      0.12%     99.92% |        1430      0.07%     99.99% |          25      0.00%     99.99% |         185      0.01%    100.00% |          62      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        2097217                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      1703856                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     1703856    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      1703856                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples       393361                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    67.528865                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.813607                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    38.466596                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |      343473     87.32%     87.32% |       21478      5.46%     92.78% |       17355      4.41%     97.19% |        6884      1.75%     98.94% |        2469      0.63%     99.57% |        1430      0.36%     99.93% |          25      0.01%     99.94% |         185      0.05%     99.98% |          62      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       393361                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       576776                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.000264                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.037055                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      576741     99.99%     99.99% |           0      0.00%     99.99% |          10      0.00%    100.00% |           0      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        576776                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       575753                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.008837                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.236764                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      574980     99.87%     99.87% |         575      0.10%     99.97% |         185      0.03%    100.00% |           2      0.00%    100.00% |           9      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        575753                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         2565661      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        263419      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         233500      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data          422551      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement       422042      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack       422040      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        410265      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         4416      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store         7873      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2155396      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       259003      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       225627      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement       422042      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack       422040      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       414678      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data         7873      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX        422552      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX        422041      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data       422552      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack       422040      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX       422552      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX       422041      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data       422552      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack       422040      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       393361                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    67.528865                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.813607                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    38.466596                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      343473     87.32%     87.32% |       21478      5.46%     92.78% |       17355      4.41%     97.19% |        6884      1.75%     98.94% |        2469      0.63%     99.57% |        1430      0.36%     99.93% |          25      0.01%     99.94% |         185      0.05%     99.98% |          62      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       393361                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       576774                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      2097158                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    13.478187                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     2.173927                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    30.854334                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     2047283     97.62%     97.62% |       21465      1.02%     98.65% |       17355      0.83%     99.47% |        6884      0.33%     99.80% |        2469      0.12%     99.92% |        1430      0.07%     99.99% |          25      0.00%     99.99% |         185      0.01%    100.00% |          62      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      2097158                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      1703812                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     1703812    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      1703812                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       393346                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    67.528527                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    62.813164                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    38.467230                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      343471     87.32%     87.32% |       21465      5.46%     92.78% |       17355      4.41%     97.19% |        6884      1.75%     98.94% |        2469      0.63%     99.57% |        1430      0.36%     99.93% |          25      0.01%     99.94% |         185      0.05%     99.98% |          62      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       393346                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    83.500000                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    83.246622                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     9.192388                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    83.500000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    83.246622                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev     9.192388                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples           57                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    17.947368                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     2.672662                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    31.910825                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |          44     77.19%     77.19% |           0      0.00%     77.19% |           0      0.00%     77.19% |           2      3.51%     80.70% |           6     10.53%     91.23% |           4      7.02%     98.25% |           1      1.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total           57                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           44                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |          44    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           44                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples           13                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    75.307692                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    74.470714                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    11.600177                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     15.38%     15.38% |           6     46.15%     61.54% |           4     30.77%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total           13                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       393346                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    67.528527                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    62.813164                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    38.467230                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      343471     87.32%     87.32% |       21465      5.46%     92.78% |       17355      4.41%     97.19% |        6884      1.75%     98.94% |        2469      0.63%     99.57% |        1430      0.36%     99.93% |          25      0.01%     99.94% |         185      0.05%     99.98% |          62      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       393346                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    83.500000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    83.246622                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev     9.192388                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           13                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    75.307692                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    74.470714                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    11.600177                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     15.38%     15.38% |           6     46.15%     61.54% |           4     30.77%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           13                       (Unspecified)
system.caches.controllers0.delayHistogram::samples       844591                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.003377                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.147561                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3       844159     99.95%     99.95% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          325      0.04%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11           99      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            5      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total       844591                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      2640026                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses       422554                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      3062580                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.011970                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5000.964072                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.086935                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.138584                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  35256691000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.047911                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999830                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.011985                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.061208                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.011970                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.734093                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  35256691000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.023956                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9841.712230                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.023956                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.004879                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.011985                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.998043                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.027265                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.998071                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control        845106                       (Unspecified)
system.caches.network.msg_byte.Control        6760848                       (Unspecified)
system.caches.network.msg_count.Data           844083                       (Unspecified)
system.caches.network.msg_byte.Data          60773976                       (Unspecified)
system.caches.network.msg_count.Response_Data       845104                       (Unspecified)
system.caches.network.msg_byte.Response_Data     60847488                       (Unspecified)
system.caches.network.msg_count.Writeback_Control       844080                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control      6752640                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.025450                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7796.422404                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.012725                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.012725                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  21021350000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     6.362496                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2       422553                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      3380424                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2       422042                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     30387024                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4       422552                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     30423744                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3       422040                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      3376320                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.011970                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4001.230206                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.011985                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.063392                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.072579                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6841.713308                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  35256691000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     6.362473                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4       422552                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     30423744                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3       422040                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      3376320                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     6.362519                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2       422553                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      3380424                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2       422042                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     30387024                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     6.362498                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2       422553                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      3380424                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2       422041                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     30386952                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4       422552                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     30423744                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3       422040                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      3376320                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.023956                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8841.712570                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.012010                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2001.762304                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.011986                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.067590                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  35256691000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     6.362514                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2       422553                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      3380424                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2       422041                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     30386952                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     6.362482                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4       422552                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     30423744                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3       422040                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      3376320                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  35256691000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  35256691000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  35256691000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         20611664                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388856                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        6                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388837                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                  225                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined               116                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   5                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            20611435                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.406999                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.989456                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  16504203     80.07%     80.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2010176      9.75%     89.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    873714      4.24%     94.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    436947      2.12%     96.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    611632      2.97%     99.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    174727      0.85%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        25      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         9      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         2      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              20611435                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      17     94.44%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     94.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      1      5.56%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            9      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340196     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048608     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite           24      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388837                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.406995                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  18                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000002                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 37389134                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8389087                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388807                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388846                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                            15                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                             21                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388862                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048607                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                          30                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         6                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect              15                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                       16                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388823                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048607                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                        21                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048627                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048608                       # Number of branches executed (Count)
system.cpu.numStoreInsts                           20                       # Number of stores executed (Count)
system.cpu.numRate                           0.406994                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388815                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388807                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6990489                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       8301215                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.406993                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.842104                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                               9                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             229                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               4.914193                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          4.914193                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.203492                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.203492                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388860                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340177                       # Number of integer regfile writes (Count)
system.cpu.ccRegfileReads                     5242907                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194350                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145852                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048607                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores            30                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048660                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048578                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                15                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048599                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048599                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            1.000000                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       7                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              41                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               41                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts             114                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                15                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     20611399                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.406990                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.757918                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        19562819     94.91%     94.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               1      0.00%     94.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     94.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               1      0.00%     94.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               0      0.00%     94.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     94.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     94.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     94.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048577      5.09%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     20611399                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349899                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              19212887                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        92                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048542                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                     15                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048587                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                8388901                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                429                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194494                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048660                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048606                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      20610991                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      30                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        57                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     6                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           20611435                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.407012                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.757956                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 19562759     94.91%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                       33      0.00%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        0      0.00%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        0      0.00%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        8      0.00%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        8      0.00%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        8      0.00%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        1      0.00%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048618      5.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             20611435                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.050877                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.203501                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           4                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                      28                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                     26                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      1                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             19.656704                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            34.753118                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 786305     74.99%     74.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               228488     21.79%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                14880      1.42%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  108      0.01%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   17      0.00%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 13      0.00%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                514      0.05%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                214      0.02%     98.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               5066      0.48%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                154      0.01%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               4713      0.45%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 43      0.00%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2692      0.26%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                124      0.01%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               2594      0.25%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  3      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                446      0.04%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                343      0.03%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1858      0.18%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048602                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                      20                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21021350000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      57                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  21021350000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  21021350000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                     15                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699418                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                18426435                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        87                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1485480                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388858                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                524367                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534540                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777670                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388901                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                      204                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388392                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         27951561                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777629                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples    524567.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000009412250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         16364                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         16365                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               775102                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              246345                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       262283                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      262284                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     262283                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    262284                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.18                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 262283                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                262284                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   262272                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      38                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     404                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   16356                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   16366                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   16370                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   16369                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   16365                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        16365                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.027131                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.026172                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.179619                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 9      0.05%      0.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             15942     97.42%     97.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               375      2.29%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                39      0.24%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          16365                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        16364                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.027011                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.025292                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.245482                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             16162     98.77%     98.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               164      1.00%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                38      0.23%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          16364                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 16786112                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              16786176                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               814398682.22187209                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               814401787.25987387                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    20611812000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       39293.00                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     16786112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     16785856                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 814398682.221872091293                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 814386262.069864988327                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       262283                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       262284                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1   7691530000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 510404334250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     29325.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1945998.74                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     16786112                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        16786112                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     16786176                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     16786176                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       262283                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           262283                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       262284                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          262284                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    814398682                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          814398682                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    814401787                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         814401787                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1628800469                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1628800469                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                262283                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               262279                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         16385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         24066                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          8194                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         16388                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         16386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        17024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         16387                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         16369                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         16383                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         24067                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          8194                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         16392                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         16388                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         16385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        16384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        17025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        16385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               2773723750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             1311415000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          7691530000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10575.31                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29325.31                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               243331                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              243698                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.77                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.92                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        37537                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   894.364920                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   795.885669                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   275.241207                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         1081      2.88%      2.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         1351      3.60%      6.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1359      3.62%     10.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          867      2.31%     12.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         1006      2.68%     15.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          858      2.29%     17.37% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         1001      2.67%     20.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         1303      3.47%     23.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        28711     76.49%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        37537                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               16786112                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            16785856                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               814.398682                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               814.386262                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    12.72                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.36                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.36                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  21021350000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        133118160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         70738800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       932948100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      682081740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1627566720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   6285187650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   2624623200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    12356264370                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    599.479225                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   6680942250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    688480000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  13246194750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        135095940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         71801400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       940487940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      687573180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1627566720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   6439315650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   2492622240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    12394463070                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    601.332482                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   6339158750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    688480000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  13584871750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  21021350000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.038036                       # Number of seconds simulated (Second)
simTicks                                  38035864000                       # Number of ticks simulated (Tick)
finalTick                                 74507097000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     71.42                       # Real time elapsed on the host (Second)
hostTickRate                                532577691                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9660556                       # Number of bytes of host memory used (Byte)
simInsts                                     15194012                       # Number of instructions simulated (Count)
simOps                                       29596444                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   212746                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     414408                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         3080692                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.002687                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.130605                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     3079436     99.96%     99.96% |         939      0.03%     99.99% |         296      0.01%    100.00% |           3      0.00%    100.00% |          14      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           3080692                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      3145820                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000081                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000045                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.014853                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     3145659     99.99%     99.99% |         114      0.00%    100.00% |          34      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      3145820                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      3145815                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       20.410669                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       3.346029                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      36.742442                       (Unspecified)
system.caches.m_latencyHistSeqr          |     3028817     96.28%     96.28% |       51521      1.64%     97.92% |       37357      1.19%     99.11% |       19062      0.61%     99.71% |        4985      0.16%     99.87% |        3358      0.11%     99.98% |          58      0.00%     99.98% |         500      0.02%    100.00% |         157      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        3145815                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2228088                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     2228088    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2228088                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples       917727                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    67.536535                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.805846                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    38.626510                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |      800729     87.25%     87.25% |       51521      5.61%     92.87% |       37357      4.07%     96.94% |       19062      2.08%     99.01% |        4985      0.54%     99.56% |        3358      0.37%     99.92% |          58      0.01%     99.93% |         500      0.05%     99.98% |         157      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total       917727                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      1541113                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.000158                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.028457                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     1541055    100.00%    100.00% |           0      0.00%    100.00% |          19      0.00%    100.00% |           0      0.00%    100.00% |          20      0.00%    100.00% |           0      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       1541113                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      1539579                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.005218                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.182508                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     1538362     99.92%     99.92% |         906      0.06%     99.98% |         290      0.02%    100.00% |           3      0.00%    100.00% |          14      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       1539579                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         3618301      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        266437      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         269313      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data          964337      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement       963828      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack       963826      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load        934859      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         5154      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        24327      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2683442      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       261283      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       244986      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement       963828      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack       963826      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data       940010      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        24327      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX        964339      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX        963828      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data       964338      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack       963826      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX       964339      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX       963828      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data       964338      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack       963826      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples       917727                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    67.536535                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.805846                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    38.626510                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |      800729     87.25%     87.25% |       51521      5.61%     92.87% |       37357      4.07%     96.94% |       19062      2.08%     99.01% |        4985      0.54%     99.56% |        3358      0.37%     99.92% |          58      0.01%     99.93% |         500      0.05%     99.98% |         157      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total       917727                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      1541110                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      3145737                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    20.410361                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     3.345997                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    36.741913                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     3028762     96.28%     96.28% |       51500      1.64%     97.92% |       37356      1.19%     99.11% |       19062      0.61%     99.71% |        4985      0.16%     99.87% |        3357      0.11%     99.98% |          58      0.00%     99.98% |         500      0.02%    100.00% |         157      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      3145737                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2228038                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     2228038    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2228038                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples       917699                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    67.535859                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    62.805321                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    38.625857                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |      800724     87.25%     87.25% |       51500      5.61%     92.87% |       37356      4.07%     96.94% |       19062      2.08%     99.01% |        4985      0.54%     99.56% |        3357      0.37%     99.92% |          58      0.01%     99.93% |         500      0.05%     99.98% |         157      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total       917699                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean           56                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean    19.065334                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    48.072861                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev          nan                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            1                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    83.500000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    83.246622                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev     9.192388                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples           75                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    31.920000                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     4.618189                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    53.181931                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |          54     72.00%     72.00% |          19     25.33%     97.33% |           1      1.33%     98.67% |           0      0.00%     98.67% |           0      0.00%     98.67% |           1      1.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total           75                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           49                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           49                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    90.192308                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    82.555371                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    54.465416                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |           5     19.23%     19.23% |          19     73.08%     92.31% |           1      3.85%     96.15% |           0      0.00%     96.15% |           0      0.00%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total           26                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples       917699                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    67.535859                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    62.805321                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    38.625857                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |      800724     87.25%     87.25% |       51500      5.61%     92.87% |       37356      4.07%     96.94% |       19062      2.08%     99.01% |        4985      0.54%     99.56% |        3357      0.37%     99.92% |          58      0.01%     99.93% |         500      0.05%     99.98% |         157      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total       917699                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    83.500000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    83.246622                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev     9.192388                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           26                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    90.192308                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    82.555371                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    54.465416                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |           5     19.23%     19.23% |          19     73.08%     92.31% |           1      3.85%     96.15% |           0      0.00%     96.15% |           0      0.00%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           26                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      1928163                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.001576                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.100449                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3      1927705     99.98%     99.98% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          343      0.02%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          107      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            5      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      1928163                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      3189711                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses       964340                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      4154051                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.012936                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5000.504865                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.055787                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.065578                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  74507097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.051758                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999919                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.012943                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.030145                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.012936                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.874173                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  74507097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.025879                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9809.037238                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.025879                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.002309                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.012943                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999074                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.029417                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999087                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       1928679                       (Unspecified)
system.caches.network.msg_byte.Control       15429432                       (Unspecified)
system.caches.network.msg_count.Data          1927656                       (Unspecified)
system.caches.network.msg_byte.Data         138791232                       (Unspecified)
system.caches.network.msg_count.Response_Data      1928674                       (Unspecified)
system.caches.network.msg_byte.Response_Data    138864528                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      1927652                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     15421216                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.027572                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7779.468767                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.013786                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.007730                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.013786                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  39250406000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     6.893065                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2       964340                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2      7714720                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2       963828                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2     69395616                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4       964337                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4     69432264                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3       963826                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3      7710608                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.012936                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4000.630799                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.012943                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.031178                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.077986                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6809.037695                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  74507097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     6.893044                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4       964337                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4     69432264                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3       963826                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3      7710608                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     6.893086                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2       964340                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2      7714720                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2       963828                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2     69395616                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     6.893066                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2       964339                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2      7714712                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2       963828                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2     69395616                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4       964337                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4     69432264                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3       963826                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3      7710608                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.025879                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8809.037399                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.012956                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.882587                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.012944                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.033165                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  74507097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     6.893084                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2       964339                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2      7714712                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2       963828                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2     69395616                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     6.893048                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4       964337                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4     69432264                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3       963826                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3      7710608                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  74507097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  74507097000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  74507097000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         38035864                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388629                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388660                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   33                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                15                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            38034977                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.220551                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.675873                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  32966870     86.68%     86.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3320524      8.73%     95.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    698990      1.84%     97.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    524292      1.38%     98.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    524259      1.38%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                        14      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        22      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         6      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 7                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              38034977                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      20    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           12      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340044     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048593     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite            7      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388660                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.220546                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  20                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000002                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 54812312                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388656                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388656                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         6                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                2                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388665                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            3                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             4                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              3                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388630                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048584                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                           9                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               3                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        4                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388660                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048594                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         1                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048601                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048584                       # Number of branches executed (Count)
system.cpu.numStoreInsts                            7                       # Number of stores executed (Count)
system.cpu.numRate                           0.220546                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388659                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388658                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6640970                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7864322                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.220546                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.844443                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              19                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             887                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               9.068437                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          9.068437                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.110273                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.110273                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388711                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340053                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                           4                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          2                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242862                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194297                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145765                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048584                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores             9                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048580                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048566                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 4                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048566                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048565                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999999                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               6                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                5                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts              12                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 4                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     38034970                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.220550                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.309870                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        36986391     97.24%     97.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               0      0.00%     97.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     97.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               0      0.00%     97.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               1      0.00%     97.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     97.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     97.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     97.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048577      2.76%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     38034970                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349891                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              36636496                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        42                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048544                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      4                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048561                       # Number of times decode resolved a branch (Count)
system.cpu.decode.decodedInsts                8388612                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                400                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194323                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048580                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048570                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      38034573                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                       8                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        20                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     3                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           38034977                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.220551                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.309870                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 36986387     97.24%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        4      0.00%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        2      0.00%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        3      0.00%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        3      0.00%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        2      0.00%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        1      0.00%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        1      0.00%     97.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048574      2.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             38034977                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.027568                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.110273                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           6                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       5                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      0                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             36.273800                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            43.098366                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 524231     49.99%     49.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               457253     43.61%     93.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                29831      2.84%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   90      0.01%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   47      0.00%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 62      0.01%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                870      0.08%     96.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                106      0.01%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              10154      0.97%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 61      0.01%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               8721      0.83%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 83      0.01%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               5972      0.57%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                199      0.02%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               5999      0.57%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 11      0.00%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1167      0.11%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             3718      0.35%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048594                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       7                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      4166                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39250406000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      20                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39250406000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  39250406000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      4                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699402                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                35762697                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        43                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1572831                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388615                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                699063                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534283                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777235                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388658                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       29                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388352                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         45375030                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777266                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   1048737.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000008240500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         32729                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         32729                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1548954                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              492457                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       524368                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      524369                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     524368                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    524369                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.24                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 524368                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                524369                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   524348                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     348                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   33078                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   32731                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   32728                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   32728                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   32731                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   32729                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   32729                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   32730                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   32730                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   32729                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   32729                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   32729                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   32730                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   32730                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   32729                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   32729                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        32729                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.021571                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.020933                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.145910                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             32025     97.85%     97.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               703      2.15%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::19                 1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          32729                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        32729                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.021479                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.020258                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.205633                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             32374     98.92%     98.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 7      0.02%     98.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               348      1.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          32729                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 33559552                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              33559616                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               882313387.17585063                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               882315069.79833555                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    38035923000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       36268.31                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     33559552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     33559488                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 882313387.175850629807                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 882311704.553365707397                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1       524368                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1       524369                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  15348930000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 941807344750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     29271.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1796077.47                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     33559488                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        33559488                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     33559616                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     33559616                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1       524367                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           524367                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1       524369                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          524369                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    882311705                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          882311705                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    882315070                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         882315070                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1764626774                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1764626774                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                524368                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               524367                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         32770                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         32771                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         32828                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         32775                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         32772                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         32771                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         32763                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         32766                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         32771                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         32834                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         32776                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         32770                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        32768                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        32769                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               5517030000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             2621840000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         15348930000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10521.29                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29271.29                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               487320                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              487350                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.93                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.94                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        74061                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   906.261811                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   825.861091                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   255.422622                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         1484      2.00%      2.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         2233      3.02%      5.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1859      2.51%      7.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         2263      3.06%     10.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         2472      3.34%     13.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         2209      2.98%     16.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         2042      2.76%     19.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         2067      2.79%     22.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        57432     77.55%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        74061                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               33559552                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            33559488                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               882.313387                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               882.311705                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    13.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.89                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.89                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.94                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39250406000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        264865440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        140760345                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      1872250800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     1368772740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 3002516400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  11575102290                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   4858369440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    23082637455                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    606.865075                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  12368631250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1270100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  24397268750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        263972940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        140301150                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1871758140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1368423000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 3002516400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  11570550270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   4862150400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    23079672300                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    606.787118                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  12376945000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1270100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  24388983250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  39250406000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.072832                       # Number of seconds simulated (Second)
simTicks                                  72832083000                       # Number of ticks simulated (Tick)
finalTick                                151877259000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    122.22                       # Real time elapsed on the host (Second)
hostTickRate                                595927809                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9666700                       # Number of bytes of host memory used (Byte)
simInsts                                     19798098                       # Number of instructions simulated (Count)
simOps                                       38541047                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   161992                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     315351                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples         7239035                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.001590                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.100504                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |     7237291     99.98%     99.98% |        1306      0.02%     99.99% |         409      0.01%    100.00% |           4      0.00%    100.00% |          19      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total           7239035                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      4194437                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000094                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000052                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.015540                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     4194200     99.99%     99.99% |         143      0.00%    100.00% |          68      0.00%    100.00% |          12      0.00%    100.00% |           5      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      4194437                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      4194430                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       32.172686                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       6.965311                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      42.164675                       (Unspecified)
system.caches.m_latencyHistSeqr          |     3940293     93.94%     93.94% |      114085      2.72%     96.66% |       77757      1.85%     98.51% |       43883      1.05%     99.56% |       10916      0.26%     99.82% |        6609      0.16%     99.98% |          67      0.00%     99.98% |         611      0.01%    100.00% |         209      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        4194430                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2228109                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     2228109    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2228109                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      1966321                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    67.495577                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.821262                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    37.994743                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     1712184     87.08%     87.08% |      114085      5.80%     92.88% |       77757      3.95%     96.83% |       43883      2.23%     99.06% |       10916      0.56%     99.62% |        6609      0.34%     99.95% |          67      0.00%     99.96% |         611      0.03%     99.99% |         209      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      1966321                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      3620539                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.000093                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.021694                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     3620458    100.00%    100.00% |           0      0.00%    100.00% |          28      0.00%    100.00% |           0      0.00%    100.00% |          27      0.00%    100.00% |           0      0.00%    100.00% |          18      0.00%    100.00% |           0      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       3620539                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      3618496                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.003088                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.140472                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     3616805     99.95%     99.95% |        1261      0.03%     99.99% |         401      0.01%    100.00% |           4      0.00%    100.00% |          19      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       3618496                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         4670724      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        269245      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         337872      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         2079426      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      2078917      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      2078917      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       1983662      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         5842      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        89925      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2687062      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       263403      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       247947      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      2078917      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      2078917      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      1989501      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        89925      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       2079429      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       2078917      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      2079426      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      2078917      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      2079429      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      2078917      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      2079426      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      2078917      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      1966321                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    67.495577                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.821262                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    37.994743                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     1712184     87.08%     87.08% |      114085      5.80%     92.88% |       77757      3.95%     96.83% |       43883      2.23%     99.06% |       10916      0.56%     99.62% |        6609      0.34%     99.95% |          67      0.00%     99.96% |         611      0.03%     99.99% |         209      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      1966321                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      3620535                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      4194322                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    32.172427                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     6.965286                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    42.164306                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     3940222     93.94%     93.94% |      114054      2.72%     96.66% |       77752      1.85%     98.51% |       43883      1.05%     99.56% |       10916      0.26%     99.82% |        6608      0.16%     99.98% |          67      0.00%     99.98% |         611      0.01%    100.00% |         209      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      4194322                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2228052                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     2228052    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2228052                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      1966270                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    67.495037                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    62.820837                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    37.994375                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     1712170     87.08%     87.08% |      114054      5.80%     92.88% |       77752      3.95%     96.83% |       43883      2.23%     99.06% |       10916      0.56%     99.62% |        6608      0.34%     99.95% |          67      0.00%     99.96% |         611      0.03%     99.99% |         209      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      1966270                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            4                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    42.250000                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     9.123959                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    47.926158                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           2     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            4                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    83.500000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    83.246622                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev     9.192388                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          104                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    42.221154                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     7.949941                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    54.394988                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |          69     66.35%     66.35% |          29     27.88%     94.23% |           5      4.81%     99.04% |           0      0.00%     99.04% |           0      0.00%     99.04% |           1      0.96%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          104                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           55                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |          55    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           55                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples           49                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    88.489796                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    81.466022                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    47.082429                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |          14     28.57%     28.57% |          29     59.18%     87.76% |           5     10.20%     97.96% |           0      0.00%     97.96% |           0      0.00%     97.96% |           1      2.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total           49                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      1966270                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    67.495037                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    62.820837                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    37.994375                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     1712170     87.08%     87.08% |      114054      5.80%     92.88% |       77752      3.95%     96.83% |       43883      2.23%     99.06% |       10916      0.56%     99.62% |        6608      0.34%     99.95% |          67      0.00%     99.96% |         611      0.03%     99.99% |         209      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      1966270                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    83.500000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    83.246622                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev     9.192388                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           49                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    88.489796                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    81.466022                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    47.082429                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |          14     28.57%     28.57% |          29     59.18%     87.76% |           5     10.20%     97.96% |           0      0.00%     97.96% |           0      0.00%     97.96% |           1      2.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           49                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      4158343                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.000777                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.070325                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3      4157855     99.99%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          367      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          113      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            5      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      4158343                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      3198412                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      2079429                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      5277841                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.013688                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5000.273708                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.034767                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.032171                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 151877259000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.054759                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999960                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.013691                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.014788                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.013688                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.938273                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 151877259000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.027380                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9788.965661                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.027380                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.001132                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.013691                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999546                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.031101                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999552                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       4158858                       (Unspecified)
system.caches.network.msg_byte.Control       33270864                       (Unspecified)
system.caches.network.msg_count.Data          4157834                       (Unspecified)
system.caches.network.msg_byte.Data         299364048                       (Unspecified)
system.caches.network.msg_count.Response_Data      4158852                       (Unspecified)
system.caches.network.msg_byte.Response_Data    299437344                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      4157834                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     33262672                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.028795                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7769.654288                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014397                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.001222                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014397                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  77370162000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.198721                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      2079429                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     16635432                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      2078917                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    149682024                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      2079426                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    149718672                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      2078917                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     16631336                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.013688                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4000.335488                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.013691                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.015295                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.082315                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6788.965937                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 151877259000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.198711                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      2079426                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    149718672                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      2078917                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     16631336                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.198730                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      2079429                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     16635432                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      2078917                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    149682024                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.198721                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      2079429                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     16635432                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      2078917                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    149682024                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      2079426                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    149718672                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      2078917                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     16631336                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.027380                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8788.965766                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.013698                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.459009                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.013692                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.016270                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 151877259000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.198730                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      2079429                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     16635432                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      2078917                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    149682024                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.198711                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      2079426                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    149718672                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      2078917                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     16631336                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 151877259000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 151877259000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 151877259000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         72832083                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388670                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388704                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   28                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.numIssuedDist::samples            72830910                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.115181                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.476136                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  67238574     92.32%     92.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4194203      5.76%     98.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    349538      0.48%     98.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    699028      0.96%     99.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    349529      0.48%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         7      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        27      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         4      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 7                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              72830910                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      26    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           19      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340070     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048600     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite            7      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388704                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.115179                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  26                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000003                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 89608335                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388692                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388698                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        14                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                7                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388704                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            7                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             5                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              1                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388671                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048590                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                           9                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               4                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        5                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388708                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048600                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         1                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048608                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048591                       # Number of branches executed (Count)
system.cpu.numStoreInsts                            8                       # Number of stores executed (Count)
system.cpu.numRate                           0.115179                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388706                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388705                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6291515                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7340132                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.115179                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.857139                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              37                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1173                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              17.364484                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         17.364484                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.057589                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.057589                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388756                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340081                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          11                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          6                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242868                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194301                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145790                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048590                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores             9                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048601                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048570                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 6                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048568                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048567                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999999                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              21                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               18                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts               4                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 5                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     72830904                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.115179                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.952979                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        71782325     98.56%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               0      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               0      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               1      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048577      1.44%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     72830904                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349769                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              71432544                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        44                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048548                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      5                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048564                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388662                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                679                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194387                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048601                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048574                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      72830225                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      12                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        31                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     3                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           72830910                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.115181                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.952984                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 71782299     98.56%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        6      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        3      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        6      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        6      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        4      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        3      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        1      0.00%     98.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048582      1.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             72830910                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014398                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.057590                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           6                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       4                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      0                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             69.458028                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            37.433801                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                     18      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               911444     86.92%     86.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                62377      5.95%     92.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   36      0.00%     92.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   35      0.00%     92.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  1      0.00%     92.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 94      0.01%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  1      0.00%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                195      0.02%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 24      0.00%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              21814      2.08%     94.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 31      0.00%     94.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              18232      1.74%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 93      0.01%     96.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              12016      1.15%     97.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 56      0.01%     97.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              12756      1.22%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  5      0.00%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2529      0.24%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             6820      0.65%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048600                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       8                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     16423                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77370162000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      31                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77370162000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  77370162000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      5                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699286                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                70383993                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        46                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1747580                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388656                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1048552                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534315                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777315                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388694                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       19                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388392                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         80170956                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777298                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   2097194.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000007504500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         65519                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         65519                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3098329                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              983410                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048597                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1048597                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1048597                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1048597                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.34                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1048597                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1048597                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1048559                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       26                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       11                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   65642                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   65686                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   65519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   65521                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   65519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   65520                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   65521                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   65520                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   65519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   65518                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   65518                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   65518                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   65519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   65519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   65519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   65519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        65519                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.004533                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.004397                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.067402                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             65220     99.54%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               298      0.45%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          65519                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        65519                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.004533                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.004398                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.067176                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             65222     99.55%     99.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               297      0.45%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          65519                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 67110208                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              67110208                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               921437438.49808598                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               921437438.49808598                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    72832157000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       34728.38                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     67110208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     67110464                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 921437438.498085975647                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 921440953.432568907738                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1048597                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1048597                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  30607959000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1814655557000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     29189.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1730555.74                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     67110016                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        67110016                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     67110208                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     67110208                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1048594                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048594                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1048597                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1048597                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    921434802                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          921434802                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    921437438                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         921437438                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1842872241                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1842872241                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1048597                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1048601                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65527                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         65544                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              10946765250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5242985000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         30607959000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10439.44                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29189.44                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               975073                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              974835                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.97                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       147287                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   911.284445                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   840.032018                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   246.680072                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         2032      1.38%      1.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         4111      2.79%      4.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         4221      2.87%      7.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         4681      3.18%     10.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4616      3.13%     13.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4429      3.01%     16.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4695      3.19%     19.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         3605      2.45%     21.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       114897     78.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       147287                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               67110208                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            67110464                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               921.437438                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               921.440953                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.40                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.20                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.20                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.98                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  77370162000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        526475040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        279801555                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3744365940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2737550700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5749342560.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  22138942500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   9326764800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    44503243095                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    611.038999                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  23739123750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2432040000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  46664439250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        525396900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        279236100                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3743544840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2736814680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5749342560.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  22054205160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   9396588480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    44485128720                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    610.790285                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  23918102250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2432040000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  46484624750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  77370162000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.072251                       # Number of seconds simulated (Second)
simTicks                                  72251282000                       # Number of ticks simulated (Tick)
finalTick                                233073321000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    121.67                       # Real time elapsed on the host (Second)
hostTickRate                                593812911                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9678988                       # Number of bytes of host memory used (Byte)
simInsts                                     24795862                       # Number of instructions simulated (Count)
simOps                                       48010682                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   203790                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     394586                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        13758546                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.001088                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.083200                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    13756281     99.98%     99.98% |        1698      0.01%    100.00% |         528      0.00%    100.00% |           6      0.00%    100.00% |          25      0.00%    100.00% |           4      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          13758546                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      5243058                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000102                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000057                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.015734                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     5242737     99.99%     99.99% |         183      0.00%    100.00% |         101      0.00%    100.00% |          21      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      5243058                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      5243051                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       39.119109                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean      10.806364                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      43.331153                       (Unspecified)
system.caches.m_latencyHistSeqr          |     4851001     92.52%     92.52% |      177939      3.39%     95.92% |      124562      2.38%     98.29% |       61871      1.18%     99.47% |       16325      0.31%     99.78% |       10031      0.19%     99.97% |         105      0.00%     99.98% |         967      0.02%    100.00% |         250      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        5243051                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2228134                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     2228134    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2228134                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      3014917                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    67.290526                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.748975                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    37.385793                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     2622867     87.00%     87.00% |      177939      5.90%     92.90% |      124562      4.13%     97.03% |       61871      2.05%     99.08% |       16325      0.54%     99.62% |       10031      0.33%     99.96% |         105      0.00%     99.96% |         967      0.03%     99.99% |         250      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      3014917                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples      6880550                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.000063                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.017783                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |     6880445    100.00%    100.00% |           0      0.00%    100.00% |          37      0.00%    100.00% |           0      0.00%    100.00% |          35      0.00%    100.00% |           0      0.00%    100.00% |          23      0.00%    100.00% |           0      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total       6880550                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples      6877996                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.002113                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.116312                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |     6875799     99.97%     99.97% |        1640      0.02%     99.99% |         518      0.01%    100.00% |           6      0.00%    100.00% |          25      0.00%    100.00% |           4      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total       6877996                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         5723089      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        271989      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         471979      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         3260011      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      3259500      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      3259500      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       3032454      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         6500      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       221058      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2690635      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       265489      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       250921      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      3259500      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      3259500      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      3038953      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       221058      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       3260012      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       3259500      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      3260011      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      3259500      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      3260012      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      3259500      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      3260011      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      3259500      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      3014917                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    67.290526                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.748975                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    37.385793                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     2622867     87.00%     87.00% |      177939      5.90%     92.90% |      124562      4.13%     97.03% |       61871      2.05%     99.08% |       16325      0.54%     99.62% |       10031      0.33%     99.96% |         105      0.00%     99.96% |         967      0.03%     99.99% |         250      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      3014917                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr      6880545                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      5242914                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    39.118888                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    10.806373                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    43.330839                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     4850916     92.52%     92.52% |      177896      3.39%     95.92% |      124554      2.38%     98.29% |       61871      1.18%     99.47% |       16325      0.31%     99.78% |       10030      0.19%     99.97% |         105      0.00%     99.98% |         967      0.02%    100.00% |         250      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      5242914                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2228070                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     2228070    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2228070                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      3014844                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    67.290015                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    62.748566                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    37.385527                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     2622846     87.00%     87.00% |      177896      5.90%     92.90% |      124554      4.13%     97.03% |       61871      2.05%     99.08% |       16325      0.54%     99.62% |       10030      0.33%     99.96% |         105      0.00%     99.96% |         967      0.03%     99.99% |         250      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      3014844                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            5                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean           34                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     5.863361                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    45.420260                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           3     60.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            5                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            3                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            3                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    83.500000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    83.246622                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev     9.192388                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          132                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    48.098485                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    10.710439                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    53.916653                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |          82     62.12%     62.12% |          41     31.06%     93.18% |           8      6.06%     99.24% |           0      0.00%     99.24% |           0      0.00%     99.24% |           1      0.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          132                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           61                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |          61    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           61                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples           71                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    88.563380                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    82.143140                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    42.969668                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |          21     29.58%     29.58% |          41     57.75%     87.32% |           8     11.27%     98.59% |           0      0.00%     98.59% |           0      0.00%     98.59% |           1      1.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total           71                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      3014844                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    67.290015                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    62.748566                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    37.385527                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     2622846     87.00%     87.00% |      177896      5.90%     92.90% |      124554      4.13%     97.03% |       61871      2.05%     99.08% |       16325      0.54%     99.62% |       10030      0.33%     99.96% |         105      0.00%     99.96% |         967      0.03%     99.99% |         250      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      3014844                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    83.500000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    83.246622                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev     9.192388                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           71                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    88.563380                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    82.143140                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    42.969668                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |          21     29.58%     29.58% |          41     57.75%     87.32% |           8     11.27%     98.59% |           0      0.00%     98.59% |           0      0.00%     98.59% |           1      1.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           71                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      6519511                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.000530                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.058241                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3      6518990     99.99%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          392      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          119      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15            2      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            6      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      6519511                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      3207045                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      3260012                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      6467057                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.013985                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5000.197419                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.027757                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.020963                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 233073321000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.055944                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999974                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.013987                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.009911                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.013985                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.959777                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 233073321000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.027972                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9781.510635                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.027972                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.000738                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.013987                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999704                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.031782                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999708                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       6520024                       (Unspecified)
system.caches.network.msg_byte.Control       52160192                       (Unspecified)
system.caches.network.msg_count.Data          6519000                       (Unspecified)
system.caches.network.msg_byte.Data         469368000                       (Unspecified)
system.caches.network.msg_count.Response_Data      6520022                       (Unspecified)
system.caches.network.msg_byte.Response_Data    469441584                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      6519000                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     52152000                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.029026                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7767.796411                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014513                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014513                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  81196062000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.256595                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      3260012                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     26080096                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      3259500                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    234684000                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      3260011                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    234720792                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      3259500                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     26076000                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.013985                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4000.237676                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.013987                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.010241                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.084033                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6781.510815                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 233073321000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.256592                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      3260011                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    234720792                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      3259500                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     26076000                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.256598                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      3260012                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     26080096                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      3259500                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    234684000                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.256595                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      3260012                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     26080096                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      3259500                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    234684000                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      3260011                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    234720792                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      3259500                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     26076000                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.027972                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8781.510703                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.013992                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.318166                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.013987                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.010876                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 233073321000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.256598                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      3260012                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     26080096                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      3259500                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    234684000                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.256592                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      3260011                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    234720792                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      3259500                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     26076000                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 233073321000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 233073321000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 233073321000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         72251282                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388671                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388713                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                   18                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined                 5                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            72250035                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.116107                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.477935                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  66657691     92.26%     92.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4194211      5.81%     98.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    349538      0.48%     98.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    699030      0.97%     99.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    349526      0.48%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         7      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        27      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         5      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 7                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              72250035                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      26    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           12      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340087     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048598     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388713                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.116105                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  26                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000003                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 89027479                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388683                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388710                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        14                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                7                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388720                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            7                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             5                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              0                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388672                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048588                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                           9                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               4                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        5                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388718                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048599                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         1                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048608                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048594                       # Number of branches executed (Count)
system.cpu.numStoreInsts                            9                       # Number of stores executed (Count)
system.cpu.numRate                           0.116105                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388718                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388717                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6291528                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7340157                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.116105                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.857138                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              36                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1247                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              17.226011                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         17.226011                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.058052                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.058052                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388785                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340096                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          11                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          6                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242902                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194315                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145794                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048588                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores             9                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048597                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048572                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 6                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048570                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048568                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999998                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              14                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  4                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               10                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts               4                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 5                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     72250030                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.116105                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.956746                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        71201451     98.55%     98.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               0      0.00%     98.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               0      0.00%     98.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               1      0.00%     98.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     98.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048577      1.45%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     72250030                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349898                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              70851539                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        44                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048549                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      5                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048565                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388663                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                684                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194370                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048597                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048576                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      72249345                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      12                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        30                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     3                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           72250035                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.116107                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.956750                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 71201428     98.55%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        6      0.00%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        3      0.00%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        5      0.00%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        5      0.00%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        4      0.00%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        2      0.00%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        2      0.00%     98.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048580      1.45%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             72250035                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014513                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.058053                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           6                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       1                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      0                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             68.904134                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            36.213922                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                     18      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               910674     86.85%     86.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                63482      6.05%     92.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   38      0.00%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  188      0.02%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                121      0.01%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  1      0.00%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              10610      1.01%     93.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1996      0.19%     94.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              21745      2.07%     96.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1028      0.10%     96.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              11374      1.08%     97.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 44      0.00%     97.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               8846      0.84%     98.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 51      0.00%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               9075      0.87%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 20      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 19      0.00%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2511      0.24%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             6736      0.64%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048599                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       9                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     32792                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81196062000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      30                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81196062000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  81196062000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      5                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699413                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                69802989                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        50                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1747578                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388657                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1048550                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534329                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777332                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388702                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       20                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388372                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         79590082                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777298                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   2097194.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000012161500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         65515                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         65515                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3097589                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              983943                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048597                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1048597                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1048597                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1048597                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.23                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1048597                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1048597                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1048553                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       30                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   65633                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   65743                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   65517                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   65515                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   65517                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   65516                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   65516                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   65516                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   65516                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   65517                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   65516                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   65515                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   65515                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   65515                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   65515                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   65515                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        65515                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.005342                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.005183                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.072896                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             65165     99.47%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               350      0.53%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          65515                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        65515                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.005342                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.005183                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.072896                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             65165     99.47%     99.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               350      0.53%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          65515                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 67110208                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              67110208                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               928844529.01472390                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               928844529.01472390                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    72251351000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       34451.44                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     67110208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     67109760                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 928844529.014723896980                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 928838328.432705163956                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1048597                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1048597                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  30023873750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1791387415500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     28632.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1708365.96                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     67110208                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        67110208                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     67110208                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     67110208                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1048597                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048597                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1048597                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1048597                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    928844529                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          928844529                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    928844529                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         928844529                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1857689058                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1857689058                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1048597                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1048590                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65527                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         65529                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         65534                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         65545                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              10362680000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5242985000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         30023873750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9882.42                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28632.42                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               974303                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              973961                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.91                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.88                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       148922                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   901.284699                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   824.152191                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   256.237417                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         2205      1.48%      1.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         4806      3.23%      4.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         4805      3.23%      7.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         4330      2.91%     10.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         5797      3.89%     14.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4258      2.86%     17.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4928      3.31%     20.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         4528      3.04%     23.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       113265     76.06%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       148922                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               67110208                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            67109760                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               928.844529                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               928.838328                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.51                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.26                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.26                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.90                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  81196062000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        532515480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        283012125                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3744066060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2737326240                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5703244560.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  24927359130                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   6754782240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    44682305835                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    618.429246                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  17164928500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2412540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  52677318500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        531273120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        282359385                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3743544840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2736814680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5703244560.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  24963007500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   6724152000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    44684396085                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    618.458176                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  17087375000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2412540000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  52754335000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  81196062000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.071094                       # Number of seconds simulated (Second)
simTicks                                  71093592000                       # Number of ticks simulated (Tick)
finalTick                                321750900000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    120.72                       # Real time elapsed on the host (Second)
hostTickRate                                588915140                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9704588                       # Number of bytes of host memory used (Byte)
simInsts                                     30580989                       # Number of instructions simulated (Count)
simOps                                       58530352                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   253322                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     484845                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        22901283                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.000812                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.071923                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    22898469     99.99%     99.99% |        2111      0.01%    100.00% |         654      0.00%    100.00% |           8      0.00%    100.00% |          31      0.00%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          22901283                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      6291677                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000109                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000060                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.016204                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     6291275     99.99%     99.99% |         214      0.00%    100.00% |         137      0.00%    100.00% |          30      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      6291677                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      6291670                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       43.566025                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean      14.464580                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      42.985108                       (Unspecified)
system.caches.m_latencyHistSeqr          |     5767134     91.66%     91.66% |      236835      3.76%     95.43% |      189011      3.00%     98.43% |       61882      0.98%     99.41% |       21245      0.34%     99.75% |       13597      0.22%     99.97% |         224      0.00%     99.97% |        1473      0.02%    100.00% |         269      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        6291670                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2228158                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     2228158    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2228158                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      4063512                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    66.906385                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.595031                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    36.367656                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     3538976     87.09%     87.09% |      236835      5.83%     92.92% |      189011      4.65%     97.57% |       61882      1.52%     99.09% |       21245      0.52%     99.62% |       13597      0.33%     99.95% |         224      0.01%     99.96% |        1473      0.04%     99.99% |         269      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      4063512                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples     11452174                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.000046                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.015206                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |    11452045    100.00%    100.00% |           0      0.00%    100.00% |          46      0.00%    100.00% |           0      0.00%    100.00% |          43      0.00%    100.00% |           0      0.00%    100.00% |          28      0.00%    100.00% |           0      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      11452174                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples     11449109                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.001578                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.100572                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |    11446378     99.98%     99.98% |        2040      0.02%     99.99% |         642      0.01%    100.00% |           8      0.00%    100.00% |          31      0.00%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      11449109                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         6775458      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        274788      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store         737167      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         4571624      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      4571113      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      4571113      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       4081242      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         7119      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store       483264      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2694216      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       267669      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       253903      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      4571113      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      4571113      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      4088360      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data       483264      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       4571625      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       4571113      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      4571625      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      4571113      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      4571625      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      4571113      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      4571625      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      4571113      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      4063512                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    66.906385                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.595031                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    36.367656                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     3538976     87.09%     87.09% |      236835      5.83%     92.92% |      189011      4.65%     97.57% |       61882      1.52%     99.09% |       21245      0.52%     99.62% |       13597      0.33%     99.95% |         224      0.01%     99.96% |        1473      0.04%     99.99% |         269      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      4063512                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     11452168                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      6291503                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    43.565854                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    14.464652                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    42.984808                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     5767035     91.66%     91.66% |      236779      3.76%     95.43% |      189001      3.00%     98.43% |       61881      0.98%     99.41% |       21245      0.34%     99.75% |       13596      0.22%     99.97% |         224      0.00%     99.97% |        1473      0.02%    100.00% |         269      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      6291503                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2228085                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     2228085    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2228085                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      4063418                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    66.905894                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    62.594637                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    36.367420                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     3538950     87.09%     87.09% |      236779      5.83%     92.92% |      189001      4.65%     97.57% |       61881      1.52%     99.09% |       21245      0.52%     99.62% |       13596      0.33%     99.95% |         224      0.01%     99.96% |        1473      0.04%     99.99% |         269      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      4063418                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            6                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    28.500000                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     4.366387                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    42.800701                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           4     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            6                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            4                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            4                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    83.500000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    83.246622                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev     9.192388                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          161                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    50.844720                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    12.421236                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    53.143739                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |          95     59.01%     59.01% |          54     33.54%     92.55% |          10      6.21%     98.76% |           1      0.62%     99.38% |           0      0.00%     99.38% |           1      0.62%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          161                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           69                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |          69    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           69                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples           92                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    88.228261                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    82.184220                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    40.853290                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |          26     28.26%     28.26% |          54     58.70%     86.96% |          10     10.87%     97.83% |           1      1.09%     98.91% |           0      0.00%     98.91% |           1      1.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total           92                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      4063418                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    66.905894                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    62.594637                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    36.367420                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     3538950     87.09%     87.09% |      236779      5.83%     92.92% |      189001      4.65%     97.57% |       61881      1.52%     99.09% |       21245      0.52%     99.62% |       13596      0.33%     99.95% |         224      0.01%     99.96% |        1473      0.04%     99.99% |         269      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      4063418                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    83.500000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    83.246622                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev     9.192388                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples           92                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    88.228261                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    82.184220                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    40.853290                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |          26     28.26%     28.26% |          54     58.70%     86.96% |          10     10.87%     97.83% |           1      1.09%     98.91% |           0      0.00%     98.91% |           1      1.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total           92                       (Unspecified)
system.caches.controllers0.delayHistogram::samples      9142737                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.000398                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.050398                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3      9142188     99.99%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          413      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          126      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15            2      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            6      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total      9142737                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      3215788                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      4571625                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      7787413                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.014207                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5000.151117                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.024212                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.016267                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 321750900000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.056831                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999981                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.014209                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.007179                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.014207                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.970863                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 321750900000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.028416                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9776.554210                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.028416                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.000535                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.014209                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999786                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.032271                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999789                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control       9143250                       (Unspecified)
system.caches.network.msg_byte.Control       73146000                       (Unspecified)
system.caches.network.msg_count.Data          9142226                       (Unspecified)
system.caches.network.msg_byte.Data         658240272                       (Unspecified)
system.caches.network.msg_count.Response_Data      9143249                       (Unspecified)
system.caches.network.msg_byte.Response_Data    658313928                       (Unspecified)
system.caches.network.msg_count.Writeback_Control      9142226                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     73137808                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.029499                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7764.014990                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014750                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.003531                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014750                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  88677579000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.374754                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      4571625                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     36573000                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      4571113                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    329120136                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      4571624                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    329156928                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      4571113                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     36568904                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.014207                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4000.180279                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.014209                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.007419                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.085333                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6776.554341                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 321750900000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.374751                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      4571624                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    329156928                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      4571113                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     36568904                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.374757                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      4571625                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     36573000                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      4571113                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    329120136                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.374755                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      4571625                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     36573000                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      4571113                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    329120136                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      4571625                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    329157000                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      4571113                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     36568904                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.028416                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8776.554260                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.014212                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.238585                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.014209                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.007879                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 321750900000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.374757                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      4571625                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     36573000                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      4571113                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    329120136                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.374753                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      4571625                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    329157000                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      4571113                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     36568904                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 321750900000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 321750900000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 321750900000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         71093592                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388662                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388704                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                    6                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.numIssuedDist::samples            71092486                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.117997                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.481578                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  65500149     92.13%     92.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4194203      5.90%     98.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    349543      0.49%     98.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    699026      0.98%     99.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    349526      0.49%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         7      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        27      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         4      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         1      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              71092486                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      26    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            8      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340082     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048598     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388704                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.117995                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  26                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000003                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 87869911                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388662                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388701                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        14                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                7                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388715                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            7                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             4                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              0                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388663                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048588                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                           9                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               3                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        4                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388708                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048598                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         1                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048607                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048593                       # Number of branches executed (Count)
system.cpu.numStoreInsts                            9                       # Number of stores executed (Count)
system.cpu.numRate                           0.117995                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388709                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388708                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6291530                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7340160                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.117995                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.857138                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              37                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1106                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              16.949997                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         16.949997                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.058997                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.058997                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388779                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340092                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          11                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          6                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242902                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194313                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145790                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048588                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores             9                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048595                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048572                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 5                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048573                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048569                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999996                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               9                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  5                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                4                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts               4                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 4                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     71092482                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.117996                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.964388                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        70043903     98.53%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               0      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               0      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               1      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.53% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048577      1.47%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     71092482                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349934                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              69693955                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        45                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048548                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      4                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048565                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388657                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                686                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194365                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048595                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048578                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      71091795                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      10                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        31                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     3                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           71092486                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.117997                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.964391                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 70043878     98.53%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        6      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        4      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        6      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        7      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        3      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        2      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        1      0.00%     98.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048579      1.47%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             71092486                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014750                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.058998                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           6                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       0                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      0                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             67.800076                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            33.243190                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                     18      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               916102     87.37%     87.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                58440      5.57%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   11      0.00%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  190      0.02%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  6      0.00%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                224      0.02%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              19476      1.86%     94.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               4344      0.41%     95.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              29243      2.79%     98.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2615      0.25%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               8753      0.83%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 15      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  8      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  2      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1736      0.17%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             7394      0.71%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              524                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048598                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       9                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     65551                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88677579000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      31                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88677579000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  88677579000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      4                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699449                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                68645409                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        50                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1747574                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388648                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1048546                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.renamedOperands            11534326                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777325                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388699                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                       12                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388360                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         78432534                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777288                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   2097192.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000020044500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         65512                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         65512                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3096923                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              984112                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048596                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1048596                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1048596                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1048596                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.14                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1048596                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1048596                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1048552                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       28                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       15                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   65666                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   65733                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   65529                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   65512                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   65512                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   65514                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   65513                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   65513                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   65513                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   65514                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   65513                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   65513                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   65513                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   65513                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   65513                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   65512                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        65512                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.006014                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.005819                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.080604                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                17      0.03%      0.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             65084     99.35%     99.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               411      0.63%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          65512                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        65512                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.006014                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.005835                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.077318                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             65118     99.40%     99.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               394      0.60%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          65512                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 67110144                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              67110144                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               943968958.55255139                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               943968958.55255139                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    71093649000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       33899.45                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     67110144                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     67109504                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 943968958.552551388741                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 943959956.334742546082                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1048596                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1048596                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  28871055750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1762550091500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     27533.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1680866.69                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     67110144                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        67110144                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     67110144                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     67110144                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1048596                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048596                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1048596                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1048596                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    943968959                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          943968959                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    943968959                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         943968959                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1887937917                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1887937917                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1048596                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1048586                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65522                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         65526                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         65532                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         65545                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               9209880750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5242980000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         28871055750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8783.06                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27533.06                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               974502                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              976479                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.93                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.12                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       146198                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   918.064105                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   846.757440                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   240.723645                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         2602      1.78%      1.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         3429      2.35%      4.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         3755      2.57%      6.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         3639      2.49%      9.18% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4149      2.84%     12.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4439      3.04%     15.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4473      3.06%     18.12% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         5982      4.09%     22.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       113730     77.79%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       146198                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               67110144                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            67109504                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               943.968959                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               943.959956                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.75                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.37                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.37                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                93.03                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  88677579000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        522233880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        277551120                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3743787600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2737049580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5611663200.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  26539588740                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   4951589280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    44383463400                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    624.296257                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  12472675250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2373800000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  56249141500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        521791200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        277319625                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3743537700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2736819900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5611663200.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  26562186390                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   4932564480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    44385882495                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    624.330284                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  12423055750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2373800000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  56298773750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  88677579000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.070915                       # Number of seconds simulated (Second)
simTicks                                  70915243000                       # Number of ticks simulated (Tick)
finalTick                                427671899000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    109.55                       # Real time elapsed on the host (Second)
hostTickRate                                647343749                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9754764                       # Number of bytes of host memory used (Byte)
simInsts                                     37941076                       # Number of instructions simulated (Count)
simOps                                       71150468                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   346341                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     649490                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples        35191549                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.000637                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.063682                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |    35188157     99.99%     99.99% |        2549      0.01%    100.00% |         784      0.00%    100.00% |          10      0.00%    100.00% |          37      0.00%    100.00% |           6      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          35191549                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples      7340299                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.000112                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.000061                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.016307                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |           0      0.00%      0.00% |     7339829     99.99%     99.99% |         235      0.00%    100.00% |         170      0.00%    100.00% |          41      0.00%    100.00% |          13      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      7340299                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples      7340293                       (Unspecified)
system.caches.m_latencyHistSeqr::mean       46.718110                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean      17.811882                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev      42.361466                       (Unspecified)
system.caches.m_latencyHistSeqr          |     6680748     91.01%     91.01% |      298042      4.06%     95.08% |      253704      3.46%     98.53% |       61883      0.84%     99.37% |       25290      0.34%     99.72% |       18346      0.25%     99.97% |         311      0.00%     99.97% |        1700      0.02%    100.00% |         269      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        7340293                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples      2228184                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean            1                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |           0      0.00%      0.00% |     2228184    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2228184                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples      5112109                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    66.644986                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    62.495555                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    35.616700                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |     4452564     87.10%     87.10% |      298042      5.83%     92.93% |      253704      4.96%     97.89% |       61883      1.21%     99.10% |       25290      0.49%     99.60% |       18346      0.36%     99.96% |         311      0.01%     99.96% |        1700      0.03%     99.99% |         269      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      5112109                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples     17597563                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.000036                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.013324                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |    17597409    100.00%    100.00% |           0      0.00%    100.00% |          56      0.00%    100.00% |           0      0.00%    100.00% |          51      0.00%    100.00% |           0      0.00%    100.00% |          33      0.00%    100.00% |           0      0.00%    100.00% |          14      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      17597563                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples     17593986                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.001239                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.089070                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |    17590692     99.98%     99.98% |        2465      0.01%    100.00% |         770      0.00%    100.00% |          10      0.00%    100.00% |          37      0.00%    100.00% |           6      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      17593986                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         7827856      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        277733      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        1264532      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         6145389      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      6144877      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      6144877      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       5130035      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         7739      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store      1007615      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2697821      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       269994      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       256917      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      6144877      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      6144877      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      5137774      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data      1007615      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       6145389      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       6144877      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      6145389      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      6144877      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      6145389      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      6144877      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      6145389      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      6144877      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      5112109                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    66.644986                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.495555                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    35.616700                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     4452564     87.10%     87.10% |      298042      5.83%     92.93% |      253704      4.96%     97.89% |       61883      1.21%     99.10% |       25290      0.49%     99.60% |       18346      0.36%     99.96% |         311      0.01%     99.96% |        1700      0.03%     99.99% |         269      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      5112109                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     17597556                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      7340092                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    46.717974                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    17.812034                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    42.361154                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     6680631     91.02%     91.02% |      297972      4.06%     95.08% |      253693      3.46%     98.53% |       61881      0.84%     99.37% |       25290      0.34%     99.72% |       18345      0.25%     99.97% |         311      0.00%     99.97% |        1700      0.02%    100.00% |         269      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      7340092                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2228100                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     2228100    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2228100                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      5111992                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    66.644495                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    62.495160                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    35.616470                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     4452531     87.10%     87.10% |      297972      5.83%     92.93% |      253693      4.96%     97.89% |       61881      1.21%     99.10% |       25290      0.49%     99.60% |       18345      0.36%     99.96% |         311      0.01%     99.96% |        1700      0.03%     99.99% |         269      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      5111992                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples            7                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean    24.571429                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     3.537335                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    40.430422                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |           5     71.43%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total            7                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples            5                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total            5                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    83.500000                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    83.246622                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev     9.192388                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples          194                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    52.695876                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean    13.665541                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    52.611345                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |         112     57.73%     57.73% |          68     35.05%     92.78% |          11      5.67%     98.45% |           2      1.03%     99.48% |           0      0.00%     99.48% |           1      0.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total          194                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples           79                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |          79    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total           79                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples          115                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    88.208696                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    82.366967                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    39.520924                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |          33     28.70%     28.70% |          68     59.13%     87.83% |          11      9.57%     97.39% |           2      1.74%     99.13% |           0      0.00%     99.13% |           1      0.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total          115                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      5111992                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    66.644495                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    62.495160                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    35.616470                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     4452531     87.10%     87.10% |      297972      5.83%     92.93% |      253693      4.96%     97.89% |       61881      1.21%     99.10% |       25290      0.49%     99.60% |       18345      0.36%     99.96% |         311      0.01%     99.96% |        1700      0.03%     99.99% |         269      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      5111992                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    83.500000                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    83.246622                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev     9.192388                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          115                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    88.208696                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    82.366967                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    39.520924                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |          33     28.70%     28.70% |          68     59.13%     87.83% |          11      9.57%     97.39% |           2      1.74%     99.13% |           0      0.00%     99.13% |           1      0.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          115                       (Unspecified)
system.caches.controllers0.delayHistogram::samples     12290266                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.000311                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.044420                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3     12289688    100.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          438      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          130      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15            2      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            6      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total     12290266                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      3224732                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      6145389                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      9370121                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.014368                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5000.125056                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.021916                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.012238                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 427671899000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.057475                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999986                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.014369                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.005467                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.014368                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.978079                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 427671899000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.028738                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9773.048965                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.028738                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.000402                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.014369                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999839                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.032649                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999841                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control      12290778                       (Unspecified)
system.caches.network.msg_byte.Control       98326224                       (Unspecified)
system.caches.network.msg_count.Data         12289754                       (Unspecified)
system.caches.network.msg_byte.Data         884862288                       (Unspecified)
system.caches.network.msg_count.Response_Data     12290778                       (Unspecified)
system.caches.network.msg_byte.Response_Data    884936016                       (Unspecified)
system.caches.network.msg_count.Writeback_Control     12289754                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     98318032                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.029573                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7763.423528                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014787                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.002510                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014787                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED 105920999000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.393312                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      6145389                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     49163112                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      6144877                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    442431144                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      6145389                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    442468008                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      6144877                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     49159016                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.014368                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4000.146996                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.014369                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.005647                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.086279                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6773.049063                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 427671899000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.393312                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      6145389                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    442468008                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      6144877                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     49159016                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.393312                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      6145389                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     49163112                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      6144877                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    442431144                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.393312                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      6145389                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     49163112                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      6144877                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    442431144                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      6145389                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    442468008                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      6144877                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     49159016                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.028738                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8773.049003                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.014373                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.190861                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.014370                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.005993                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 427671899000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.393312                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      6145389                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     49163112                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      6144877                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    442431144                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.393312                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      6145389                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    442468008                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      6144877                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     49159016                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 427671899000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 427671899000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 427671899000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         70915243                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8388672                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8388709                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                    4                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.numIssuedDist::samples            70914061                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.118294                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.482147                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  65321714     92.11%     92.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4194213      5.91%     98.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    349541      0.49%     98.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    699034      0.99%     99.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    349521      0.49%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         8      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                        22      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         8      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 7                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              70914061                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      25    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            8      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7340086     87.50%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1048599     12.50%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            1      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8388709                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.118292                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                  25                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000003                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 87691491                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8388670                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8388703                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        14                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        7                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                7                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8388719                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            7                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                             2                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                              0                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                            0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8388673                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1048589                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                           9                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  0                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               1                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        2                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8388710                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1048598                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                         0                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1048607                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1048593                       # Number of branches executed (Count)
system.cpu.numStoreInsts                            9                       # Number of stores executed (Count)
system.cpu.numRate                           0.118292                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8388711                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8388710                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6291516                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7340139                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.118292                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.857139                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              39                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1182                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4194313                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8388625                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              16.907475                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         16.907475                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.059145                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.059145                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8388777                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7340094                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          11                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                          6                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5242900                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4194311                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3145792                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1048589                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores             9                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1048601                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1048577                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 3                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1048578                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1048574                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999996                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               8                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  5                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                3                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts               2                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 2                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     70914059                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.118293                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.965582                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        69865480     98.52%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1               0      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2               0      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3               0      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4               1      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5               1      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               0      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1048577      1.48%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     70914059                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4194313                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8388625                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1048578                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1048577                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1048579                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8388623                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            1      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7340046     87.50%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1048577     12.50%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite            1      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8388625                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1048577                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   349741                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              69515727                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                        34                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1048557                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      2                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1048567                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     1                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8388668                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles                709                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4194388                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1048601                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1048583                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      70913349                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                       6                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        33                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     1                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           70914061                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.118295                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.965588                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 69865447     98.52%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        4      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        3      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                        6      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                        8      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        4      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                        6      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                        2      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1048581      1.48%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             70914061                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014787                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.059146                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                           6                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                       0                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   0                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                      0                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             67.629989                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            32.524045                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                     18      0.00%      0.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               913580     87.13%     87.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                60453      5.77%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  220      0.02%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  325      0.03%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                183      0.02%     92.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              28473      2.72%     95.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               5468      0.52%     96.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              24451      2.33%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2728      0.26%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3567      0.34%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  3      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2075      0.20%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             7032      0.67%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              476                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1048577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1048598                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       9                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    131082                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         2                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105920999000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      33                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105920999000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 105920999000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      2                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   699264                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                68467162                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                        39                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1747594                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8388658                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1048563                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.renamedOperands            11534334                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16777349                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8388708                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        11                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11534353                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                        6                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8388447                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         78254109                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16777294                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4194313                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8388625                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   2097194.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000021640500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         65506                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         65506                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3097331                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              983656                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1048597                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1048597                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1048597                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1048597                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.10                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1048597                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1048597                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1048551                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                       24                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       21                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   65690                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   65819                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   65507                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   65506                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   65506                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   65507                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   65507                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   65506                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   65506                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   65507                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   65506                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   65506                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   65506                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   65506                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   65506                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   65506                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        65506                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.007663                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.007435                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.087206                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             65004     99.23%     99.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               502      0.77%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          65506                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        65506                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.007663                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.007435                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.087206                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             65004     99.23%     99.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               502      0.77%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          65506                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 67110208                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              67110208                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               946343905.21654129                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               946343905.21654129                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    70915239000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       33814.34                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     67110208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     67110272                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 946343905.216541290283                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 946344807.702344059944                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1048597                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1048597                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  28685916750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1757716262250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     27356.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1676255.28                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     67110208                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        67110208                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     67110208                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     67110208                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1048597                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1048597                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1048597                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1048597                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    946343905                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          946343905                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    946343905                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         946343905                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1892687810                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1892687810                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1048597                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1048598                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65543                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65531                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65534                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         65540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         65533                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         65545                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         65538                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        65536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        65539                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        65537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               9024723000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5242985000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         28685916750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8606.47                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27356.47                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               974409                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              974381                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.93                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.92                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       148405                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   904.433139                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   828.115203                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   255.093421                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         1962      1.32%      1.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         5329      3.59%      4.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         4191      2.82%      7.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         5196      3.50%     11.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4022      2.71%     13.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4564      3.08%     17.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4851      3.27%     20.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         3957      2.67%     22.96% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       114333     77.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       148405                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               67110208                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            67110272                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               946.343905                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               946.344808                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.39                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.39                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.92                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 105920999000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        530809020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        282108915                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3744273120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2737242720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5598141120.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  29991965310                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1977358080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    44861898285                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    632.612911                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   4780100250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2368080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  63773042500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        529074000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        281190525                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3743551980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2737107000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5598141120.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  29957821170                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   2006062560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    44852948355                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    632.486705                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   4852765250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2368080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  63700251750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 105920999000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.070983                       # Number of seconds simulated (Second)
simTicks                                  70982892000                       # Number of ticks simulated (Tick)
finalTick                                427739548000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    109.83                       # Real time elapsed on the host (Second)
hostTickRate                                646309724                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9757836                       # Number of bytes of host memory used (Byte)
simInsts                                     37962897                       # Number of instructions simulated (Count)
simOps                                       71192602                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   345657                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     648218                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message
system.caches.delayHistogram::samples        47484093                       # delay histogram for all message
system.caches.delayHistogram::mean           0.000556                       # delay histogram for all message
system.caches.delayHistogram::stdev          0.059465                       # delay histogram for all message
system.caches.delayHistogram             |    47480100     99.99%     99.99% |        3002      0.01%    100.00% |         922      0.00%    100.00% |          12      0.00%    100.00% |          43      0.00%    100.00% |           7      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total          47484093                       # delay histogram for all message
system.caches.m_outstandReqHistSeqr::bucket_size            2                      
system.caches.m_outstandReqHistSeqr::max_bucket           19                      
system.caches.m_outstandReqHistSeqr::samples      8402775                      
system.caches.m_outstandReqHistSeqr::mean     1.001754                      
system.caches.m_outstandReqHistSeqr::gmean     1.000945                      
system.caches.m_outstandReqHistSeqr::stdev     0.069119                      
system.caches.m_outstandReqHistSeqr      |     8394273     99.90%     99.90% |        7192      0.09%     99.98% |         946      0.01%    100.00% |         265      0.00%    100.00% |          63      0.00%    100.00% |          22      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total      8402775                      
system.caches.m_latencyHistSeqr::bucket_size           64                      
system.caches.m_latencyHistSeqr::max_bucket          639                      
system.caches.m_latencyHistSeqr::samples      8402851                      
system.caches.m_latencyHistSeqr::mean       49.013312                      
system.caches.m_latencyHistSeqr::gmean      20.729239                      
system.caches.m_latencyHistSeqr::stdev      41.743589                      
system.caches.m_latencyHistSeqr          |     7607696     90.54%     90.54% |      359726      4.28%     94.82% |      318499      3.79%     98.61% |       61893      0.74%     99.35% |       29343      0.35%     99.69% |       23100      0.27%     99.97% |         398      0.00%     99.97% |        1927      0.02%    100.00% |         269      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total        8402851                      
system.caches.m_hitLatencyHistSeqr::bucket_size           16                      
system.caches.m_hitLatencyHistSeqr::max_bucket          159                      
system.caches.m_hitLatencyHistSeqr::samples      2241006                      
system.caches.m_hitLatencyHistSeqr::mean     1.000149                      
system.caches.m_hitLatencyHistSeqr::gmean     1.000030                      
system.caches.m_hitLatencyHistSeqr::stdev     0.098921                      
system.caches.m_hitLatencyHistSeqr       |     2241003    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total      2241006                      
system.caches.m_missLatencyHistSeqr::bucket_size           64                      
system.caches.m_missLatencyHistSeqr::max_bucket          639                      
system.caches.m_missLatencyHistSeqr::samples      6161845                      
system.caches.m_missLatencyHistSeqr::mean    66.475254                      
system.caches.m_missLatencyHistSeqr::gmean    62.432069                      
system.caches.m_missLatencyHistSeqr::stdev    35.113274                      
system.caches.m_missLatencyHistSeqr      |     5366693     87.10%     87.10% |      359723      5.84%     92.93% |      318499      5.17%     98.10% |       61893      1.00%     99.11% |       29343      0.48%     99.58% |       23100      0.37%     99.96% |         398      0.01%     99.96% |        1927      0.03%    100.00% |         269      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total      6161845                      
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::samples     23744091                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::mean       0.000030                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1::stdev      0.012313                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_1         |    23743912    100.00%    100.00% |           0      0.00%    100.00% |          66      0.00%    100.00% |           0      0.00%    100.00% |          59      0.00%    100.00% |           0      0.00%    100.00% |          38      0.00%    100.00% |           0      0.00%    100.00% |          16      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total      23744091                       # delay histogram for vnet_1
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::samples     23740002                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::mean       0.001081                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2::stdev      0.083190                       # delay histogram for vnet_2
system.caches.delayVCHist.vnet_2         |    23736122     99.98%     99.98% |        2905      0.01%    100.00% |         906      0.00%    100.00% |          12      0.00%    100.00% |          43      0.00%    100.00% |           7      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total      23740002                       # delay histogram for vnet_2
system.caches.L1Cache_Controller.Load         7833638      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch        281864      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store        1268555      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data         6146528      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement      6146017      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack      6146016      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load       5130377      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         8465      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store      1007687      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       2703261      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch       273399      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store       260868      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement      6146017      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack      6146016      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data      5138841      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data      1007687      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX       6146528      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX       6146017      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data      6146528      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack      6146016      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX      6146528      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX      6146017      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data      6146528      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack      6146016      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples      6161845                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    66.475254                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    62.432069                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    35.113274                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |     5366693     87.10%     87.10% |      359723      5.84%     92.93% |      318499      5.17%     98.10% |       61893      1.00%     99.11% |       29343      0.48%     99.58% |       23100      0.37%     99.96% |         398      0.01%     99.96% |        1927      0.03%    100.00% |         269      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total      6161845                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr     23744083                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      8394463                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean    49.052537                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean    20.782008                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev    41.736567                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     7599757     90.53%     90.53% |      359370      4.28%     94.81% |      318426      3.79%     98.61% |       61883      0.74%     99.34% |       29337      0.35%     99.69% |       23096      0.28%     99.97% |         398      0.00%     99.97% |        1927      0.02%    100.00% |         269      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      8394463                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      2233555                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     2233555    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      2233555                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples      6160908                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    66.473343                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    62.430602                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    35.112106                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |     5366202     87.10%     87.10% |      359370      5.83%     92.93% |      318426      5.17%     98.10% |       61883      1.00%     99.11% |       29337      0.48%     99.58% |       23096      0.37%     99.96% |         398      0.01%     99.96% |        1927      0.03%    100.00% |         269      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total      6160908                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples         3846                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     2.393916                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.088870                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev    11.427139                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |        3781     98.31%     98.31% |          27      0.70%     99.01% |          28      0.73%     99.74% |           2      0.05%     99.79% |           2      0.05%     99.84% |           6      0.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total         3846                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples         3781                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.017191                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.011987                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.130001                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |        3716     98.28%     98.28% |          65      1.72%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total         3781                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples           65                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    82.476923                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    77.055697                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    34.907068                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |          27     41.54%     41.54% |          28     43.08%     84.62% |           2      3.08%     87.69% |           2      3.08%     90.77% |           6      9.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total           65                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples         4357                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean    16.256599                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     2.333645                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev    35.261138                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |        3957     90.82%     90.82% |         318      7.30%     98.12% |          64      1.47%     99.59% |          10      0.23%     99.82% |           4      0.09%     99.91% |           4      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total         4357                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples         3494                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |        3494    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total         3494                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples          863                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    78.025492                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    72.124898                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.984491                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |         463     53.65%     53.65% |         318     36.85%     90.50% |          64      7.42%     97.91% |          10      1.16%     99.07% |           4      0.46%     99.54% |           4      0.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total          863                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples          181                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     9.977901                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.446719                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev    39.916295                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |         169     93.37%     93.37% |           1      0.55%     93.92% |           5      2.76%     96.69% |           3      1.66%     98.34% |           0      0.00%     98.34% |           1      0.55%     98.90% |           0      0.00%     98.90% |           0      0.00%     98.90% |           0      0.00%     98.90% |           2      1.10%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total          181                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples          172                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     2.569767                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.143595                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    11.197369                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |         169     98.26%     98.26% |           0      0.00%     98.26% |           0      0.00%     98.26% |           0      0.00%     98.26% |           0      0.00%     98.26% |           3      1.74%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total          172                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples            9                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean   151.555556                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   129.376599                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    97.158519                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           1     11.11%     11.11% |           2     22.22%     33.33% |           3     33.33%     66.67% |           0      0.00%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           2     22.22%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples            2                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total            2                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples      6160908                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    66.473343                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    62.430602                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    35.112106                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |     5366202     87.10%     87.10% |      359370      5.83%     92.93% |      318426      5.17%     98.10% |       61883      1.00%     99.11% |       29337      0.48%     99.58% |       23096      0.37%     99.96% |         398      0.01%     99.96% |        1927      0.03%    100.00% |         269      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total      6160908                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples           65                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    82.476923                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    77.055697                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    34.907068                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |          27     41.54%     41.54% |          28     43.08%     84.62% |           2      3.08%     87.69% |           2      3.08%     90.77% |           6      9.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total           65                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples          863                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    78.025492                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    72.124898                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.984491                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |         463     53.65%     53.65% |         318     36.85%     90.50% |          64      7.42%     97.91% |          10      1.16%     99.07% |           4      0.46%     99.54% |           4      0.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total          863                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples            9                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean   151.555556                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean   129.376599                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    97.158519                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           1     11.11%     11.11% |           2     22.22%     33.33% |           3     33.33%     66.67% |           0      0.00%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           2     22.22%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total            9                       (Unspecified)
system.caches.controllers0.delayHistogram::samples     12292544                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.000324                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.045269                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3     12291943    100.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          453      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          138      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15            2      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            6      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total     12292544                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits      3237528                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses      6146529                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses      9384057                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.014369                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5000.131540                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.021945                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.012236                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 427739548000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.057477                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999986                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.014370                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.005466                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.014369                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.978082                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 427739548000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.028738                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9773.120214                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.028738                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.000402                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.014370                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.999839                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.032650                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.999841                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control      12293057                       (Unspecified)
system.caches.network.msg_byte.Control       98344456                       (Unspecified)
system.caches.network.msg_count.Data         12292034                       (Unspecified)
system.caches.network.msg_byte.Data         885026448                       (Unspecified)
system.caches.network.msg_count.Response_Data     12293056                       (Unspecified)
system.caches.network.msg_byte.Response_Data    885100032                       (Unspecified)
system.caches.network.msg_count.Writeback_Control     12292032                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control     98336256                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.029577                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7763.861932                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.014789                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.041700                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.014789                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED 105988648000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     7.394292                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2      6146529                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2     49172232                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2      6146017                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2    442513224                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4      6146528                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4    442550016                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3      6146016                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3     49168128                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.014369                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4000.153477                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.014370                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.005646                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.086284                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6773.120284                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 427739548000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     7.394289                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4      6146528                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4    442550016                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3      6146016                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3     49168128                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     7.394296                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2      6146529                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2     49172232                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2      6146017                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2    442513224                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     7.394291                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2      6146528                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2     49172224                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2      6146017                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2    442513224                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4      6146528                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4    442550016                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3      6146016                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3     49168128                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.028738                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8773.120242                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.014373                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.197335                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.014370                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.005992                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 427739548000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     7.394293                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2      6146528                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2     49172224                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2      6146017                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2    442513224                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     7.394289                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4      6146528                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4    442550016                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3      6146016                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3     49168128                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED 427739548000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED 427739548000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 427739548000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         70982892                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8441011                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       47                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8437956                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     51                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                10439                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             13921                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   4                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            70952507                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.118924                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.485192                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  65346151     92.10%     92.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4197104      5.92%     98.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    351889      0.50%     98.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    701200      0.99%     99.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    351659      0.50%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      1904      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      1360      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       762      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       478      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              70952507                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     293     67.20%     67.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     67.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     67.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     67.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     67.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     67.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     67.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     67.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     67.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     67.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     67.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     67.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     67.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.23%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     67.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     53     12.16%     79.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    58     13.30%     92.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                20      4.59%     97.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               11      2.52%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1353      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7375026     87.40%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           18      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           109      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           71      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           64      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           47      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          105      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          106      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          165      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           51      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            2      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            4      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     87.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1056195     12.52%     99.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         3956      0.05%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          364      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          316      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8437956                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.118873                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 436                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000052                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 87826228                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8449998                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         8435718                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      2684                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     1546                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             1296                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8435681                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         1358                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           364                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           3671                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          101                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    8441058                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       25                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1057019                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                        4638                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        41                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            76                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                            8                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 47                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 79                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             307                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      386                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           8437429                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1056461                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       533                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1060686                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1053442                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         4225                       # Number of stores executed (Count)
system.cpu.numRate                           0.118866                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      8437172                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     8437014                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       6324105                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       7393424                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.118860                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.855369                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             669                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           30385                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     4216134                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       8430759                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              16.836014                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         16.836014                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.059396                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.059396                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8461394                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7377482                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        1475                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        863                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     5264057                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4207179                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   3168177                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       36                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1057019                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          4638                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          210                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          143                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1054798                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1052578                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               377                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1051023                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1050691                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999684                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     606                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  7                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             778                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                408                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              370                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           79                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           10404                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              43                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               313                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     70950864                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.118825                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.967031                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        69891551     98.51%     98.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            2576      0.00%     98.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            1622      0.00%     98.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            2171      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             620      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             489      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             441      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             297      0.00%     98.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1051097      1.48%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     70950864                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              4216134                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                8430759                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1059093                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1055251                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           4                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1052921                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                       1202                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     8429322                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   510                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          932      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7370037     87.42%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           17      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          101      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           65      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           64      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           44      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           93      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          100      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          156      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           51      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1054931     12.51%     99.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         3564      0.04%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          320      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          278      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      8430759                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1051097                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   372475                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              69522431                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      8164                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1049073                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    364                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1050689                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    90                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8443715                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   405                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles              23976                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        4224348                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1054798                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1051705                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      70927797                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     904                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           250                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.cacheLines                      4223                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   210                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           70952507                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.119050                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.968234                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 69894613     98.51%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      383      0.00%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      579      0.00%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      545      0.00%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      947      0.00%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      667      0.00%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      462      0.00%     98.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      669      0.00%     98.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1053642      1.48%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             70952507                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.014860                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.059512                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                        1037                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1786                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  47                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    796                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    5                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      7                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1055251                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             67.252467                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            32.814202                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   6297      0.60%      0.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    5      0.00%      0.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    7      0.00%      0.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    7      0.00%      0.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               913641     86.58%     87.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   34      0.00%     87.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                60515      5.73%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  333      0.03%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  363      0.03%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  4      0.00%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                193      0.02%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  7      0.00%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              28474      2.70%     95.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               5477      0.52%     96.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              24458      2.32%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2735      0.26%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3578      0.34%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  8      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  1      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  1      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2075      0.20%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             7037      0.67%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              476                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1055251                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1056449                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    4229                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    131156                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         5                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105988648000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    4256                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       127                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 105988648000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 105988648000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    364                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   722350                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                68471936                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            501                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      8260                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1749096                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8442604                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1048681                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    545                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    353                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    424                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            11592220                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    16911902                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8471283                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      1601                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              11578992                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    13439                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      37                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  38                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8390886                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         78340787                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16883831                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4216134                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    8430759                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     4                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples   2099456.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000021640500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         65577                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         65577                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3100409                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              984725                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1049736                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1049737                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1049736                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1049737                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      17                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.10                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1049736                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1049737                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1049270                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      309                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      104                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       32                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   65725                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   65879                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   65577                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   65583                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   65578                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   65581                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   65584                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   65579                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   65580                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   65581                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   65583                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   65582                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   65585                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   65577                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   65577                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   65580                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        65577                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.007457                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.007187                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.093343                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10                 1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 1      0.00%      0.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 3      0.00%      0.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 5      0.01%      0.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16             65060     99.21%     99.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17               505      0.77%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                 2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          65577                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        65577                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.007716                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.007485                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.087850                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             65073     99.23%     99.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               502      0.77%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          65577                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1088                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 67183104                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              67183168                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               946468960.43626952                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               946469862.06197393                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    70983036000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       33809.93                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1     67182016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1     67183232                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 946453632.799294710159                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 946470763.687678337097                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1      1049736                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1      1049737                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1  28733965250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1759399742000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     27372.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   1676038.61                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1     67183104                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        67183104                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1     67183168                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     67183168                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1      1049736                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1049736                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1      1049737                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1049737                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    946468960                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          946468960                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    946469862                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         946469862                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1892938822                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1892938822                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1049719                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1049738                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65691                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65633                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         65566                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         65584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         65594                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         65651                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         65610                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         65570                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         65604                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         65607                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        65619                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        65604                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        65580                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        65569                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        65595                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        65642                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         65633                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         65574                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         65555                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         65623                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         65689                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         65713                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         65711                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         65628                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         65587                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         65586                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        65586                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        65556                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        65567                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        65558                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        65567                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        65605                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               9051734000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             5248595000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         28733965250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8623.01                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27373.01                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               975086                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              975127                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.89                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            92.89                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       149248                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   900.306175                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   819.278935                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   260.571264                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         2346      1.57%      1.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         5619      3.76%      5.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         4271      2.86%      8.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         5225      3.50%     11.70% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         4045      2.71%     14.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4575      3.07%     17.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4858      3.25%     20.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         3963      2.66%     23.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       114346     76.61%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       149248                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               67182016                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten            67183232                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               946.453633                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               946.470764                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    14.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 7.39                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                7.39                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.89                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 105988648000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        534057720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        283847025                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3748521420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2741538780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5603672880.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  30021705060                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1978291200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    44911634085                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    632.710683                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   4782248000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2370420000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  63836203750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        531815760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        282651600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3747314760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2738761740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5603672880.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  29987851620                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   2006750880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    44898819240                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    632.530149                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   4854226750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2370420000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  63764099250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 105988648000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
