
*** Running vivado
    with args -log leon3mp.vds -m64 -mode batch -messageDb vivado.pb -source leon3mp.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source leon3mp.tcl
# set TIME_start [clock seconds] 
# proc create_report { reportName command } {
#   set status "."
#   append status $reportName ".fail"
#   if { [file exists $status] } {
#     eval file delete [glob $status]
#   }
#   send_msg_id runtcl-4 info "Executing : $command"
#   set retval [eval catch { $command } msg]
#   if { $retval != 0 } {
#     set fp [open $status w]
#     close $fp
#     send_msg_id runtcl-5 warning "$msg"
#   }
# }
# create_project -in_memory -part xc7z020clg484-1
# set_param project.singleFileAddWarning.threshold 0
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.cache/wt [current_project]
# set_property parent.project_path /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# set_property board_part xilinx.com:zc702:part0:1.0 [current_project]
# set_property ip_output_repo /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.cache/ip [current_project]
# set_property ip_cache_permissions {read write} [current_project]
# read_vhdl -library grlib {
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/stdlib/config_types.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/stdlib/config.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/stdlib/version.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/stdlib/stdlib.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/amba.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/devices.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbmst.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/apbctrl.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/apbctrlx.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/sparc/sparc.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/modgen/leaves.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/grlib/modgen/multlib.vhd
# }
# read_vhdl -library techmap {
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/gencomp/gencomp.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/allclkgen.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/allmem.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/allmul.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/allpads.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/alltap.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/buffer_unisim.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/clkand.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/clkgen_unisim.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/clkmux.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grfpw_net.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/gencomp/netcomp.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grlfpw_net.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/inpad.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/leon3_net.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/mul_inferred.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_dp.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncrambw.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/tap.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/tap_unisim.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techbuf.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techmult.vhd
# }
# read_vhdl -library gaisler {
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/axi.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axi3b.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/misc.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axib.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/libjtagcom.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/jtag.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/ahbjtag.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/ahbram.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/ahbstat.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/uart/uart.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/uart/apbuart.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/arith.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3/leon3.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/libfpu.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmuconfig.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/libiu.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmuiface.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/libcache.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cmvalidbits.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/div32.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3x.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/gptimer.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/libleon3.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/grfpwx.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/grfpwxsh.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/grgpio.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/grlfpwx.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/irqmp/irqmp.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/jtagcom.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/jtagcom2.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3s.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_acache.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutw.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/mul32.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/regfile_3p_l3.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd
#   /home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem_2p.vhd
# }
# read_vhdl -library xil_defaultlib {
#   /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/ahbrom.vhd
#   /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/config.vhd
#   /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd
# }
# add_files /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/leon3_zc702_stub.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'leon3_zc702_stub.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
leon3_zc702_stub_processing_system7_0_0

# set_property used_in_implementation false [get_files -all /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/leon3_zc702_stub_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/leon3_zc702_stub_ooc.xdc]
# foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
#   set_property used_in_implementation false $dcp
# }
# read_xdc /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc
# set_property used_in_implementation false [get_files /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param ips.enableIPCacheLiteLoad 1
# close [open __synthesis_is_running__ w]
# synth_design -top leon3mp -part xc7z020clg484-1
Command: synth_design -top leon3mp -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8312 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1395.488 ; gain = 13.922 ; free physical = 45791 ; free virtual = 61709
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'leon3mp' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:83]
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter padtech bound to: 51 - type: integer 
	Parameter clktech bound to: 51 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter dbguart bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'inpad' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/inpad.vhd:33' bound to instance 'reset_pad' of component 'inpad' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:253]
INFO: [Synth 8-638] synthesizing module 'inpad' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/inpad.vhd:40]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'unisim_inpad' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:36' bound to instance 'x0' of component 'unisim_inpad' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/inpad.vhd:50]
INFO: [Synth 8-638] synthesizing module 'unisim_inpad' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:40]
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
INFO: [Synth 8-3491] module 'IBUF' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408' bound to instance 'ip' of component 'IBUF' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-256] done synthesizing module 'unisim_inpad' (2#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'inpad' (3#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/inpad.vhd:40]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 2 - type: integer 
	Parameter nahbs bound to: 8 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 0 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ahbctrl' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:40' bound to instance 'ahb0' of component 'ahbctrl' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:261]
INFO: [Synth 8-638] synthesizing module 'ahbctrl' [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:91]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 2 - type: integer 
	Parameter nahbs bound to: 8 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 0 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 0 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 0 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[hsize] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:718]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[beat] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:718]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[defmst] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:718]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[lsplmst] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:718]
INFO: [Synth 8-256] done synthesizing module 'ahbctrl' (4#1) [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:91]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'leon3s' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3s.vhd:36' bound to instance 'u0' of component 'leon3s' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:273]
INFO: [Synth 8-638] synthesizing module 'leon3s' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3s.vhd:104]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter iuft bound to: 0 - type: integer 
	Parameter fpft bound to: 0 - type: integer 
	Parameter cmft bound to: 0 - type: integer 
	Parameter iuinj bound to: 0 - type: integer 
	Parameter ceinj bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'leon3x' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:43' bound to instance 'leon3x0' of component 'leon3x' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3s.vhd:114]
INFO: [Synth 8-638] synthesizing module 'leon3x' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:126]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter iuft bound to: 0 - type: integer 
	Parameter fpft bound to: 0 - type: integer 
	Parameter cmft bound to: 0 - type: integer 
	Parameter iuinj bound to: 0 - type: integer 
	Parameter ceinj bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 51 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'proc3' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:44' bound to instance 'p0' of component 'proc3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:174]
INFO: [Synth 8-638] synthesizing module 'proc3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:132]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 51 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter nwin bound to: 8 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter irfwt bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 51 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'iu3' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:48' bound to instance 'iu' of component 'iu3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:154]
INFO: [Synth 8-638] synthesizing module 'iu3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:112]
	Parameter nwin bound to: 8 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter nwp bound to: 1 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter irfwt bound to: 1 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 2 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 51 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4062]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:1843]
WARNING: [Synth 8-5858] RAM vwpr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wprin_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM wpr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][awp] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][aw] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][paw] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][stwin] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][cwpmax] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexbuf] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexcnt] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][opout] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][szout] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][ncntout] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][baddr1] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][immexp] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][immval] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][getpc] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][maskpv] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][illinst] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][nostep] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][itovr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][rexpl][leave] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][irqstart] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][irqlatctr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[d][irqlatmet] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][ctrl][itovr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][rs1] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][awp] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][aw] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][paw] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][ldcheck1] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][ldcheck2] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][ldchkra] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][ldchkex] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][getpc] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][ctrl][itovr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][rd] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][awp] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][aw] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][paw] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][icc] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][rfe1] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[e][rfe2] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[m][ctrl][itovr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[m][wawp] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[m][mac] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[m][casaz] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[m][rexnalign] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][ctrl][cnt] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][dci][enaddr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][dci][read] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][dci][write] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][dci][lock] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][dci][dsuen] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][dci][asi] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][mac] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][dbp] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][dbprepl] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][rexdis] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][rextrap] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][aw] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][paw] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][awp] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][stwin] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][s][cwpmax] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][wa] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][wreg] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][except] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[w][twcwp] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-4471] merging register 'r_reg[a][decill]' into 'r_reg[d][rexen]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-4471] merging register 'r_reg[x][ctrl][itovr]' into 'r_reg[d][rexen]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][decill] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
WARNING: [Synth 8-6014] Unused sequential element r_reg[x][ctrl][itovr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-256] done synthesizing module 'iu3' (5#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:112]
	Parameter tech bound to: 51 - type: integer 
	Parameter multype bound to: 3 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mul32' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/mul32.vhd:40' bound to instance 'mul0' of component 'mul32' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:164]
INFO: [Synth 8-638] synthesizing module 'mul32' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/mul32.vhd:60]
	Parameter tech bound to: 51 - type: integer 
	Parameter multype bound to: 3 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'techmult' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techmult.vhd:36' bound to instance 'm3232' of component 'techmult' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/mul32.vhd:413]
INFO: [Synth 8-638] synthesizing module 'techmult' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techmult.vhd:53]
	Parameter tech bound to: 51 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gen_mult_pipe' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/mul_inferred.vhd:76' bound to instance 'dwm' of component 'gen_mult_pipe' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techmult.vhd:134]
INFO: [Synth 8-638] synthesizing module 'gen_mult_pipe' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/mul_inferred.vhd:91]
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_mult_pipe' (6#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/mul_inferred.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'techmult' (7#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techmult.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.rm_reg[acc] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/mul32.vhd:423]
INFO: [Synth 8-256] done synthesizing module 'mul32' (8#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/mul32.vhd:60]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'div32' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/div32.vhd:43' bound to instance 'div0' of component 'div32' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:166]
INFO: [Synth 8-638] synthesizing module 'div32' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/div32.vhd:56]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div32' (9#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/arith/div32.vhd:56]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_cache' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:42' bound to instance 'c0mmu' of component 'mmu_cache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:176]
INFO: [Synth 8-638] synthesizing module 'mmu_cache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:100]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter fabtech bound to: 51 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter lram bound to: 0 - type: integer 
	Parameter lramsize bound to: 1 - type: integer 
	Parameter lramstart bound to: 142 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
INFO: [Synth 8-3491] module 'mmu_icache' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:44' bound to instance 'icache0' of component 'mmu_icache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:131]
INFO: [Synth 8-638] synthesizing module 'mmu_icache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:78]
	Parameter fabtech bound to: 51 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter lram bound to: 0 - type: integer 
	Parameter lramsize bound to: 1 - type: integer 
	Parameter lramstart bound to: 142 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:463]
WARNING: [Synth 8-6014] Unused sequential element r_reg[rndcnt] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:873]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pflushaddr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:873]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pflushtyp] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:873]
WARNING: [Synth 8-3848] Net tag[2] in module/entity mmu_icache does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:318]
WARNING: [Synth 8-3848] Net tag[3] in module/entity mmu_icache does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'mmu_icache' (10#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_icache.vhd:78]
	Parameter dsu bound to: 1 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_dcache' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:45' bound to instance 'dcache0' of component 'mmu_dcache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:137]
INFO: [Synth 8-638] synthesizing module 'mmu_dcache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:91]
	Parameter dsu bound to: 1 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter memtech bound to: 51 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 0 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_reg[fflush] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
WARNING: [Synth 8-6014] Unused sequential element r_reg[rndcnt] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
WARNING: [Synth 8-6014] Unused sequential element r_reg[lramrd] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
WARNING: [Synth 8-6014] Unused sequential element r_reg[mmctrl1][pagesize] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pflush] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pflushr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pflushaddr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
WARNING: [Synth 8-6014] Unused sequential element r_reg[pflushtyp] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
WARNING: [Synth 8-3848] Net bwddatainv[2] in module/entity mmu_dcache does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:419]
WARNING: [Synth 8-3848] Net bwddatainv[3] in module/entity mmu_dcache does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:419]
WARNING: [Synth 8-3848] Net bwmaskinv[2] in module/entity mmu_dcache does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:420]
WARNING: [Synth 8-3848] Net bwmaskinv[3] in module/entity mmu_dcache does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'mmu_dcache' (11#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:91]
	Parameter hindex bound to: 0 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_acache' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_acache.vhd:42' bound to instance 'a0' of component 'mmu_acache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:146]
INFO: [Synth 8-638] synthesizing module 'mmu_acache' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_acache.vhd:68]
	Parameter hindex bound to: 0 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmu_acache' (12#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_acache.vhd:68]
	Parameter tech bound to: 51 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmu' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:40' bound to instance 'm0' of component 'mmu' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:153]
INFO: [Synth 8-638] synthesizing module 'mmu' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:68]
	Parameter tech bound to: 51 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter entries bound to: 8 - type: integer 
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmutlb' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:41' bound to instance 'itlb0' of component 'mmutlb' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:653]
INFO: [Synth 8-638] synthesizing module 'mmutlb' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:62]
	Parameter tech bound to: 51 - type: integer 
	Parameter entries bound to: 8 - type: integer 
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:180]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:180]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
INFO: [Synth 8-638] synthesizing module 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:52]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'mmutlbcam' (13#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:52]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'dataram' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:702]
INFO: [Synth 8-638] synthesizing module 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'generic_syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd:32' bound to instance 'r0' of component 'generic_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:179]
INFO: [Synth 8-638] synthesizing module 'generic_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd:43]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram' (14#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram' (15#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram' (16#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulru' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:38' bound to instance 'lru' of component 'mmulru' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:710]
INFO: [Synth 8-638] synthesizing module 'mmulru' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:50]
	Parameter entries bound to: 8 - type: integer 
	Parameter position bound to: 7 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 7 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 6 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized1' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 6 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized1' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 5 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 5 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized3' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 4 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized5' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 4 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized5' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 3 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized7' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 3 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized7' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 2 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized9' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 2 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized9' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 1 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized11' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 1 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized11' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 0 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulrue' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:38' bound to instance 'l1' of component 'mmulrue' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:185]
INFO: [Synth 8-638] synthesizing module 'mmulrue__parameterized13' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
	Parameter position bound to: 0 - type: integer 
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mmulrue__parameterized13' (17#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulrue.vhd:49]
WARNING: [Synth 8-5858] RAM lruei_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'mmulru' (18#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:50]
WARNING: [Synth 8-5858] RAM tlbcami_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_transdata][finish] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_transdata][accexc] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_fault][fault_su] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_fault][fault_read] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_fault][fault_isid] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_fault][fault_addr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[nrep] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-3848] Net wb_transdata[subit] in module/entity mmutlb does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'mmutlb' (19#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:62]
	Parameter tech bound to: 51 - type: integer 
	Parameter entries bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmutlb' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:41' bound to instance 'dtlb0' of component 'mmutlb' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:658]
INFO: [Synth 8-638] synthesizing module 'mmutlb__parameterized1' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:62]
	Parameter tech bound to: 51 - type: integer 
	Parameter entries bound to: 8 - type: integer 
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter tlb_rep bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:180]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:180]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/libmmu.vhd:180]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
INFO: [Synth 8-638] synthesizing module 'mmutlbcam__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:52]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'mmutlbcam__parameterized2' (19#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:52]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tlb_type bound to: 2 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:696]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'dataram' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:702]
	Parameter entries bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mmulru' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmulru.vhd:38' bound to instance 'lru' of component 'mmulru' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:710]
WARNING: [Synth 8-5858] RAM tlbcami_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_transdata][finish] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_transdata][accexc] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_fault][fault_su] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_fault][fault_read] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_fault][fault_isid] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[walk_fault][fault_addr] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[nrep] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'mmutlb__parameterized1' (19#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutlb.vhd:62]
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutw' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutw.vhd:39' bound to instance 'tw0' of component 'mmutw' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:666]
INFO: [Synth 8-638] synthesizing module 'mmutw' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutw.vhd:54]
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutw.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'mmutw' (20#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmutw.vhd:54]
WARNING: [Synth 8-5858] RAM two_a_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[cmb_s1][tlbowner] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[cmb_s1][tlbactive] was removed.  [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:182]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'mmu' (21#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/srmmu/mmu.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'mmu_cache' (22#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_cache.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'proc3' (23#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/proc3.vhd:132]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'regfile_3p_l3' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/regfile_3p_l3.vhd:34' bound to instance 'rf0' of component 'regfile_3p_l3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:187]
INFO: [Synth 8-638] synthesizing module 'regfile_3p_l3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/regfile_3p_l3.vhd:56]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regfile_3p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:33' bound to instance 'rhu' of component 'regfile_3p' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/regfile_3p_l3.vhd:73]
INFO: [Synth 8-638] synthesizing module 'regfile_3p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'x0' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:82]
INFO: [Synth 8-638] synthesizing module 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:32' bound to instance 'rwcol0' of component 'memrwcol' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:122]
INFO: [Synth 8-638] synthesizing module 'memrwcol' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol' (24#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:603' bound to instance 'x0' of component 'unisim_syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:189]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_dp' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:282' bound to instance 'x0' of component 'unisim_syncram_dp' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:670]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:48649' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:455]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S36_S36' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:48649]
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S36_S36' (25#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:48649]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp' (26#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p' (27#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p' (28#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'x1' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:85]
WARNING: [Synth 8-3848] Net ce1 in module/entity regfile_3p does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:49]
WARNING: [Synth 8-3848] Net ce2 in module/entity regfile_3p does not have driver. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'regfile_3p' (29#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/regfile_3p.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'regfile_3p_l3' (30#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/regfile_3p_l3.vhd:56]
	Parameter tech bound to: 51 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'cachemem' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:38' bound to instance 'cmem0' of component 'cachemem' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:196]
INFO: [Synth 8-638] synthesizing module 'cachemem' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:72]
	Parameter tech bound to: 51 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 6 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 35 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:344]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 35 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 35 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized1' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 35 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:48649' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized1' (30#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized2' (30#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:347]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized4' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized3' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:49280' bound to instance 'r' of component 'RAMB16_S9' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S9' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:49280]
	Parameter INIT bound to: 9'b000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 9'b000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S9' (31#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:49280]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:49280' bound to instance 'r' of component 'RAMB16_S9' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:49280' bound to instance 'r' of component 'RAMB16_S9' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:49280' bound to instance 'r' of component 'RAMB16_S9' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized3' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized4' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 35 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:344]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:347]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'dtags0' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:416]
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized2' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:32' bound to instance 'rwcol0' of component 'memrwcol' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:122]
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized1' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized1' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:603' bound to instance 'x0' of component 'unisim_syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:189]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized1' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_dp' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:282' bound to instance 'x0' of component 'unisim_syncram_dp' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:670]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized1' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:48649' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:455]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized1' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized1' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized2' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'dtags1' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:421]
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized4' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:32' bound to instance 'rwcol0' of component 'memrwcol' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:122]
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized3' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized3' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:603' bound to instance 'x0' of component 'unisim_syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:189]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized3' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_dp' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:282' bound to instance 'x0' of component 'unisim_syncram_dp' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:670]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized3' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:48649' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:455]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized3' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized3' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized4' (31#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 29 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'dtags0' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:416]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'dtags1' of component 'syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:421]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:474]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized6' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized5' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RAMB16_S18' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:46982' bound to instance 'r' of component 'RAMB16_S18' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:210]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S18' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:46982]
	Parameter INIT bound to: 18'b000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 18'b000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S18' (32#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:46982]
INFO: [Synth 8-3491] module 'RAMB16_S18' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:46982' bound to instance 'r' of component 'RAMB16_S18' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized5' (32#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized6' (32#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:474]
INFO: [Synth 8-256] done synthesizing module 'cachemem' (33#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/cachemem.vhd:72]
	Parameter tech bound to: 51 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tbufmem' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:36' bound to instance 'tbmem0' of component 'tbufmem' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:207]
INFO: [Synth 8-638] synthesizing module 'tbufmem' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:53]
	Parameter tech bound to: 51 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd:38' bound to instance 'ram0' of component 'syncram64' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:63]
INFO: [Synth 8-638] synthesizing module 'syncram64' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd:53]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram64' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:685' bound to instance 'x0' of component 'unisim_syncram64' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd:122]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram64' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:697]
	Parameter abits bound to: 7 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:48649' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:741]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram64' (34#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/memory_unisim.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'syncram64' (35#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd:53]
	Parameter tech bound to: 51 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram64.vhd:38' bound to instance 'ram0' of component 'syncram64' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'tbufmem' (36#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'leon3x' (37#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3x.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'leon3s' (38#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/leon3s.vhd:104]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'outpad' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:33' bound to instance 'led1_pad' of component 'outpad' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:287]
INFO: [Synth 8-638] synthesizing module 'outpad' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:40]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'unisim_outpad' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:216' bound to instance 'x0' of component 'unisim_outpad' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
INFO: [Synth 8-638] synthesizing module 'unisim_outpad' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:221]
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-3491] module 'OBUF' declared at '/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230' bound to instance 'op' of component 'OBUF' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (39#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28230]
INFO: [Synth 8-256] done synthesizing module 'unisim_outpad' (40#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'outpad' (41#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:40]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'dsu3' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3.vhd:38' bound to instance 'dsu0' of component 'dsu3' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:290]
INFO: [Synth 8-638] synthesizing module 'dsu3' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3.vhd:65]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 0 - type: integer 
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'dsu3x' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3x.vhd:40' bound to instance 'x0' of component 'dsu3x' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3.vhd:73]
INFO: [Synth 8-638] synthesizing module 'dsu3x' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3x.vhd:73]
	Parameter hindex bound to: 2 - type: integer 
	Parameter haddr bound to: 2304 - type: integer 
	Parameter hmask bound to: 3840 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter bwidth bound to: 32 - type: integer 
	Parameter ahbpf bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tbufmem' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/tbufmem.vhd:36' bound to instance 'mem0' of component 'tbufmem' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3x.vhd:1148]
WARNING: [Synth 8-5858] RAM dbgo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'dsu3x' (42#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3x.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'dsu3' (43#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/dsu3.vhd:65]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'outpad' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:33' bound to instance 'dsuact_pad' of component 'outpad' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:297]
	Parameter tech bound to: 51 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
	Parameter versel bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ahbjtag' declared at '/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/ahbjtag.vhd:39' bound to instance 'ahbjtag0' of component 'ahbjtag' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:304]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'ahbjtag' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/ahbjtag.vhd:80]
	Parameter tech bound to: 51 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
	Parameter versel bound to: 1 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 28 - type: integer 
	Parameter version bound to: 2 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbmst' [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbmst.vhd:55]
	Parameter hindex bound to: 1 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 28 - type: integer 
	Parameter version bound to: 2 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbmst' (44#1) [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbmst.vhd:55]
	Parameter tech bound to: 51 - type: integer 
	Parameter irlen bound to: 6 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter trsten bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tap' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/tap.vhd:78]
	Parameter tech bound to: 51 - type: integer 
	Parameter irlen bound to: 6 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter trsten bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'virtex7_tap' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/tap_unisim.vhd:576]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:424]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (45#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:424]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized1' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:424]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized1' (45#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:424]
INFO: [Synth 8-256] done synthesizing module 'virtex7_tap' (46#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/tap_unisim.vhd:576]
INFO: [Synth 8-256] done synthesizing module 'tap' (47#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/tap.vhd:78]
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 51 - type: integer 
INFO: [Synth 8-638] synthesizing module 'techbuf' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techbuf.vhd:39]
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter buftype bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkbuf_xilinx' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/buffer_unisim.vhd:43]
	Parameter buftype bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (48#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-256] done synthesizing module 'clkbuf_xilinx' (49#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/buffer_unisim.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'techbuf' (50#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/techbuf.vhd:39]
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grdff' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd:117]
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grdff' (51#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd:117]
	Parameter gatetech bound to: 51 - type: integer 
	Parameter isel bound to: 1 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jtagcom2' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/jtagcom2.vhd:62]
	Parameter gatetech bound to: 51 - type: integer 
	Parameter isel bound to: 1 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grnand2' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd:256]
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grnand2' (52#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/grgates.vhd:256]
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'ar_reg[qual_areg]' into 'ar_reg[qual_dreg]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/jtagcom2.vhd:326]
INFO: [Synth 8-256] done synthesizing module 'jtagcom2' (53#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/jtagcom2.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'ahbjtag' (54#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/jtag/ahbjtag.vhd:80]
INFO: [Synth 8-638] synthesizing module 'leon3_zc702_stub' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/hdl/leon3_zc702_stub.vhd:72]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/hdl/leon3_zc702_stub.vhd:250]
INFO: [Synth 8-638] synthesizing module 'leon3_zc702_stub_processing_system7_0_0' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/synth/leon3_zc702_stub_processing_system7_0_0.vhd:127]
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_3_processing_system7' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (55#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (56#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:210]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:211]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:227]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:241]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:242]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:256]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1033]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1034]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1037]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1035]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1036]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1042]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1043]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1046]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1044]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1045]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1055]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1054]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_3_processing_system7' (57#1) [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
INFO: [Synth 8-256] done synthesizing module 'leon3_zc702_stub_processing_system7_0_0' (58#1) [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/synth/leon3_zc702_stub_processing_system7_0_0.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'leon3_zc702_stub' (59#1) [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/hdl/leon3_zc702_stub.vhd:72]
	Parameter hindex bound to: 3 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 2 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter endianness_mode bound to: 1 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 107 - type: integer 
	Parameter bar0 bound to: 268693506 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahb2axi3b' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axi3b.vhd:78]
	Parameter hindex bound to: 3 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 2 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter endianness_mode bound to: 1 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 107 - type: integer 
	Parameter bar0 bound to: 268693506 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
	Parameter hindex bound to: 3 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 2 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter axi4 bound to: 0 - type: integer 
	Parameter endianness_mode bound to: 1 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 107 - type: integer 
	Parameter bar0 bound to: 268693506 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahb2axib' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axib.vhd:77]
	Parameter hindex bound to: 3 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 2 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter axi4 bound to: 0 - type: integer 
	Parameter endianness_mode bound to: 1 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 107 - type: integer 
	Parameter bar0 bound to: 268693506 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized6' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized5' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized5' (59#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd:152]
	Parameter abits bound to: 1 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p' (60#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/memory_inferred.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized6' (60#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/syncram_2p.vhd:55]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/axi.vhd:612]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/axi.vhd:567]
INFO: [Synth 8-256] done synthesizing module 'ahb2axib' (61#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axib.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'ahb2axi3b' (62#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axi3b.vhd:78]
	Parameter hindex bound to: 1 - type: integer 
	Parameter haddr bound to: 2048 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'apbctrl' [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/apbctrl.vhd:60]
	Parameter hindex bound to: 1 - type: integer 
	Parameter haddr bound to: 2048 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter hindex0 bound to: 1 - type: integer 
	Parameter haddr0 bound to: 2048 - type: integer 
	Parameter hmask0 bound to: 4095 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'apbctrlx' [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/apbctrlx.vhd:71]
	Parameter hindex0 bound to: 1 - type: integer 
	Parameter haddr0 bound to: 2048 - type: integer 
	Parameter hmask0 bound to: 4095 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter nslaves bound to: 16 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
WARNING: [Synth 8-5858] RAM ahbo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM apbi_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'apbctrlx' (63#1) [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/apbctrlx.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'apbctrl' (64#1) [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/apbctrl.vhd:60]
	Parameter pindex bound to: 2 - type: integer 
	Parameter paddr bound to: 2 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter eirq bound to: 0 - type: integer 
	Parameter irqmap bound to: 0 - type: integer 
	Parameter bootreg bound to: 1 - type: integer 
	Parameter extrun bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'irqmp' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/irqmp/irqmp.vhd:62]
	Parameter pindex bound to: 2 - type: integer 
	Parameter paddr bound to: 2 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter eirq bound to: 0 - type: integer 
	Parameter irqmap bound to: 0 - type: integer 
	Parameter bootreg bound to: 1 - type: integer 
	Parameter extrun bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/irqmp/irqmp.vhd:205]
WARNING: [Synth 8-5858] RAM irqo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'irqmp' (65#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/irqmp/irqmp.vhd:62]
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 8 - type: integer 
	Parameter sepirq bound to: 1 - type: integer 
	Parameter sbits bound to: 8 - type: integer 
	Parameter ntimers bound to: 2 - type: integer 
	Parameter nbits bound to: 32 - type: integer 
	Parameter wdog bound to: 0 - type: integer 
	Parameter ewdogen bound to: 0 - type: integer 
	Parameter glatch bound to: 0 - type: integer 
	Parameter gextclk bound to: 0 - type: integer 
	Parameter gset bound to: 0 - type: integer 
	Parameter gelatch bound to: 0 - type: integer 
	Parameter wdogwin bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gptimer' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/gptimer.vhd:84]
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 3 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 8 - type: integer 
	Parameter sepirq bound to: 1 - type: integer 
	Parameter sbits bound to: 8 - type: integer 
	Parameter ntimers bound to: 2 - type: integer 
	Parameter nbits bound to: 32 - type: integer 
	Parameter wdog bound to: 0 - type: integer 
	Parameter ewdogen bound to: 0 - type: integer 
	Parameter glatch bound to: 0 - type: integer 
	Parameter gextclk bound to: 0 - type: integer 
	Parameter gset bound to: 0 - type: integer 
	Parameter gelatch bound to: 0 - type: integer 
	Parameter wdogwin bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/gptimer.vhd:385]
INFO: [Synth 8-226] default block is never used [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/gptimer.vhd:385]
WARNING: [Synth 8-5858] RAM vtimers_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'gptimer' (66#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/gptimer.vhd:84]
	Parameter pindex bound to: 8 - type: integer 
	Parameter paddr bound to: 8 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter imask bound to: 0 - type: integer 
	Parameter nbits bound to: 16 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter bypass bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter bpdir bound to: 0 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter irqgen bound to: 0 - type: integer 
	Parameter iflagreg bound to: 0 - type: integer 
	Parameter bpmode bound to: 0 - type: integer 
	Parameter inpen bound to: 0 - type: integer 
	Parameter doutresv bound to: 0 - type: integer 
	Parameter dirresv bound to: 0 - type: integer 
	Parameter bpresv bound to: 0 - type: integer 
	Parameter inpresv bound to: 0 - type: integer 
	Parameter pulse bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grgpio' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/grgpio.vhd:74]
	Parameter pindex bound to: 8 - type: integer 
	Parameter paddr bound to: 8 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter imask bound to: 0 - type: integer 
	Parameter nbits bound to: 16 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter bypass bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter bpdir bound to: 0 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter irqgen bound to: 0 - type: integer 
	Parameter iflagreg bound to: 0 - type: integer 
	Parameter bpmode bound to: 0 - type: integer 
	Parameter inpen bound to: 0 - type: integer 
	Parameter doutresv bound to: 0 - type: integer 
	Parameter dirresv bound to: 0 - type: integer 
	Parameter bpresv bound to: 0 - type: integer 
	Parameter inpresv bound to: 0 - type: integer 
	Parameter pulse bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grgpio' (67#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/grgpio.vhd:74]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iopad' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:41]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_iopad' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:103]
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (68#1) [/opt/xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-256] done synthesizing module 'unisim_iopad' (69#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/unisim/pads_unisim.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'iopad' (70#1) [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:41]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter pindex bound to: 1 - type: integer 
	Parameter paddr bound to: 1 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 0 - type: integer 
	Parameter pirq bound to: 2 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'apbuart' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/uart/apbuart.vhd:64]
	Parameter pindex bound to: 1 - type: integer 
	Parameter paddr bound to: 1 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 0 - type: integer 
	Parameter pirq bound to: 2 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apbuart' (71#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/uart/apbuart.vhd:64]
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 51 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter pindex bound to: 15 - type: integer 
	Parameter paddr bound to: 15 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 7 - type: integer 
	Parameter nftslv bound to: 1 - type: integer 
	Parameter ver bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbstat' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/ahbstat.vhd:58]
	Parameter pindex bound to: 15 - type: integer 
	Parameter paddr bound to: 15 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 7 - type: integer 
	Parameter nftslv bound to: 1 - type: integer 
	Parameter ver bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbstat' (72#1) [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/misc/ahbstat.vhd:58]
INFO: [Synth 8-638] synthesizing module 'ahbrom' [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/ahbrom.vhd:34]
	Parameter hindex bound to: 0 - type: integer 
	Parameter haddr bound to: 0 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter kbytes bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbrom' (73#1) [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/ahbrom.vhd:34]
WARNING: [Synth 8-3848] Net gpioi[sig_in] in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:186]
WARNING: [Synth 8-3848] Net gpioi[sig_en] in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:186]
WARNING: [Synth 8-3848] Net tck in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:189]
WARNING: [Synth 8-3848] Net tms in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:189]
WARNING: [Synth 8-3848] Net tdi in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:189]
WARNING: [Synth 8-3848] Net rxd1 in module/entity leon3mp does not have driver. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'leon3mp' (74#1) [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:83]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[19]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[18]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[17]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[16]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[15]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[14]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[13]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[12]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[11]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[10]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[9]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[8]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[7]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[6]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[5]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[4]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[3]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[2]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[1]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[0]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[19]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[18]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[17]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[16]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[15]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[14]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[13]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[12]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[11]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[10]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[9]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[8]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[7]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[6]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[5]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[4]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[3]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[2]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[1]
WARNING: [Synth 8-3331] design iopad has unconnected port cfgi[0]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][0]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][1]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][3]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][4]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][5]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][6]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][7]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][8]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][9]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][10]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][11]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][12]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][13]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][14]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[psel][15]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][31]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][30]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][29]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][28]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][27]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][26]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][25]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][24]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][23]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][22]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][21]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][20]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][19]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][18]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][17]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][16]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][15]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][14]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][13]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][12]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][11]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][10]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][9]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][8]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][1]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[paddr][0]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][31]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][30]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][29]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][28]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][27]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][26]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][25]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][24]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][23]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][22]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][21]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][20]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][19]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][18]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][17]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][16]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[pirq][0]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[testen]
WARNING: [Synth 8-3331] design irqmp has unconnected port apbi[testrst]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1649.379 ; gain = 267.812 ; free physical = 45651 ; free virtual = 61574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ahbjtaggen0.ahbjtag0:tck to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:304]
WARNING: [Synth 8-3295] tying undriven pin ahbjtaggen0.ahbjtag0:tms to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:304]
WARNING: [Synth 8-3295] tying undriven pin ahbjtaggen0.ahbjtag0:tdi to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:304]
WARNING: [Synth 8-3295] tying undriven pin gpio0.grgpio0:gpioi[din][15] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin gpio0.grgpio0:gpioi[din][14] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin gpio0.grgpio0:gpioi[din][13] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin gpio0.grgpio0:gpioi[din][12] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin gpio0.grgpio0:gpioi[din][11] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:477]
WARNING: [Synth 8-3295] tying undriven pin ua1.uart1:uarti[rxd] to constant 0 [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:495]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1649.379 ; gain = 267.812 ; free physical = 45700 ; free virtual = 61623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1649.379 ; gain = 267.812 ; free physical = 45700 ; free virtual = 61623
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:297]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:489]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:489]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:489]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:489]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:481]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/iopad.vhd:67]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:507]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:287]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.vhd:509]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/outpad.vhd:52]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/leon3_zc702_stub_processing_system7_0_0.xdc] for cell 'leon3_zc702_stub_i/processing_system7_0/U0'
Finished Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/leon3_zc702_stub_processing_system7_0_0.xdc] for cell 'leon3_zc702_stub_i/processing_system7_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.srcs/sources_1/bd/leon3_zc702_stub/ip/leon3_zc702_stub_processing_system7_0_0/leon3_zc702_stub_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/leon3mp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/leon3mp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2032.160 ; gain = 0.000 ; free physical = 45327 ; free virtual = 61251
Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc]
Finished Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/leon3mp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/leon3mp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/leon3mp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/leon3mp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/leon3mp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2032.160 ; gain = 0.000 ; free physical = 45327 ; free virtual = 61251
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2032.160 ; gain = 0.000 ; free physical = 45327 ; free virtual = 61251
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAMB16_S18 => RAMB18E1: 4 instances
  RAMB16_S36_S36 => RAMB36E1: 12 instances
  RAMB16_S9 => RAMB18E1: 8 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2032.160 ; gain = 0.000 ; free physical = 45327 ; free virtual = 61251
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2032.160 ; gain = 0.000 ; free physical = 45327 ; free virtual = 61251
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 2032.160 ; gain = 650.594 ; free physical = 45491 ; free virtual = 61415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 2032.160 ; gain = 650.594 ; free physical = 45491 ; free virtual = 61415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for leon3_zc702_stub_i/processing_system7_0/U0. (constraint file  /home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for leon3_zc702_stub_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for leon3_zc702_stub_i/processing_system7_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2032.160 ; gain = 650.594 ; free physical = 45493 ; free virtual = 61417
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'syncrregs.r_reg[haddr]' and it is trimmed from '14' to '9' bits. [/home/kris/riscvy-business/grlib-2018.3/lib/grlib/amba/ahbctrl.vhd:718]
INFO: [Synth 8-4471] merging register 'syncregs.r_reg[aximout][w][id][3:0]' into 'syncregs.r_reg[aximout][aw][id][3:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axib.vhd:1057]
INFO: [Synth 8-4471] merging register 'syncregs.r_reg[aximout][ar][id][3:0]' into 'syncregs.r_reg[aximout][aw][id][3:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axib.vhd:1057]
INFO: [Synth 8-4471] merging register 'syncregs.r_reg[aximout][ar][lock][1:0]' into 'syncregs.r_reg[aximout][aw][lock][1:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axib.vhd:1057]
INFO: [Synth 8-4471] merging register 'syncregs.r_reg[aximout][ar][qos][3:0]' into 'syncregs.r_reg[aximout][aw][qos][3:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/axi/ahb2axib.vhd:1057]
INFO: [Synth 8-802] inferred FSM for state register 'syncregs.r_reg[state]' in module 'ahb2axib'
INFO: [Synth 8-5544] ROM "wbuf_boundary" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[ren]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[ahbsout][hready]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[rburst_valid]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[last_latched_word]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[state]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[p][0][state]' in module 'apbctrlx'
INFO: [Synth 8-5546] ROM "v[p][0][penable]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "v[p][0][hready]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[p][0][state]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iuacc" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hrdata" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "retry" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mexc" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "v[reload]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[dishlt]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[txstate]' in module 'apbuart'
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[rxstate]' in module 'apbuart'
INFO: [Synth 8-5546] ROM "v[rxen]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[break]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "v_reg[rhold][0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[rhold][1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[rhold][2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[rhold][3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[rhold][4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[rhold][5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[rhold][6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[rhold][7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[thold][0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[thold][1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[thold][2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[thold][3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[thold][4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[thold][5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[thold][6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[thold][7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[irqpend]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "v[txstate]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[brate]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[rwaddr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "v[txstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[rxstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[rxstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'r_reg[e][mac]' into 'r_reg[w][s][ec]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-4471] merging register 'r_reg[w][s][ef]' into 'r_reg[w][s][ec]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/iu3.vhd:1397]
INFO: [Synth 8-5544] ROM "ra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "immediate_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wovf_exc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "v[m][ctrl][ld]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dci[signed]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "intack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "imm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s[icc]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s[tba]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s[y]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "iflush" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dci[signed]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dci[write]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dci[lock]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "dci[size]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "mcasa" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "illegal_inst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fp_disabled" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cp_disabled" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mulins" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "divins" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "aluop" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "alusel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alusel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluadd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "invop2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shleft" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mulstep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_check" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ldcheck1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "ldcheck2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "de_jmpl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rett_inst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mulstart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "pccomp" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "immediate_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wovf_exc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "v[m][ctrl][ld]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dci[signed]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "intack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "imm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s[icc]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s[tba]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s[y]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "iflush" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dci[signed]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dci[write]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dci[lock]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "dci[size]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "mcasa" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "illegal_inst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fp_disabled" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cp_disabled" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mulins" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "divins" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "aluop" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "alusel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alusel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluadd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "invop2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shleft" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mulstep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_check" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ldcheck1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "ldcheck2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "de_jmpl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rett_inst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mulstart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "pccomp" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "v[x][rstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r[a][ctrl][tt]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dci[asi]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dci[asi]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[x][rstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[x][rstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[x][rstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crdy" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vdsu[itfiltmask]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vwpr[0][addr]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vwpr[0][mask]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asi" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "npc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vwpr[0][addr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vwpr[0][mask]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[icc]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[tt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[y]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[svt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[ducnt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aluop" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alusel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ldchkex" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ldchkra" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_hit_inc_array" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_hit_exc_array" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[istate]' in module 'mmu_icache'
INFO: [Synth 8-5544] ROM "lastline" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "vl_reg[lru][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][43]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "xnew_lru" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'r_reg[subit_mmu]' into 'r_reg[reqst]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
INFO: [Synth 8-4471] merging register 'r_reg[lock]' into 'r_reg[lrr]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
INFO: [Synth 8-4471] merging register 'r_reg[dadj][1:0]' into 'r_reg[tadj][1:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
INFO: [Synth 8-4471] merging register 'r_reg[sadj][1:0]' into 'r_reg[tadj][1:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
INFO: [Synth 8-4471] merging register 'r_reg[mmctrl1][bar][1:0]' into 'r_reg[tadj][1:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
INFO: [Synth 8-4471] merging register 'r_reg[mmctrl1][subit]' into 'r_reg[lrr]' [/home/kris/riscvy-business/grlib-2018.3/lib/gaisler/leon3v3/mmu_dcache.vhd:1782]
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[dstate]' in module 'mmu_dcache'
INFO: [Synth 8-5587] ROM size for "rdatasel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "xnew_lru" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[state]' in module 'mmutw'
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[s2_tlbstate]' in module 'mmutlb'
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[s2_tlbstate]' in module 'mmutlb__parameterized1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/mul_inferred.vhd:105]
INFO: [Synth 8-5545] ROM "mulo[icc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[state]' in module 'div32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                    read |                               01 |                               01
                   write |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncregs.r_reg[state]' using encoding 'sequential' in module 'ahb2axib'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[p][0][state]' using encoding 'sequential' in module 'apbctrlx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                    data |                               01 |                               01
                 cparity |                               10 |                               10
                 stopbit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[txstate]' using encoding 'sequential' in module 'apbuart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                startbit |                              001 |                              001
                    data |                              010 |                              010
                 cparity |                              011 |                              011
                 stopbit |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[rxstate]' using encoding 'sequential' in module 'apbuart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   trans |                               01 |                               01
               streaming |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[istate]' using encoding 'sequential' in module 'mmu_icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
               asi_idtag |                             0001 |                             0110
                  wflush |                             0010 |                             0101
                  rtrans |                             0011 |                             0010
                   wread |                             0100 |                             0001
                dblwrite |                             0101 |                             0111
                  wtrans |                             0110 |                             0100
                loadpend |                             0111 |                             1000
                  wwrite |                             1000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[dstate]' using encoding 'sequential' in module 'mmu_dcache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                     lv1 |                              001 |                              011
                     lv2 |                              010 |                              100
                     lv3 |                              011 |                              101
                     lv4 |                              100 |                              110
                   waitm |                              101 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[state]' using encoding 'sequential' in module 'mmutw'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                              000
                    walk |                               01 |                              010
                    sync |                               10 |                              101
                    pack |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[s2_tlbstate]' using encoding 'sequential' in module 'mmutlb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                              000
                    walk |                               01 |                              010
                    sync |                               10 |                              101
                    pack |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[s2_tlbstate]' using encoding 'sequential' in module 'mmutlb__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                              000
                 iSTATE1 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              011
                 iSTATE4 |                              100 |                              100
                  iSTATE |                              101 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[state]' using encoding 'sequential' in module 'div32'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:25 . Memory (MB): peak = 2032.160 ; gain = 650.594 ; free physical = 45466 ; free virtual = 61395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mmu_cache     |           1|     37743|
|2     |proc3__GB1    |           1|     17327|
|3     |leon3x__GC0   |           1|      1397|
|4     |leon3mp__GC0  |           1|     29393|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 20    
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input     30 Bit         XORs := 4     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               66 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 63    
	               30 Bit    Registers := 19    
	               29 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 16    
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 7     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 78    
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 37    
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 72    
	                2 Bit    Registers := 72    
	                1 Bit    Registers := 906   
+---Multipliers : 
	                34x34  Multipliers := 1     
+---RAMs : 
	              240 Bit         RAMs := 2     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     65 Bit        Muxes := 4     
	   6 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 3     
	   2 Input     35 Bit        Muxes := 6     
	   2 Input     34 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 3     
	   6 Input     33 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 28    
	   2 Input     32 Bit        Muxes := 175   
	   9 Input     32 Bit        Muxes := 7     
	  10 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 34    
	   4 Input     30 Bit        Muxes := 14    
	   6 Input     30 Bit        Muxes := 1     
	  10 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 8     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   6 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 19    
	   9 Input     20 Bit        Muxes := 2     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	  25 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 2     
	   7 Input     15 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   9 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 106   
	  10 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 10    
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 20    
	   9 Input      7 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 22    
	  11 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 12    
	   4 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 60    
	   8 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 3     
	  34 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 124   
	   6 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 3     
	  22 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 5     
	  10 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 17    
	   2 Input      2 Bit        Muxes := 93    
	  14 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 6     
	  17 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	  22 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1935  
	   4 Input      1 Bit        Muxes := 293   
	   6 Input      1 Bit        Muxes := 67    
	  14 Input      1 Bit        Muxes := 23    
	   9 Input      1 Bit        Muxes := 55    
	  10 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 33    
	   5 Input      1 Bit        Muxes := 33    
	   8 Input      1 Bit        Muxes := 29    
	  22 Input      1 Bit        Muxes := 6     
	  15 Input      1 Bit        Muxes := 5     
	  13 Input      1 Bit        Muxes := 26    
	  16 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 3     
	  18 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mmu_icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 280   
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     30 Bit        Muxes := 10    
	   4 Input     30 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 297   
	   4 Input      1 Bit        Muxes := 23    
Module mmu_dcache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               30 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 174   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 38    
	   9 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 3     
	  10 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 9     
	   9 Input     20 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   9 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 10    
	   9 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 21    
	   8 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 3     
	  34 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	  14 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 451   
	   6 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 23    
	   9 Input      1 Bit        Muxes := 53    
	  10 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module mmu_acache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 31    
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 142   
	   4 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
Module mmutw 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 4     
	   6 Input     30 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   6 Input     26 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 7     
Module generic_syncram 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	              240 Bit         RAMs := 1     
Module mmutlbcam__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__5 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__6 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__7 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmulrue 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mmulru 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mmutlb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 25    
Module generic_syncram__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	              240 Bit         RAMs := 1     
Module mmutlbcam__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmulrue__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mmulrue__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mmulru__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mmutlb__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 25    
Module mmu 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 46    
Module iu3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input     30 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 23    
+---Registers : 
	               32 Bit    Registers := 18    
	               30 Bit    Registers := 9     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 113   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 49    
	   4 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     30 Bit        Muxes := 10    
	   2 Input     30 Bit        Muxes := 16    
	  10 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 30    
	   4 Input      8 Bit        Muxes := 4     
	  10 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 14    
	   4 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 14    
	   4 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 23    
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	  10 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   8 Input      2 Bit        Muxes := 3     
	  17 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 204   
	   4 Input      1 Bit        Muxes := 98    
	   8 Input      1 Bit        Muxes := 23    
	  10 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 6     
	  22 Input      1 Bit        Muxes := 6     
	  15 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 3     
	  18 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 1     
Module gen_mult_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
+---Multipliers : 
	                34x34  Multipliers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
Module mul32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module div32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               65 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 4     
	   6 Input     65 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 3     
	   6 Input     33 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 14    
Module memrwcol__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module memrwcol 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module memrwcol__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 4     
Module memrwcol__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
Module memrwcol__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 4     
Module memrwcol__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
Module cachemem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 2     
Module leon3x 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ahbctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 270   
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module memrwcol__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module generic_syncram_2p 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module ahb2axib 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 50    
Module apbctrlx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module dsu3x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     30 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 4     
	               23 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 2     
	  13 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 48    
	   6 Input      1 Bit        Muxes := 27    
	  13 Input      1 Bit        Muxes := 18    
	   7 Input      1 Bit        Muxes := 1     
Module ahbmst 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module virtex7_tap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module grdff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module jtagcom2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     35 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 27    
Module gptimer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   4 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 56    
Module grgpio 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 4     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	  25 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	  25 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module apbuart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 3     
	   6 Input     12 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 40    
	   5 Input      8 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   6 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 118   
	   6 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 29    
Module ahbstat 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module ahbrom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module irqmp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               15 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 4     
	   4 Input     15 Bit        Muxes := 2     
	   7 Input     15 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 4     
	  15 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   4 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "xnew_lru" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "xnew_lru" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pccomp" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mgen.mul0/mulo[icc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/inferred/mul_inferred.vhd:106]
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/, operation Mode is: A*B.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/, operation Mode is: A*B.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
INFO: [Synth 8-4471] merging register 'vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[address][7:0]' into 'vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[address][7:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:164]
INFO: [Synth 8-4471] merging register 'vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/rwcol0/r2_reg[address][6:0]' into 'vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/rwcol0/r1_reg[address][6:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:164]
INFO: [Synth 8-4471] merging register 'vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags0/rwcol0/r2_reg[address][6:0]' into 'vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/rwcol0/r2_reg[address][6:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:164]
INFO: [Synth 8-4471] merging register 'vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags0/rwcol0/r1_reg[address][6:0]' into 'vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/rwcol0/r1_reg[address][6:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:157]
INFO: [Synth 8-4471] merging register 'vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags1/rwcol0/r2_reg[address][6:0]' into 'vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags0/rwcol0/r1_reg[address][6:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:164]
INFO: [Synth 8-4471] merging register 'vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[1].dtags1/rwcol0/r1_reg[address][6:0]' into 'vhdl.cmem0/dme.dtags1.mdt1.fast.mdt0[0].dtags1/rwcol0/r1_reg[address][6:0]' [/home/kris/riscvy-business/grlib-2018.3/lib/techmap/maps/memrwcol.vhd:157]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\lru0.lru/syncrregs.r_reg[clear][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\lru0.lru/syncrregs.r_reg[clear][0] )
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/lru0.lru/syncrregs.r_reg[clear][2]' (FDE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/lru0.lru/syncrregs.r_reg[bar][1]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/lru0.lru/syncrregs.r_reg[clear][2]' (FDE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/lru0.lru/syncrregs.r_reg[bar][1]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/lru0.lru/syncrregs.r_reg[clear][3]' (FDE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/lru0.lru/syncrregs.r_reg[clear][4]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/lru0.lru/syncrregs.r_reg[clear][3]' (FDE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/lru0.lru/syncrregs.r_reg[clear][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\syncrregs.r_reg[tlbdis_data][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\syncrregs.r_reg[tlbdis_data][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\tlbcam0[7].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\tlbcam0[0].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\tlbcam0[1].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\tlbcam0[2].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\tlbcam0[3].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\tlbcam0[4].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\tlbcam0[5].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\tlbcam0[6].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\tlbcam0[7].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\tlbcam0[0].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\tlbcam0[1].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\tlbcam0[2].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\tlbcam0[3].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\tlbcam0[4].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\tlbcam0[5].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\tlbcam0[6].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/sn2.rs_reg[snhit][3]' (FD) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/sn2.rs_reg[snhit][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /dcache0/\sn2.rs_reg[snhit][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /dcache0/\r_reg[reqst] )
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[lrr]' (FDRE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /icache0/\r_reg[pflush] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /icache0/\r_reg[subit_mmu] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /icache0/\r_reg[lock] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /icache0/\r_reg[lrr] )
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][0]' (FDRE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][1]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][1]' (FDRE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][2]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][2]' (FDRE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][3]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][3]' (FDRE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][4]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][4]' (FDRE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][5]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][5]' (FDRE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][6]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][6]' (FDRE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][7]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][7]' (FDRE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][8]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][8]' (FDRE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][9]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][9]' (FDRE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][10]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][10]' (FDRE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][11]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][11]' (FDRE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[tadj][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /dcache0/\r_reg[ilramen] )
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[tadj][0]' (FDRE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[tadj][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /dcache0/\r_reg[tadj][1] )
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][0]' (FDRE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][1]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][1]' (FDRE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][2]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][2]' (FDRE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][3]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][3]' (FDRE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][4]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][4]' (FDRE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][5]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][5]' (FDRE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][6]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][6]' (FDRE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\syncrregs.r_reg[walk_fault][fault_access] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\syncrregs.r_reg[s2_isid] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\syncrregs.r_reg[s2_read] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\syncrregs.r_reg[walk_fault][fault_access] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\syncrregs.r_reg[s2_isid] )
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/lru0.lru/syncrregs.r_reg[clear][1]' (FDE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/lru0.lru/syncrregs.r_reg[clear][4]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/lru0.lru/syncrregs.r_reg[clear][1]' (FDE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/lru0.lru/syncrregs.r_reg[clear][4]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/lru0.lru/syncrregs.r_reg[bar][0]' (FDE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/lru0.lru/syncrregs.r_reg[clear][4]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/lru0.lru/syncrregs.r_reg[bar][1]' (FDE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/lru0.lru/syncrregs.r_reg[clear][4]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/lru0.lru/syncrregs.r_reg[bar][0]' (FDE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/lru0.lru/syncrregs.r_reg[clear][4]'
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/lru0.lru/syncrregs.r_reg[bar][1]' (FDE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/lru0.lru/syncrregs.r_reg[clear][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\lru0.lru/syncrregs.r_reg[clear][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0 /\lru0.lru/syncrregs.r_reg[clear][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /icache0/\r_reg[pflushr] )
INFO: [Synth 8-3886] merging instance 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/syncrregs.r_reg[s2_isid]' (FDE) to 'leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/syncrregs.r_reg[s2_needsync]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0 /\syncrregs.r_reg[s2_needsync] )
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][ctrl][tt][0]' (FDE) to 'vhdl.p0i_1/iu/r_reg[a][ctrl][trap]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][ctrl][tt][5]' (FDRE) to 'vhdl.p0i_1/iu/r_reg[w][s][ec]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][ctrl][tt][1]' (FDRE) to 'vhdl.p0i_1/iu/r_reg[w][s][ec]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][ctrl][tt][4]' (FDRE) to 'vhdl.p0i_1/iu/r_reg[w][s][ec]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][ctrl][tt][3]' (FDRE) to 'vhdl.p0i_1/iu/r_reg[w][s][ec]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][ctrl][tt][2]' (FDRE) to 'vhdl.p0i_1/iu/r_reg[w][s][ec]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][ctrl][inst][0]' (FDE) to 'vhdl.p0i_1/iu/r_reg[a][rfa2][0]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][ctrl][inst][1]' (FDE) to 'vhdl.p0i_1/iu/r_reg[a][rfa2][1]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][ctrl][inst][2]' (FDE) to 'vhdl.p0i_1/iu/r_reg[a][rfa2][2]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][ctrl][inst][3]' (FDE) to 'vhdl.p0i_1/iu/r_reg[a][rfa2][3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vhdl.p0i_1 /iu/\r_reg[d][rexpos][1] )
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_1/iu/r_reg[a][imm][22]' (FDE) to 'vhdl.p0i_1/iu/r_reg[a][ctrl][inst][12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vhdl.p0i_1 /iu/\r_reg[w][s][ec] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vhdl.p0i_1 /iu/\r_reg[d][rexen] )
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][0]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][0]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][1]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][1]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][2]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][2]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][3]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][3]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][4]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][4]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][5]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][5]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][6]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][6]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][7]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][7]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][8]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][8]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][9]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][9]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][10]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][10]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][11]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][11]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][12]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][12]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][13]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][13]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][14]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][14]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][15]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][15]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][16]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][16]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][17]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][17]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][18]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][18]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][19]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][19]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][20]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][20]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][21]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][21]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][22]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][22]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][23]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][23]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][24]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][24]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][25]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][25]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][26]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][26]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][27]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][27]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][28]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][28]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][29]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][29]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][30]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][30]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][31]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][31]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wren]' (FD) to 'leon3x0i_2/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wren]'
INFO: [Synth 8-3886] merging instance 'i_0/ua1.uart1/r_reg[rxf][0]' (FD) to 'i_0/ua1.uart1/r_reg[ctsn][0]'
INFO: [Synth 8-3886] merging instance 'i_0/dsugen.dsu0/x0/r2_reg[dsuen][0]' (FD) to 'i_0/dsugen.dsu0/x0/r_reg[dsuen][0]'
INFO: [Synth 8-3886] merging instance 'i_0/ua1.uart1/r_reg[rxf][1]' (FD) to 'i_0/ua1.uart1/r_reg[ctsn][1]'
INFO: [Synth 8-3886] merging instance 'i_0/ua1.uart1/r_reg[extclk]' (FD) to 'i_0/ua1.uart1/r_reg[ctsn][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\dsugen.dsu0 /\x0/r_reg[dsuen][0] )
INFO: [Synth 8-3886] merging instance 'i_0/dsugen.dsu0/x0/r2_reg[dsuen][1]' (FD) to 'i_0/dsugen.dsu0/x0/r_reg[dsuen][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ua1.uart1 /\r_reg[ctsn][0] )
INFO: [Synth 8-3886] merging instance 'i_0/dsugen.dsu0/x0/r_reg[dsuen][1]' (FD) to 'i_0/dsugen.dsu0/x0/r_reg[dsuen][0]'
INFO: [Synth 8-3886] merging instance 'i_0/gpio0.grgpio0/r_reg[din1][11]' (FD) to 'i_0/gpio0.grgpio0/r_reg[din1][15]'
INFO: [Synth 8-3886] merging instance 'i_0/gpio0.grgpio0/r_reg[din1][12]' (FD) to 'i_0/gpio0.grgpio0/r_reg[din1][15]'
INFO: [Synth 8-3886] merging instance 'i_0/gpio0.grgpio0/r_reg[din1][13]' (FD) to 'i_0/gpio0.grgpio0/r_reg[din1][15]'
INFO: [Synth 8-3886] merging instance 'i_0/gpio0.grgpio0/r_reg[din1][14]' (FD) to 'i_0/gpio0.grgpio0/r_reg[din1][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\gpio0.grgpio0 /\r_reg[din1][15] )
INFO: [Synth 8-3886] merging instance 'i_0/dsugen.dsu0/x0/tb0.tr_reg[hmaster][1]' (FDE) to 'i_0/dsugen.dsu0/x0/tb0.tr_reg[hmaster][2]'
INFO: [Synth 8-3886] merging instance 'i_0/dsugen.dsu0/x0/tb0.tr_reg[hmaster][2]' (FDE) to 'i_0/dsugen.dsu0/x0/tb0.tr_reg[hmaster][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\dsugen.dsu0 /\x0/tb0.tr_reg[hmaster][3] )
INFO: [Synth 8-3886] merging instance 'i_0/dsugen.dsu0/x0/r2_reg[dsuen][2]' (FD) to 'i_0/dsugen.dsu0/x0/r_reg[dsuen][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ahb2axi3/\ahb2axibx/syncregs.r_reg[aximout][aw][prot][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ahb2axi3/\ahb2axibx/syncregs.r_reg[aximout][aw][cache][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ahb2axi3/\ahb2axibx/syncregs.r_reg[aximout][aw][cache][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ahb2axi3/\ahb2axibx/syncregs.r_reg[aximout][ar][prot][1] )
INFO: [Synth 8-3886] merging instance 'i_0/ahb2axi3/ahb2axibx/syncregs.r_reg[aximout][aw][lock][0]' (FDR) to 'i_0/ahb2axi3/ahb2axibx/syncregs.r_reg[aximout][aw][lock][1]'
INFO: [Synth 8-3886] merging instance 'i_0/ahb2axi3/ahb2axibx/syncregs.r_reg[aximout][aw][lock][1]' (FDR) to 'i_0/ahb2axi3/ahb2axibx/syncregs.r_reg[aximout][aw][id][3]'
INFO: [Synth 8-3886] merging instance 'i_0/ahb2axi3/ahb2axibx/syncregs.r_reg[aximout][aw][id][0]' (FDR) to 'i_0/ahb2axi3/ahb2axibx/syncregs.r_reg[aximout][aw][id][3]'
INFO: [Synth 8-3886] merging instance 'i_0/ahb2axi3/ahb2axibx/syncregs.r_reg[aximout][aw][id][1]' (FDR) to 'i_0/ahb2axi3/ahb2axibx/syncregs.r_reg[aximout][aw][id][3]'
INFO: [Synth 8-3886] merging instance 'i_0/ahb2axi3/ahb2axibx/syncregs.r_reg[aximout][aw][id][2]' (FDR) to 'i_0/ahb2axi3/ahb2axibx/syncregs.r_reg[aximout][aw][id][3]'
INFO: [Synth 8-3886] merging instance 'i_0/ahb2axi3/ahb2axibx/syncregs.r_reg[aximout][aw][id][3]' (FDR) to 'i_0/ahb2axi3/ahb2axibx/syncregs.r_reg[aximout][ar][cache][2]'
INFO: [Synth 8-3886] merging instance 'i_0/ahb2axi3/ahb2axibx/syncregs.r_reg[aximout][ar][cache][2]' (FDR) to 'i_0/ahb2axi3/ahb2axibx/syncregs.r_reg[aximout][ar][cache][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ahb2axi3/\ahb2axibx/syncregs.r_reg[aximout][ar][cache][3] )
INFO: [Synth 8-3886] merging instance 'i_0/ua1.uart1/r_reg[ctsn][1]' (FD) to 'i_0/ua1.uart1/r_reg[ctsn][0]'
INFO: [Synth 8-3886] merging instance 'i_0/ahbs.ahbstat0/r_reg[hmaster][0][1]' (FDE) to 'i_0/ahbs.ahbstat0/r_reg[hmaster][0][2]'
INFO: [Synth 8-3886] merging instance 'i_0/ahbs.ahbstat0/r_reg[hmaster][0][2]' (FDE) to 'i_0/ahbs.ahbstat0/r_reg[hmaster][0][3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ahbs.ahbstat0 /\r_reg[hmaster][0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ahbs.ahbstat0 /\r_reg[multierr][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ahb0/\syncrregs.r_reg[hrdatas][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ahb2axi3/\ahb2axibx/syncregs.r_reg[ahbsout][hresp][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\apb0/apbx /\syncrregs.r_reg[p][0][hresp][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ahb0/\syncrregs.r_reg[hslave][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ahb0/\syncrregs.r_reg[ldefmst] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\dsugen.dsu0 /\x0/r_reg[dsuen][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ua1.uart1 /\r_reg[ctsn][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\gpio0.grgpio0 /\r_reg[din1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ua1.uart1 /\r_reg[rxf][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\dsugen.dsu0 /\x0/r_reg[dsuen][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ua1.uart1 /\r_reg[rxf][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ua1.uart1 /\r_reg[rxf][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /dcache0/\r_reg[flushl2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /a0/\r_reg[retry] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ahb2axi3/\ahb2axibx/syncregs.r_reg[ahbin_reg_b2b][hburst][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\dsugen.dsu0 /\x0/tb0.tr_reg[hsize][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\ahbs.ahbstat0 /\r_reg[hsize][0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\dsugen.dsu0 /\x0/r_reg[en][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ahb0/\syncrregs.r_reg[hrdatam][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vhdl.p0i_1 /iu/\r_reg[d][set][0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:57 ; elapsed = 00:05:22 . Memory (MB): peak = 2181.387 ; gain = 799.820 ; free physical = 45356 ; free virtual = 61316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------------------------+----------------------------------+-----------+----------------------+--------------+
|Module Name                                                           | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+----------------------------------------------------------------------+----------------------------------+-----------+----------------------+--------------+
|\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0  | dataram/xc2v.x0/a0.r0/memarr_reg | Implied   | 8 x 30               | RAM32M x 5   | 
|\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0  | dataram/xc2v.x0/a0.r0/memarr_reg | Implied   | 8 x 30               | RAM32M x 5   | 
|i_0/ahb2axi3                                                          | ahb2axibx/wbuffer/inf.x0/rfd_reg | Implied   | 2 x 32               | RAM32M x 6   | 
+----------------------------------------------------------------------+----------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|leon3mp     | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|leon3mp     | (PCIN>>17)+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|leon3mp     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|leon3mp     | (PCIN>>17)+A*B | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mmu_cache     |           1|     14245|
|2     |proc3__GB1    |           1|     11695|
|3     |leon3x__GC0   |           1|       894|
|4     |leon3mp__GC0  |           1|      8217|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:12 ; elapsed = 00:05:38 . Memory (MB): peak = 2181.387 ; gain = 799.820 ; free physical = 45092 ; free virtual = 61052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:33 ; elapsed = 00:07:02 . Memory (MB): peak = 2440.191 ; gain = 1058.625 ; free physical = 44826 ; free virtual = 60787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+----------------------------------------------------------------------+----------------------------------+-----------+----------------------+--------------+
|Module Name                                                           | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+----------------------------------------------------------------------+----------------------------------+-----------+----------------------+--------------+
|\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.itlb0  | dataram/xc2v.x0/a0.r0/memarr_reg | Implied   | 8 x 30               | RAM32M x 5   | 
|\leon3_0.cpu[0].u0/leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbsplit0.dtlb0  | dataram/xc2v.x0/a0.r0/memarr_reg | Implied   | 8 x 30               | RAM32M x 5   | 
|i_0/ahb2axi3                                                          | ahb2axibx/wbuffer/inf.x0/rfd_reg | Implied   | 2 x 32               | RAM32M x 6   | 
+----------------------------------------------------------------------+----------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mmu_cache     |           1|     14089|
|2     |proc3__GB1    |           1|     11723|
|3     |leon3x__GC0   |           1|       894|
|4     |leon3mp__GC0  |           1|      8217|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:52 ; elapsed = 00:07:22 . Memory (MB): peak = 2440.191 ; gain = 1058.625 ; free physical = 45058 ; free virtual = 61018
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:55 ; elapsed = 00:07:25 . Memory (MB): peak = 2440.191 ; gain = 1058.625 ; free physical = 45058 ; free virtual = 61018
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:55 ; elapsed = 00:07:25 . Memory (MB): peak = 2440.191 ; gain = 1058.625 ; free physical = 45058 ; free virtual = 61018
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:59 ; elapsed = 00:07:29 . Memory (MB): peak = 2440.191 ; gain = 1058.625 ; free physical = 45058 ; free virtual = 61018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:59 ; elapsed = 00:07:29 . Memory (MB): peak = 2440.191 ; gain = 1058.625 ; free physical = 45058 ; free virtual = 61018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:00 ; elapsed = 00:07:30 . Memory (MB): peak = 2440.191 ; gain = 1058.625 ; free physical = 45058 ; free virtual = 61018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:00 ; elapsed = 00:07:30 . Memory (MB): peak = 2440.191 ; gain = 1058.625 ; free physical = 45058 ; free virtual = 61018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|leon3mp     | leon3_0.cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[x][ctrl][inst][13] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|leon3mp     | leon3_0.cpu[0].u0/leon3x0/vhdl.p0/iu/dsugen.dsur_reg[cfc][4]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |BIBUF          |   130|
|2     |BSCANE2        |     2|
|3     |BUFG           |     3|
|4     |CARRY4         |   100|
|5     |DSP48E1        |     2|
|6     |DSP48E1_1      |     2|
|7     |LUT1           |   153|
|8     |LUT2           |   514|
|9     |LUT3           |  1070|
|10    |LUT4           |  1566|
|11    |LUT5           |  1722|
|12    |LUT6           |  4593|
|13    |MUXF7          |   181|
|14    |MUXF8          |    18|
|15    |PS7            |     1|
|16    |RAM32M         |    16|
|17    |RAMB16_S18     |     4|
|18    |RAMB16_S36_S36 |    12|
|19    |RAMB16_S9      |     8|
|20    |SRL16E         |     3|
|21    |FDCE           |    39|
|22    |FDPE           |     1|
|23    |FDRE           |  5226|
|24    |FDSE           |   110|
|25    |IBUF           |     4|
|26    |IOBUF          |     8|
|27    |OBUF           |     8|
+------+---------------+------+

Report Instance Areas: 
+------+----------------------------------------------+-------------------------------------------+------+
|      |Instance                                      |Module                                     |Cells |
+------+----------------------------------------------+-------------------------------------------+------+
|1     |top                                           |                                           | 15496|
|2     |  leon3_zc702_stub_i                          |leon3_zc702_stub                           |   222|
|3     |    processing_system7_0                      |leon3_zc702_stub_processing_system7_0_0    |   222|
|4     |      U0                                      |processing_system7_v5_3_processing_system7 |   222|
|5     |  ahb0                                        |ahbctrl                                    |   210|
|6     |  ahb2axi3                                    |ahb2axi3b                                  |   678|
|7     |    ahb2axibx                                 |ahb2axib                                   |   678|
|8     |      wbuffer                                 |syncram_2p__parameterized6                 |   105|
|9     |        \inf.x0                               |generic_syncram_2p                         |   105|
|10    |  \ahbjtaggen0.ahbjtag0                       |ahbjtag                                    |   388|
|11    |    ahbmst0                                   |ahbmst                                     |    12|
|12    |    \gtckbuf.tckbuf                           |techbuf                                    |     1|
|13    |      \xil.xil0                               |clkbuf_xilinx                              |     1|
|14    |    \gupdff.updff                             |grdff                                      |     1|
|15    |    \newcom.jtagcom0                          |jtagcom2                                   |   359|
|16    |    tap0                                      |tap                                        |    15|
|17    |      \zynq7v.u0                              |virtex7_tap                                |    15|
|18    |  \ahbs.ahbstat0                              |ahbstat                                    |    43|
|19    |  apb0                                        |apbctrl                                    |   484|
|20    |    apbx                                      |apbctrlx                                   |   482|
|21    |  \bpromgen.brom                              |ahbrom                                     |   123|
|22    |  dsuact_pad                                  |outpad                                     |     1|
|23    |    \xcv.x0                                   |unisim_outpad_84                           |     1|
|24    |  \dsugen.dsu0                                |dsu3                                       |  1152|
|25    |    x0                                        |dsu3x                                      |  1152|
|26    |      \tb0.mem0                               |tbufmem_79                                 |   216|
|27    |        \mem32[0].ram0                        |syncram64_80                               |   101|
|28    |          \nopar.s64.xc2v.x0                  |unisim_syncram64_83                        |   101|
|29    |        \mem32[1].ram0                        |syncram64_81                               |   115|
|30    |          \nopar.s64.xc2v.x0                  |unisim_syncram64_82                        |   115|
|31    |  \gpio0.grgpio0                              |grgpio                                     |    62|
|32    |  \gpio0.pio_pads2[10].pio_pad                |inpad                                      |     1|
|33    |    \xcv.x0                                   |unisim_inpad_78                            |     1|
|34    |  \gpio0.pio_pads2[8].pio_pad                 |inpad_0                                    |     1|
|35    |    \xcv.x0                                   |unisim_inpad_77                            |     1|
|36    |  \gpio0.pio_pads2[9].pio_pad                 |inpad_1                                    |     1|
|37    |    \xcv.x0                                   |unisim_inpad_76                            |     1|
|38    |  \gpio0.pio_pads3[11].pio_pad                |outpad_2                                   |     1|
|39    |    \xcv.x0                                   |unisim_outpad_75                           |     1|
|40    |  \gpio0.pio_pads3[12].pio_pad                |outpad_3                                   |     1|
|41    |    \xcv.x0                                   |unisim_outpad_74                           |     1|
|42    |  \gpio0.pio_pads3[13].pio_pad                |outpad_4                                   |     1|
|43    |    \xcv.x0                                   |unisim_outpad_73                           |     1|
|44    |  \gpio0.pio_pads3[14].pio_pad                |outpad_5                                   |     1|
|45    |    \xcv.x0                                   |unisim_outpad_72                           |     1|
|46    |  \gpio0.pio_pads[0].pio_pad                  |iopad                                      |     1|
|47    |    \xcv.x0                                   |unisim_iopad_71                            |     1|
|48    |  \gpio0.pio_pads[1].pio_pad                  |iopad_6                                    |     1|
|49    |    \xcv.x0                                   |unisim_iopad_70                            |     1|
|50    |  \gpio0.pio_pads[2].pio_pad                  |iopad_7                                    |     1|
|51    |    \xcv.x0                                   |unisim_iopad_69                            |     1|
|52    |  \gpio0.pio_pads[3].pio_pad                  |iopad_8                                    |     1|
|53    |    \xcv.x0                                   |unisim_iopad_68                            |     1|
|54    |  \gpio0.pio_pads[4].pio_pad                  |iopad_9                                    |     1|
|55    |    \xcv.x0                                   |unisim_iopad_67                            |     1|
|56    |  \gpio0.pio_pads[5].pio_pad                  |iopad_10                                   |     1|
|57    |    \xcv.x0                                   |unisim_iopad_66                            |     1|
|58    |  \gpio0.pio_pads[6].pio_pad                  |iopad_11                                   |     1|
|59    |    \xcv.x0                                   |unisim_iopad_65                            |     1|
|60    |  \gpio0.pio_pads[7].pio_pad                  |iopad_12                                   |     1|
|61    |    \xcv.x0                                   |unisim_iopad                               |     1|
|62    |  \gpt.timer0                                 |gptimer                                    |   340|
|63    |  hready_pad                                  |outpad_13                                  |     1|
|64    |    \xcv.x0                                   |unisim_outpad_64                           |     1|
|65    |  \irqgen.irqctrl.irqctrl0                    |irqmp                                      |   152|
|66    |  led1_pad                                    |outpad_14                                  |     1|
|67    |    \xcv.x0                                   |unisim_outpad_63                           |     1|
|68    |  \leon3_0.cpu[0].u0                          |leon3s                                     | 11082|
|69    |    leon3x0                                   |leon3x                                     | 11082|
|70    |      \vhdl.cmem0                             |cachemem                                   |   388|
|71    |        \dme.dd0[0].ddsram.ddata0             |syncram__parameterized6                    |     5|
|72    |          \xc2v.x0                            |unisim_syncram__parameterized5_62          |     5|
|73    |        \dme.dd0[1].ddsram.ddata0             |syncram__parameterized6_49                 |     6|
|74    |          \xc2v.x0                            |unisim_syncram__parameterized5             |     6|
|75    |        \dme.dtags1.mdt1.fast.mdt0[0].dtags0  |syncram_2p__parameterized2                 |    88|
|76    |          rwcol0                              |memrwcol__parameterized1_59                |    87|
|77    |          \xc2v.x0                            |unisim_syncram_2p__parameterized1_60       |     1|
|78    |            \a6.x0                            |unisim_syncram_dp__parameterized1_61       |     1|
|79    |        \dme.dtags1.mdt1.fast.mdt0[0].dtags1  |syncram_2p__parameterized4                 |    56|
|80    |          rwcol0                              |memrwcol__parameterized3_56                |    55|
|81    |          \xc2v.x0                            |unisim_syncram_2p__parameterized3_57       |     1|
|82    |            \a6.x0                            |unisim_syncram_dp__parameterized3_58       |     1|
|83    |        \dme.dtags1.mdt1.fast.mdt0[1].dtags0  |syncram_2p__parameterized2_50              |    74|
|84    |          rwcol0                              |memrwcol__parameterized1                   |    73|
|85    |          \xc2v.x0                            |unisim_syncram_2p__parameterized1          |     1|
|86    |            \a6.x0                            |unisim_syncram_dp__parameterized1          |     1|
|87    |        \dme.dtags1.mdt1.fast.mdt0[1].dtags1  |syncram_2p__parameterized4_51              |    45|
|88    |          rwcol0                              |memrwcol__parameterized3                   |    44|
|89    |          \xc2v.x0                            |unisim_syncram_2p__parameterized3          |     1|
|90    |            \a6.x0                            |unisim_syncram_dp__parameterized3          |     1|
|91    |        \ime.im0[0].idata0                    |syncram__parameterized4                    |     4|
|92    |          \xc2v.x0                            |unisim_syncram__parameterized3_55          |     4|
|93    |        \ime.im0[0].itags0                    |syncram__parameterized2                    |    17|
|94    |          \xc2v.x0                            |unisim_syncram__parameterized1_54          |    17|
|95    |        \ime.im0[1].idata0                    |syncram__parameterized4_52                 |     4|
|96    |          \xc2v.x0                            |unisim_syncram__parameterized3             |     4|
|97    |        \ime.im0[1].itags0                    |syncram__parameterized2_53                 |    45|
|98    |          \xc2v.x0                            |unisim_syncram__parameterized1             |    45|
|99    |      \vhdl.p0                                |proc3                                      | 10496|
|100   |        c0mmu                                 |mmu_cache                                  |  5822|
|101   |          a0                                  |mmu_acache                                 |   156|
|102   |          dcache0                             |mmu_dcache                                 |  1584|
|103   |          icache0                             |mmu_icache                                 |  1097|
|104   |          \mmugen.m0                          |mmu                                        |  2853|
|105   |            \tlbsplit0.dtlb0                  |mmutlb__parameterized1                     |  1437|
|106   |              dataram                         |syncram_30                                 |    39|
|107   |                \xc2v.x0                      |unisim_syncram_47                          |    39|
|108   |                  \a0.r0                      |generic_syncram_48                         |    39|
|109   |              \lru0.lru                       |mmulru_31                                  |    82|
|110   |                \lrue0[0].l1                  |mmulrue__parameterized13_39                |    12|
|111   |                \lrue0[1].l1                  |mmulrue__parameterized11_40                |     8|
|112   |                \lrue0[2].l1                  |mmulrue__parameterized9_41                 |    10|
|113   |                \lrue0[3].l1                  |mmulrue__parameterized7_42                 |    10|
|114   |                \lrue0[4].l1                  |mmulrue__parameterized5_43                 |    10|
|115   |                \lrue0[5].l1                  |mmulrue__parameterized3_44                 |    11|
|116   |                \lrue0[6].l1                  |mmulrue__parameterized1_45                 |    18|
|117   |                \lrue0[7].l1                  |mmulrue_46                                 |     3|
|118   |              \tlbcam0[0].tag0                |mmutlbcam__parameterized2                  |    97|
|119   |              \tlbcam0[1].tag0                |mmutlbcam__parameterized2_32               |   103|
|120   |              \tlbcam0[2].tag0                |mmutlbcam__parameterized2_33               |   121|
|121   |              \tlbcam0[3].tag0                |mmutlbcam__parameterized2_34               |   248|
|122   |              \tlbcam0[4].tag0                |mmutlbcam__parameterized2_35               |   152|
|123   |              \tlbcam0[5].tag0                |mmutlbcam__parameterized2_36               |   101|
|124   |              \tlbcam0[6].tag0                |mmutlbcam__parameterized2_37               |    95|
|125   |              \tlbcam0[7].tag0                |mmutlbcam__parameterized2_38               |   180|
|126   |            \tlbsplit0.itlb0                  |mmutlb                                     |  1100|
|127   |              dataram                         |syncram                                    |     9|
|128   |                \xc2v.x0                      |unisim_syncram                             |     9|
|129   |                  \a0.r0                      |generic_syncram                            |     9|
|130   |              \lru0.lru                       |mmulru                                     |    90|
|131   |                \lrue0[0].l1                  |mmulrue__parameterized13                   |    18|
|132   |                \lrue0[1].l1                  |mmulrue__parameterized11                   |     8|
|133   |                \lrue0[2].l1                  |mmulrue__parameterized9                    |    10|
|134   |                \lrue0[3].l1                  |mmulrue__parameterized7                    |    10|
|135   |                \lrue0[4].l1                  |mmulrue__parameterized5                    |    10|
|136   |                \lrue0[5].l1                  |mmulrue__parameterized3                    |    10|
|137   |                \lrue0[6].l1                  |mmulrue__parameterized1                    |    21|
|138   |                \lrue0[7].l1                  |mmulrue                                    |     3|
|139   |              \tlbcam0[0].tag0                |mmutlbcam                                  |    80|
|140   |              \tlbcam0[1].tag0                |mmutlbcam_23                               |    82|
|141   |              \tlbcam0[2].tag0                |mmutlbcam_24                               |    81|
|142   |              \tlbcam0[3].tag0                |mmutlbcam_25                               |   183|
|143   |              \tlbcam0[4].tag0                |mmutlbcam_26                               |    82|
|144   |              \tlbcam0[5].tag0                |mmutlbcam_27                               |    84|
|145   |              \tlbcam0[6].tag0                |mmutlbcam_28                               |    80|
|146   |              \tlbcam0[7].tag0                |mmutlbcam_29                               |   117|
|147   |            tw0                               |mmutw                                      |   224|
|148   |        iu                                    |iu3                                        |  4310|
|149   |        \mgen.div0                            |div32                                      |   261|
|150   |        \mgen.mul0                            |mul32                                      |   103|
|151   |          \xm3232.m3232                       |techmult                                   |   103|
|152   |            \pipe2.arch0.dwm                  |gen_mult_pipe                              |   102|
|153   |      \vhdl.rf0                               |regfile_3p_l3                              |   151|
|154   |        \s1.rhu                               |regfile_3p                                 |   151|
|155   |          \s1.dp.x0                           |syncram_2p                                 |   107|
|156   |            rwcol0                            |memrwcol_20                                |   106|
|157   |            \xc2v.x0                          |unisim_syncram_2p_21                       |     1|
|158   |              \a6.x0                          |unisim_syncram_dp_22                       |     1|
|159   |          \s1.dp.x1                           |syncram_2p_19                              |    44|
|160   |            rwcol0                            |memrwcol                                   |    43|
|161   |            \xc2v.x0                          |unisim_syncram_2p                          |     1|
|162   |              \a6.x0                          |unisim_syncram_dp                          |     1|
|163   |      \vhdl.tbmem_gen.tbmem_1p.tbmem0         |tbufmem                                    |    46|
|164   |        \mem32[0].ram0                        |syncram64                                  |     3|
|165   |          \nopar.s64.xc2v.x0                  |unisim_syncram64_18                        |     3|
|166   |        \mem32[1].ram0                        |syncram64_17                               |    43|
|167   |          \nopar.s64.xc2v.x0                  |unisim_syncram64                           |    43|
|168   |  reset_pad                                   |inpad_15                                   |     5|
|169   |    \xcv.x0                                   |unisim_inpad                               |     5|
|170   |  rsti_pad                                    |outpad_16                                  |     1|
|171   |    \xcv.x0                                   |unisim_outpad                              |     1|
|172   |  \ua1.uart1                                  |apbuart                                    |   535|
+------+----------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:00 ; elapsed = 00:07:30 . Memory (MB): peak = 2440.191 ; gain = 1058.625 ; free physical = 45058 ; free virtual = 61018
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:42 ; elapsed = 00:07:12 . Memory (MB): peak = 2440.191 ; gain = 675.844 ; free physical = 45116 ; free virtual = 61076
Synthesis Optimization Complete : Time (s): cpu = 00:07:01 ; elapsed = 00:07:31 . Memory (MB): peak = 2440.199 ; gain = 1058.625 ; free physical = 45126 ; free virtual = 61086
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 351 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.207 ; gain = 0.000 ; free physical = 45073 ; free virtual = 61033
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAMB16_S18 => RAMB18E1: 4 instances
  RAMB16_S36_S36 => RAMB36E1: 12 instances
  RAMB16_S9 => RAMB18E1: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
784 Infos, 288 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:08 ; elapsed = 00:07:37 . Memory (MB): peak = 2472.207 ; gain = 1090.719 ; free physical = 45297 ; free virtual = 61257
# set_param constraints.enableBinaryConstraints false
# write_checkpoint -force -noxdef leon3mp.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.207 ; gain = 0.000 ; free physical = 45297 ; free virtual = 61257
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/kris/riscvy-business/grlib-2018.3/designs/leon3-xilinx-zc702/vivado/leon3-zc702/leon3-zc702.runs/synth_1/leon3mp.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2496.219 ; gain = 24.012 ; free physical = 45294 ; free virtual = 61257
# create_report "synth_1_synth_report_utilization_0" "report_utilization -file leon3mp_utilization_synth.rpt -pb leon3mp_utilization_synth.pb"
INFO: [runtcl-4] Executing : report_utilization -file leon3mp_utilization_synth.rpt -pb leon3mp_utilization_synth.pb
# file delete __synthesis_is_running__
# close [open __synthesis_is_complete__ w]
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 02:06:39 2019...
