// Seed: 3275098006
module module_0 (
    input wire id_0,
    id_2
);
  supply1 id_3;
  id_4(
      -1, id_2, id_4
  );
  integer id_5 = -1;
  assign id_3 = id_5;
endmodule
module module_1 (
    input  tri1  id_0,
    input  uwire id_1,
    output tri0  id_2,
    input  wire  id_3,
    input  wire  id_4,
    output wand  id_5,
    input  logic id_6,
    output logic id_7
);
  tri0 id_9 = id_4 - -1'd0;
  assign id_7 = id_6;
  always_comb id_7 <= 1;
  assign id_5 = id_3 ? -1'b0 : 1;
  module_0 modCall_1 (id_3);
  assign modCall_1.type_6 = 0;
  wire id_10;
endmodule
