
---------- Begin Simulation Statistics ----------
simSeconds                                   0.457032                       # Number of seconds simulated (Second)
simTicks                                 457032130800                       # Number of ticks simulated (Tick)
finalTick                                1375063475600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   5924.50                       # Real time elapsed on the host (Second)
hostTickRate                                 77142754                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9151348                       # Number of bytes of host memory used (Byte)
simInsts                                    696973892                       # Number of instructions simulated (Count)
simOps                                      781193981                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   117643                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     131858                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1142580327                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       135270366                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     7497                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      121816993                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                1384475                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             18516443                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          31375850                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 497                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1142534797                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.106620                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.429226                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                1058450993     92.64%     92.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  59445477      5.20%     97.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  11548428      1.01%     98.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  13084939      1.15%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      4957      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         3      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 5                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1142534797                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 5789559     16.81%     16.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   1926      0.01%     16.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    3297      0.01%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     16.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead               28593381     83.03%     99.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 48552      0.14%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          114      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      67428688     55.35%     55.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         4030      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           693      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     54277575     44.56%     99.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       105893      0.09%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      121816993                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.106616                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            34436715                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.282692                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1421989789                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               153794486                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       119414144                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      183                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                      69                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses              64                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   156253478                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         116                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         119779930                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      52244662                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1143040                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                1975                       # Number of nop insts executed (Count)
system.cpu.numRefs                           52349598                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       25313994                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       104936                       # Number of stores executed (Count)
system.cpu.numRate                           0.104833                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             482                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           45530                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   116631780                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     116761424                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               9.796475                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          9.796475                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.102078                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.102078                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  154952717                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  69430553                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                         64                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    74193603                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   74298993                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                1188728614                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                     7522                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       57571840                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        109958                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        15464                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        12421                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                34384435                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          34298713                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            675776                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             12129242                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                46134                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                12117675                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999046                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   35431                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                130                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            2563                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               2033                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              530                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          123                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        17976867                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            7000                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            672406                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1139875509                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.102435                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.553063                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      1084984803     95.18%     95.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        24699336      2.17%     97.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        14500959      1.27%     98.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         8307976      0.73%     99.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          699693      0.06%     99.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         5992679      0.53%     99.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           70323      0.01%     99.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            3813      0.00%     99.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          615927      0.05%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1139875509                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            116633750                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              116763394                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    49506551                       # Number of memory references committed (Count)
system.cpu.commit.loads                      49406282                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        4618                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   25191957                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions               64                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   108029681                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 25474                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     67252130     57.60%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         4026      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          687      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     57.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     49406282     42.31%     99.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       100269      0.09%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    116763394                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        615927                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       23873888                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          23873888                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401050       511012                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401088      1268036                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401058      1152514                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401064      1152866                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::40107c       772786                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::total      4857214                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::cpu.data      1216747                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::total       1216747                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::401050        62999                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::401088       113165                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::401058      1020689                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::40107c        19891                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::total      1216744                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::cpu.data      4468812                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::total      4468812                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401050       504000                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401088      1195013                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401058      1034264                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401064      1034263                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::40107c       701259                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::total      4468799                       # number of demand (read+write) hits (Count)
system.cpu.dcache.hitsAtPfCoverAccess::8     0.023248                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccess::total     0.023248                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::401050     0.123042                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::401088     0.013554                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::401058     0.124595                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::40107c     0.002533                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::total     0.036764                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::8     0.085385                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::total     0.085385                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401050     0.984348                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401088     0.143130                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401058     0.126252                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401064     0.126252                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::40107c     0.089319                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::total     0.135023                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsPfRatio::8             3.672754                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatio::total         3.672754                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401050     8.000127                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401088    10.559917                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401058     1.013300                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401064          inf                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::40107c    35.255090                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::total     3.672752                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.overallHits::cpu.data      23874401                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         23874401                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     28463084                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        28463084                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401050         1002                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401088      7081123                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401058      7039538                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401064      7039160                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::40107c      7078425                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::total     28239248                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     28463779                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       28463779                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 1718713100344                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 1718713100344                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 1718713100344                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 1718713100344                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     52336972                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      52336972                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401050       512014                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401088      8349159                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401058      8192052                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401064      8192026                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::40107c      7851211                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::total     33096462                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     52338180                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     52338180                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.543843                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.543843                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401050     0.001957                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401088     0.848124                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401058     0.859313                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401064     0.859270                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::40107c     0.901571                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.543844                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.543844                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 60383.938028                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 60383.938028                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 60382.463634                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 60382.463634                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         7384                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        52813                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          873                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          585                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       8.458190                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    90.278632                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     10119859                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          10119859                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     20268382                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      20268382                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401050            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401088      7080270                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401058       567416                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401064      7039160                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::40107c      5437772                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::total     20124619                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     20268382                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     20268382                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::cpu.data       707196                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::total       707196                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPfPerPC::401088           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPfPerPC::401058       567383                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPfPerPC::40107c       139777                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPfPerPC::total       707187                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      8194702                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      8194702                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::401050         1001                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::401088          853                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::401058      6472122                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::40107c      1640653                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::total      8114629                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      8195394                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher      1924462                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     10119856                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data          458                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total          458                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 486752429544                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 486752429544                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 486793839544                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher 113193624936                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 599987464480                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data     36736400                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total     36736400                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.156576                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.156576                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.156585                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.193355                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 59398.429564                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 59398.429564                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 59398.466937                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 58818.321659                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 59288.142487                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 80210.480349                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 80210.480349                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements               10119859                       # number of replacements (Count)
system.cpu.dcache.prefetchFills               1217264                       # number of prefetch fills (Count)
system.cpu.dcache.prefetchHits                1216752                       # number of prefetch hits (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher      1924462                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total      1924462                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher 113193624936                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total 113193624936                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 58818.321659                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 58818.321659                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data          562                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          562                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::cpu.data           23                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::total           23                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data          582                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total          582                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data     35410000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total     35410000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data         1144                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total         1144                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.508741                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.508741                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 60841.924399                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 60841.924399                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data          581                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total          581                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHitsAtPf::8            2                       # number of LoadLockedReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.LoadLockedReq.mshrHitsAtPf::total            2                       # number of LoadLockedReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data        60000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total        60000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.000874                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.000874                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        60000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        60000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     23787898                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        23787898                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401050       511012                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401088      1268036                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401058      1152514                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401064      1152866                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::40107c       772786                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::cpu.data      1216746                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::total      1216746                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfPerPC::401050        62999                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfPerPC::401088       113165                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfPerPC::401058      1020689                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfPerPC::40107c        19891                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::cpu.data      4468804                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::total      4468804                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401050       504000                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401088      1195013                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401058      1034264                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401064      1034263                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::40107c       701259                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     28449823                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      28449823                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401050         1002                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401088      7081123                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401058      7039538                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401064      7039160                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::40107c      7078425                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 1718004408400                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 1718004408400                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     52237721                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     52237721                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401050       512014                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401088      8349159                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401058      8192052                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401064      8192026                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::40107c      7851211                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.544622                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.544622                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 60387.173882                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 60387.173882                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     20258001                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     20258001                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401050            1                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401088      7080270                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401058       567416                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401064      7039160                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::40107c      5437772                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::8       707189                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::total       707189                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPfPerPC::401088           27                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPfPerPC::401058       567383                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPfPerPC::40107c       139777                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      8191822                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      8191822                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::401050         1001                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::401088          853                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::401058      6472122                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::40107c      1640653                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data          344                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total          344                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 486582688400                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 486582688400                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data     36736400                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total     36736400                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.156818                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.156818                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 59398.591473                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 59398.591473                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 106791.860465                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 106791.860465                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.hits::cpu.data          513                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hits::total          513                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPf::cpu.data            5                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPf::total            5                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPfAlloc::cpu.data           12                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPfAlloc::total           12                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.misses::cpu.data          581                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.misses::total          581                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.accesses::cpu.data         1094                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.accesses::total         1094                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.missRate::cpu.data     0.531079                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.missRate::total     0.531079                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMisses::cpu.data          578                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMisses::total          578                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::cpu.data     34569200                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::total     34569200                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissRate::cpu.data     0.528336                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMissRate::total     0.528336                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::cpu.data 59808.304498                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::total 59808.304498                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.misses::cpu.data          114                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total          114                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data          114                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total          114                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data          114                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total          114                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data      6840800                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      6840800                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 60007.017544                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 60007.017544                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data          904                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total          904                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::cpu.data           19                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::total           19                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data          904                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total          904                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data        85990                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          85990                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::cpu.data            1                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::total            1                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::cpu.data            8                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::total            8                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        13261                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        13261                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    708691944                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    708691944                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data        99251                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        99251                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.133611                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.133611                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 53441.817661                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 53441.817661                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        10381                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        10381                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::8            7                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::total            7                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2880                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2880                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data          114                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total          114                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    169741144                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    169741144                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.029017                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.029017                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 58937.897222                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 58937.897222                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses      8194702                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::401050         1001                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::401088          853                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::401058      6472122                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::40107c      1640653                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::total      8114629                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPf       707196                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPfPerPfPC::401058       141715                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPfPerPfPC::40107c       565472                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPfPerPfPC::total       707187                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued         4496540                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::401050       503764                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::401088      1076900                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::401058       578454                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::40107c      2335957                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::total      4495075                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused             511                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::401050            3                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::401088          183                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::401058           31                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::40107c          174                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::total          391                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful         1216752                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::401050        62999                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::401088       506072                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::401058       124530                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::40107c       523143                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::total      1216744                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.pf_cosumed      0.190180                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::401050     0.984360                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::401088     0.998318                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::401058     0.039516                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::40107c     0.398906                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::total     0.191686                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective     0.999733                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::401050     0.999937                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::401088     0.999637                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::401058     0.999884                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::40107c     0.999839                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::total     0.999795                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely       0.632425                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::401050            1                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::401088            1                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::401058     0.467727                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::40107c     0.480558                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::total     0.632426                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache     0.632256                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::401050     0.999937                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::401088     0.999637                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::401058     0.467673                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::40107c     0.480481                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::total     0.632297                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher     0.999886                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::401050     0.999992                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::401088     0.999829                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::401058     0.999946                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::40107c     0.999925                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::total     0.999912                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache      2395350                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::401050       440761                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::401088       570643                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::401058       279568                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::40107c      1103207                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::total      2394179                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR       176716                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInMSHRPerPfPC::401088            1                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInMSHRPerPfPC::401058        32607                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInMSHRPerPfPC::40107c       143951                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInMSHRPerPfPC::total       176559                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB             12                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfHitInWBPerPfPC::401058            3                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfHitInWBPerPfPC::40107c            9                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfHitInWBPerPfPC::total           12                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate           2572078                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::401050       440761                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::401088       570644                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::401058       312178                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::40107c      1247167                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::total      2570750                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRate      0.572013                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRatePerPfPC::401050     0.874935                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRatePerPfPC::401088     0.529895                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRatePerPfPC::401058     0.539676                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRatePerPfPC::40107c     0.533900                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified       505250                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit      1548487                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfBufferHitPerPfPC::401088       569380                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfBufferHitPerPfPC::401058       426793                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfBufferHitPerPfPC::401064       552312                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfBufferHitPerPfPC::40107c            2                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfBufferHitPerPfPC::total      1548487                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand         9833                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedDemandPerPfPC::401058         4891                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedDemandPerPfPC::40107c         4942                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedDemandPerPfPC::total         9833                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage          8815                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage          999                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.pfTransFailed        30452                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::401050        11004                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::401088         4868                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::401058         4860                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::401064         4860                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::40107c         4860                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::total        30452                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.dmp_pfIdentified     10471051                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.dmp_dataFill     33483302                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             27465223                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           10119859                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               2.713993                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   403.239156                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   108.760844                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.787576                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.212424                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022           85                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          427                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1           67                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          185                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          241                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.166016                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.833984                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          448004483                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         448004483                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 18079509                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            1075363260                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  24197642                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              24220936                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 673450                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             10557284                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  3375                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              137715883                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                938031                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             661533                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      159645744                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    34384435                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           12155139                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    1141105952                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1353640                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       4002                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                76365                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          9606                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles          290                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          229                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  46454009                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   198                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       20                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1142534797                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.139889                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.563097                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               1062941225     93.03%     93.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 31525173      2.76%     95.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 15901838      1.39%     97.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 32166561      2.82%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1142534797                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.030094                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.139724                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       46453251                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          46453251                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      46453251                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         46453251                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          756                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             756                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          756                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            756                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     35476796                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     35476796                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     35476796                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     35476796                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     46454007                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      46454007                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     46454007                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     46454007                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000016                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000016                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000016                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000016                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 46926.978836                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 46926.978836                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 46926.978836                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 46926.978836                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         6803                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           77                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      88.350649                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          673                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               673                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           83                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            83                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           83                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           83                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          673                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          673                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          673                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          673                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     32013597                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     32013597                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     32013597                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     32013597                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000014                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000014                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000014                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000014                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 47568.494799                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 47568.494799                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 47568.494799                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 47568.494799                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    673                       # number of replacements (Count)
system.cpu.icache.prefetchFills                     0                       # number of prefetch fills (Count)
system.cpu.icache.prefetchHits                      0                       # number of prefetch hits (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     46453251                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        46453251                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          756                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           756                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     35476796                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     35476796                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     46454007                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     46454007                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000016                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000016                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 46926.978836                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 46926.978836                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           83                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           83                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          673                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          673                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     32013597                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     32013597                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000014                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 47568.494799                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 47568.494799                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             19560150                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                673                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           29064.115899                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          371632729                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         371632729                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    673450                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   54188699                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                417788846                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              135279838                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 57571840                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  109958                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  4620                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   3800016                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                409578790                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            249                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         629858                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        43020                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               672878                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                119556177                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               119414208                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  92051273                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 201903910                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.104513                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.455916                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                        2129                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 8165560                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 249                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   9689                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1141                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1458                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           49405316                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             90.806262                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            74.044391                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               20972266     42.45%     42.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                22164      0.04%     42.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                42963      0.09%     42.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               476407      0.96%     43.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  519      0.00%     43.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   71      0.00%     43.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  564      0.00%     43.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  934      0.00%     43.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   14      0.00%     43.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   20      0.00%     43.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 24      0.00%     43.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 82      0.00%     43.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              53943      0.11%     43.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             412984      0.84%     44.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149            1226559      2.48%     46.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159           22901574     46.35%     93.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169            3284219      6.65%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               8226      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1658      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              119      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              609                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             49405316                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                   30452                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                        275                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                  56244883                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                  924475                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                   104936                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          3                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses              57169358                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses               104936                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                      56349819                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                      924475                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                  57274294                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                894023                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.walksLongDescriptor       894023                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3            3                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.squashedBefore       382014                       # Table walks squashed before starting (Count)
system.cpu.mmu.dtb_walker.walkWaitTime::samples       512009                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::0       512009    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::total       512009                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::samples            4                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::mean        88900                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::gmean 78215.108697                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::stdev 58602.730312                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::49152-65535            3     75.00%     75.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::163840-180223            1     25.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::total            4                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::samples 457035197200                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::mean     0.276941                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::stdev     0.447791                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::0 330525348000     72.32%     72.32% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::1 126447945600     27.67%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::2     61846400      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::3          400      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::4        56800      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::total 457035197200                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pageSizes::4KiB            3    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::total            3                       # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data       894023                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total       894023                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total       894026                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                  46454228                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                      95                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                         87                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses              46454323                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                      46454228                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                          95                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                  46454323                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                    71                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.walksLongDescriptor           70                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level3           63                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.squashedBefore            6                       # Table walks squashed before starting (Count)
system.cpu.mmu.itb_walker.walkWaitTime::samples           65                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::mean  3076.923077                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::stdev 11986.643208                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::0-4095           60     92.31%     92.31% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::4096-8191            1      1.54%     93.85% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::36864-40959            1      1.54%     95.38% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::40960-45055            1      1.54%     96.92% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::53248-57343            1      1.54%     98.46% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::57344-61439            1      1.54%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::total           65                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::samples           68                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::mean 46611.764706                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::gmean 31013.574781                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::stdev 37824.321045                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::0-16383           27     39.71%     39.71% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::32768-49151            2      2.94%     42.65% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::49152-65535           29     42.65%     85.29% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::65536-81919            3      4.41%     89.71% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::81920-98303            1      1.47%     91.18% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::98304-114687            3      4.41%     95.59% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::114688-131071            1      1.47%     97.06% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::163840-180223            2      2.94%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::total           68                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.pendingWalks::samples  -2595159808                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::mean     0.876302                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::stdev     0.329116                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::0   -320912896     12.37%     12.37% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::1  -2274349712     87.64%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::2       102800     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::total  -2595159808                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pageSizes::4KiB           63    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::total           63                       # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst           70                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total           70                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst           63                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total           63                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total          133                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.partialHits               71                       # partial translation hits (Count)
system.cpu.mmu.l2_shared.instHits                  89                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 6                       # Inst misses (Count)
system.cpu.mmu.l2_shared.readHits                   6                       # Read hits (Count)
system.cpu.mmu.l2_shared.readMisses            924469                       # Read misses (Count)
system.cpu.mmu.l2_shared.inserts                   71                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.readAccesses          924475                       # Read accesses (Count)
system.cpu.mmu.l2_shared.instAccesses              95                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                      95                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                924475                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses              924570                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 691947734600                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 673450                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 29125142                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               835941841                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        1370130                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  34154658                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             241269576                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              135766572                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts                752877                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents              45863709                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents              129299858                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents              222677236                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  94441                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           192246118                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   259786435                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                173936120                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                       64                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             165721767                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 26524354                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                   29389                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                4836                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  48881128                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       1273997677                       # The number of ROB reads (Count)
system.cpu.rob.writes                       272139578                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                116631780                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  116761424                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       400                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   116                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  116                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          232                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total          232                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      232                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          464                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total          464                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                       464                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer2.occupancy               116200                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              232000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.prefetchFills                        0                       # number of prefetch fills (Count)
system.iocache.prefetchHits                         0                       # number of prefetch hits (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pci_ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pci_ide                1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::4              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb_walker      1024008                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.mmu.itb_walker           31                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.inst                    155                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 152825                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.dcache.prefetcher        41982                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   1219001                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::401050                   3                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::401088               11158                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::401058              124951                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::40107c               58696                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::total               194808                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb_walker      1024008                       # number of overall hits (Count)
system.l2.overallHits::cpu.mmu.itb_walker           31                       # number of overall hits (Count)
system.l2.overallHits::cpu.inst                   155                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                152825                       # number of overall hits (Count)
system.l2.overallHits::cpu.dcache.prefetcher        41982                       # number of overall hits (Count)
system.l2.overallHits::total                  1219001                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb_walker            8                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb_walker           42                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  518                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              8042344                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.dcache.prefetcher      1882480                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 9925392                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::401050             64002                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::401088            495952                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::401058           6613448                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::40107c           2670747                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::total            9844149                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb_walker            8                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb_walker           42                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 518                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             8042344                       # number of overall misses (Count)
system.l2.overallMisses::cpu.dcache.prefetcher      1882480                       # number of overall misses (Count)
system.l2.overallMisses::total                9925392                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb_walker       470793                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb_walker      2467159                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        30068000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    469043592000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.dcache.prefetcher 111763164079                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       580839762031                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb_walker       470793                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb_walker      2467159                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       30068000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   469043592000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.dcache.prefetcher 111763164079                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      580839762031                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb_walker      1024016                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb_walker           73                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                673                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            8195169                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.dcache.prefetcher      1924462                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              11144393                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::401050           64005                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::401088          507110                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::401058         6738399                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::40107c         2729443                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::total         10038957                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb_walker      1024016                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb_walker           73                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               673                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           8195169                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.dcache.prefetcher      1924462                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             11144393                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb_walker     0.000008                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb_walker     0.575342                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.769688                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.981352                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.dcache.prefetcher     0.978185                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.890618                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::401050        0.999953                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::401088        0.977997                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::401058        0.981457                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::40107c        0.978495                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb_walker     0.000008                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb_walker     0.575342                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.769688                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.981352                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.dcache.prefetcher     0.978185                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.890618                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb_walker 58849.125000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb_walker 58741.880952                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 58046.332046                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 58321.751967                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.dcache.prefetcher 59370.173430                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    58520.586596                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb_walker 58849.125000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb_walker 58741.880952                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 58046.332046                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 58321.751967                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.dcache.prefetcher 59370.173430                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   58520.586596                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 7622                       # number of writebacks (Count)
system.l2.writebacks::total                      7622                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb_walker            8                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb_walker           42                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              518                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          8042344                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.dcache.prefetcher      1882480                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             9925392                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::401050         64002                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::401088        495952                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::401058       6613448                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::40107c       2670747                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::total        9844149                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb_walker            8                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb_walker           42                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             518                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         8042344                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.dcache.prefetcher      1882480                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            9925392                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data          458                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total           458                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb_walker       402793                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb_walker      2111159                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     25675400                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 400682862400                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.dcache.prefetcher  95764724479                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   496475776231                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb_walker       402793                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb_walker      2111159                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     25675400                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 400682862400                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.dcache.prefetcher  95764724479                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  496475776231                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrUncacheableLatency::cpu.data     32723400                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::total     32723400                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb_walker     0.000008                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb_walker     0.575342                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.769688                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.981352                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.dcache.prefetcher     0.978185                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.890618                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb_walker     0.000008                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb_walker     0.575342                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.769688                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.981352                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.dcache.prefetcher     0.978185                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.890618                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb_walker 50349.125000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb_walker 50265.690476                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 49566.409266                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 49821.651797                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.dcache.prefetcher 50871.576048                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 50020.772603                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb_walker 50349.125000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb_walker 50265.690476                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 49566.409266                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 49821.651797                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.dcache.prefetcher 50871.576048                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 50020.772603                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::cpu.data 71448.471616                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::total 71448.471616                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.replacements                       10068488                       # number of replacements (Count)
system.l2.prefetchFills                             0                       # number of prefetch fills (Count)
system.l2.prefetchHits                              0                       # number of prefetch hits (Count)
system.l2.InvalidateReq.misses::cpu.data          228                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             228                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          228                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           228                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          228                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          228                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      3967200                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      3967200                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        17400                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        17400                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             155                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                155                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hitsPerPC::401088            1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hitsPerPC::401058            1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           518                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              518                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     30068000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     30068000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          673                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            673                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accessesPerPC::401088            1                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accessesPerPC::401058            1                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.769688                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.769688                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 58046.332046                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 58046.332046                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          518                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          518                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     25675400                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     25675400                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.769688                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.769688                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 49566.409266                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 49566.409266                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data             3230                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                3230                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    190874800                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      190874800                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           3230                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              3230                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 59094.365325                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 59094.365325                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         3230                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            3230                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    163552800                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    163552800                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 50635.541796                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 50635.541796                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.hits::cpu.mmu.dtb_walker      1024008                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::cpu.mmu.itb_walker           31                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::total                 1024039                       # number of ReadReq hits (Count)
system.l2.ReadReq.misses::cpu.mmu.dtb_walker            8                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::cpu.mmu.itb_walker           42                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::total                    50                       # number of ReadReq misses (Count)
system.l2.ReadReq.missLatency::cpu.mmu.dtb_walker       470793                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::cpu.mmu.itb_walker      2467159                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::total          2937952                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.accesses::cpu.mmu.dtb_walker      1024016                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::cpu.mmu.itb_walker           73                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::total             1024089                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.missRate::cpu.mmu.dtb_walker     0.000008                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::cpu.mmu.itb_walker     0.575342                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::total            0.000049                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMissLatency::cpu.mmu.dtb_walker 58849.125000                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::cpu.mmu.itb_walker 58741.880952                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::total  58759.040000                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.mshrMisses::cpu.mmu.dtb_walker            8                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::cpu.mmu.itb_walker           42                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::total                50                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrUncacheable::cpu.data          344                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::total          344                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.dtb_walker       402793                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.itb_walker      2111159                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::total      2513952                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::cpu.data     32723400                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::total     32723400                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrMissRate::cpu.mmu.dtb_walker     0.000008                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::cpu.mmu.itb_walker     0.575342                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::total        0.000049                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.dtb_walker 50349.125000                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.itb_walker 50265.690476                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::total 50279.040000                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::cpu.data 95126.162791                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::total 95126.162791                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         152825                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.dcache.prefetcher        41982                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            194807                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::401050            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::401088        11157                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::401058       124950                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::40107c        58696                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data      8039114                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.dcache.prefetcher      1882480                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         9921594                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::401050        64002                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::401088       495952                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::401058      6613448                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::40107c      2670747                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 468852717200                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.dcache.prefetcher 111763164079                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 580615881279                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      8191939                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.dcache.prefetcher      1924462                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      10116401                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::401050        64005                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::401088       507109                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::401058      6738398                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::40107c      2729443                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.981344                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.978185                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.980743                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 58321.441542                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 59370.173430                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 58520.423359                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data      8039114                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher      1882480                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      9921594                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::401050        64002                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::401088       495952                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::401058      6613448                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::40107c      2670747                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 400519309600                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher  95764724479                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 496284034079                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.981344                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.978185                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.980743                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 49821.324788                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 50871.576048                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 50020.594884                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data          114                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total          114                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks     10112795                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total         10112795                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks     10112795                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total     10112795                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         7622                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             7622                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         7622                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         7622                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     20737174                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   10068488                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.059612                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      31.636742                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.dtb_walker     0.648698                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.itb_walker     0.015230                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         0.183978                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3282.758780                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.dcache.prefetcher   780.756572                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.007724                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.dtb_walker     0.000158                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.itb_walker     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000045                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.801455                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.dcache.prefetcher     0.190614                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022            680                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1023              1                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024           3415                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::0                   18                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::1                  312                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::2                  350                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::4                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                  188                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1517                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1709                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.166016                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1023         0.000244                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.833740                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   95128640                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  95128640                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.mmu.dtb_walker          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.mmu.itb_walker         2688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.inst            33152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data        514710016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.dcache.prefetcher    120478720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total           635225088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst        33152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total           33152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks       487808                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total           487808                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.mmu.dtb_walker            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.mmu.itb_walker           42                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.inst               518                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data           8042344                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.dcache.prefetcher      1882480                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total              9925392                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks           7622                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total                7622                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.mmu.dtb_walker         1120                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.mmu.itb_walker         5881                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.inst               72538                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data          1126200941                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.dcache.prefetcher    263611050                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total             1389891531                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst           72538                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total              72538                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks          1067339                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total               1067339                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks          1067339                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.dtb_walker         1120                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.itb_walker         5881                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst              72538                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data         1126200941                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.dcache.prefetcher    263611050                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total            1390958870                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  344                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             9922506                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 114                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                114                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          7622                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           9918193                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               3230                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              3230                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        9922162                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            228                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port          232                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.realview.gic.pio          684                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     29776827                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     29777743                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                29777743                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port          464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.realview.gic.pio         1368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    635712896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    635714728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                635714728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           11931210                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 11931210    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             11931210                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              116800                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy             557800                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy        29746228158                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        49627762000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       21856784                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      9926146                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadReq             1024433                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp           11141506                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                114                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp               114                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        15244                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean     10112910                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         10060866                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              3230                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             3230                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            673                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      10116401                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           228                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          228                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2019                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     30360493                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port          146                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port      2048031                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               32410689                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        86144                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1295329192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port          584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port      8192120                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              1303608040                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        10068488                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    487808                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          21213567                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.006731                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.081769                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                21070780     99.33%     99.33% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  142783      0.67%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       4      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            21213567                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1375063475600                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        17648188279                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            807600                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       12144042389                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             58400                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy         819250703                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      20241064                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     10120531                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          115                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops          142673                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops       142669                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.461847                       # Number of seconds simulated (Second)
simTicks                                 461847220000                       # Number of ticks simulated (Tick)
finalTick                                1379878564800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   5965.26                       # Real time elapsed on the host (Second)
hostTickRate                                 77422755                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9153396                       # Number of bytes of host memory used (Byte)
simInsts                                    705616995                       # Number of instructions simulated (Count)
simOps                                      791539574                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   118288                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     132691                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1154618050                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       146159293                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    70507                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      132608400                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                1410502                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             19122788                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          31726873                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                1681                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1153888882                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.114923                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.449270                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                1064256437     92.23%     92.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  61299137      5.31%     97.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  13840458      1.20%     98.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  14343060      1.24%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    149783      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         7      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 5                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1153888882                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 7148103     19.28%     19.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   2047      0.01%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    3446      0.01%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     19.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead               29170512     78.68%     97.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                750978      2.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          493      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      74762696     56.38%     56.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        17705      0.01%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           748      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            4      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            3      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            1      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc           32      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           33      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           41      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           68      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           49      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     56.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     56156511     42.35%     98.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1670016      1.26%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      132608400                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.114850                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            37075088                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.279583                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1457588132                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               165351767                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       130122495                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                     3139                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                    1354                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses            1166                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   169681116                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                        1879                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         130520547                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      54107882                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1192573                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                               25097                       # Number of nop insts executed (Count)
system.cpu.numRefs                           55761942                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       26751475                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1654060                       # Number of stores executed (Count)
system.cpu.numRate                           0.113042                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            8433                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          729168                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   125274883                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     127107017                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               9.216676                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          9.216676                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.108499                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.108499                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  166845709                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  77325649                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                       1509                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                    75901214                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   76030717                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                1204580369                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   144410                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       59460184                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1706850                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       132283                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        59805                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                35968527                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          35178753                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            712695                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             12766952                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                72226                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                12727211                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.996887                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  350185                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                509                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            8724                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               6435                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2289                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          872                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        18540726                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           68826                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            703488                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1151141967                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.110440                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.583282                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      1092121249     94.87%     94.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        26522271      2.30%     97.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        15644797      1.36%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         8646660      0.75%     99.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          911010      0.08%     99.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         6069356      0.53%     99.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          150336      0.01%     99.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          123134      0.01%     99.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          953154      0.08%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1151141967                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            125299717                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              127131851                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    52813393                       # Number of memory references committed (Count)
system.cpu.commit.loads                      51196401                       # Number of loads committed (Count)
system.cpu.commit.amos                             40                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       45594                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   26592180                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions             1148                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   117921860                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                320081                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          290      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     74304707     58.45%     58.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        12503      0.01%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          736      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            4      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            3      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            1      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc           31      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           32      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           40      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           64      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           47      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     58.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     51196401     40.27%     98.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1616992      1.27%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    127131851                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        953154                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       27062133                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          27062133                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401050       511017                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401088      1268038                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401058      1152514                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401064      1152871                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::40107c       772786                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::total      4857226                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::cpu.data      1243446                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::total       1243446                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::401050        62999                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::401088       113165                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::401058      1020689                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::40107c        19891                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::total      1216744                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::cpu.data      5095366                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::total      5095366                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401050       504000                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401088      1195013                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401058      1034264                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401064      1034263                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::40107c       701259                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::total      4468799                       # number of demand (read+write) hits (Count)
system.cpu.dcache.hitsAtPfCoverAccess::8     0.022383                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccess::total     0.022383                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::401050     0.123040                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::401088     0.013554                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::401058     0.124595                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::40107c     0.002533                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::total     0.036764                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::8     0.091719                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::total     0.091719                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401050     0.984338                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401088     0.143130                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401058     0.126252                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401064     0.126252                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::40107c     0.089319                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::total     0.135023                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsPfRatio::8             4.097778                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatio::total         4.097778                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401050     8.000127                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401088    10.559917                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401058     1.013300                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401064          inf                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::40107c    35.255090                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::total     3.672752                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.overallHits::cpu.data      27103493                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         27103493                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     28492092                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        28492092                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401050         1002                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401088      7081123                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401058      7039538                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401064      7039160                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::40107c      7078425                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::total     28239248                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     28493579                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       28493579                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 1719698905539                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 1719698905539                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 1719698905539                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 1719698905539                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     55554225                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      55554225                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401050       512019                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401088      8349161                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401058      8192052                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401064      8192031                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::40107c      7851211                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::total     33096474                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     55597072                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     55597072                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.512870                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.512870                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401050     0.001957                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401088     0.848124                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401058     0.859313                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401064     0.859269                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::40107c     0.901571                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.512501                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.512501                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 60357.059971                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 60357.059971                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 60353.910105                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 60353.910105                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        28336                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets       136647                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2793                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets         1347                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      10.145363                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   101.445434                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     10162533                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          10162533                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     20284670                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      20284670                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401050            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401088      7080270                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401058       567416                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401064      7039160                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::40107c      5437772                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::total     20124619                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     20284670                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     20284670                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::cpu.data       709376                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::total       709376                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPfPerPC::401088           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPfPerPC::401058       567383                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPfPerPC::40107c       139777                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPfPerPC::total       707187                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      8207422                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      8207422                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::401050         1001                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::401088          853                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::401058      6472122                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::40107c      1640653                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::total      8114629                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      8208757                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher      1953762                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     10162519                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data          903                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total          903                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 487177321140                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 487177321140                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 487242467540                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher 114170115215                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 601412582755                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data     87345600                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total     87345600                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.147737                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.147737                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.147647                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.182789                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 59358.142074                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 59358.142074                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 59356.424796                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 58436.040426                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 59179.479296                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 96728.239203                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 96728.239203                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements               10162533                       # number of replacements (Count)
system.cpu.dcache.prefetchFills               1244384                       # number of prefetch fills (Count)
system.cpu.dcache.prefetchHits                1243460                       # number of prefetch hits (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::cpu.data          192                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::total          192                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::cpu.data       386800                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::total       386800                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::cpu.data  2014.583333                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::total  2014.583333                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher      1953762                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total      1953762                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher 114170115215                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total 114170115215                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 58436.040426                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 58436.040426                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data        33815                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total        33815                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::cpu.data        24708                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::total        24708                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data         1012                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total         1012                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data     50358800                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total     50358800                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data        34827                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total        34827                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.029058                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.029058                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 49761.660079                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 49761.660079                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data          975                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total          975                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHitsAtPf::8            2                       # number of LoadLockedReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.LoadLockedReq.mshrHitsAtPf::total            2                       # number of LoadLockedReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data           37                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total           37                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data      1475200                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total      1475200                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.001062                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.001062                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 39870.270270                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 39870.270270                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     25506720                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        25506720                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401050       511017                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401088      1268036                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401058      1152514                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401064      1152871                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::40107c       772786                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::cpu.data      1234199                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::total      1234199                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfPerPC::401050        62999                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfPerPC::401088       113165                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfPerPC::401058      1020689                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfPerPC::40107c        19891                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::cpu.data      4873902                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::total      4873902                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401050       504000                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401088      1195013                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401058      1034264                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401064      1034263                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::40107c       701259                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     28465199                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      28465199                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401050         1002                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401088      7081123                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401058      7039538                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401064      7039160                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::40107c      7078425                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 1718493794000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 1718493794000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     53971919                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     53971919                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401050       512019                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401088      8349159                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401058      8192052                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401064      8192031                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::40107c      7851211                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.527408                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.527408                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 60371.747059                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 60371.747059                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     20266190                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     20266190                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401050            1                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401088      7080270                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401058       567416                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401064      7039160                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::40107c      5437772                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::8       708093                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::total       708093                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPfPerPC::401088           27                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPfPerPC::401058       567383                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPfPerPC::40107c       139777                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      8199009                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      8199009                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::401050         1001                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::401088          853                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::401058      6472122                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::40107c      1640653                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data          560                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total          560                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 486830224400                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 486830224400                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data     87345600                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total     87345600                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.151912                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.151912                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 59376.715454                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 59376.715454                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 155974.285714                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 155974.285714                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.hits::cpu.data        33574                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hits::total        33574                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPf::cpu.data            5                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPf::total            5                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPfAlloc::cpu.data        24699                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPfAlloc::total        24699                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.misses::cpu.data          984                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.misses::total          984                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.accesses::cpu.data        34558                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.accesses::total        34558                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.missRate::cpu.data     0.028474                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.missRate::total     0.028474                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMisses::cpu.data          932                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMisses::total          932                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::cpu.data     46306800                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::total     46306800                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissRate::cpu.data     0.026969                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMissRate::total     0.026969                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::cpu.data 49685.407725                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::total 49685.407725                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data         7786                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total          7786                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPf::cpu.data            9                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPf::total            9                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPfAlloc::cpu.data         5634                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPfAlloc::total         5634                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data          503                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total          503                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data         8289                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         8289                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.060683                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.060683                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data          403                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total          403                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data     18839600                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total     18839600                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.048619                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.048619                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 46748.387097                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 46748.387097                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data        34138                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total        34138                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::cpu.data        24702                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::total        24702                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data        34138                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total        34138                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data           37                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              37                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       184400                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       184400                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           40                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           40                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.075000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.075000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 61466.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 61466.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       179600                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       179600                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.075000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.075000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 59866.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 59866.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data           42                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total           42                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hitsAtPfAlloc::cpu.data            3                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hitsAtPfAlloc::total            3                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data         2095                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total         2095                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data     61679051                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total     61679051                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data         2137                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total         2137                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.980346                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.980346                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 29441.074463                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 29441.074463                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::cpu.data           41                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total           41                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHitsAtPf::8           38                       # number of WriteLineReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteLineReq.mshrHitsAtPf::total           38                       # number of WriteLineReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data         2054                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total         2054                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data     56421451                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total     56421451                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.961161                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.961161                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 27469.060857                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 27469.060857                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1555371                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1555371                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsPerPC::401088            2                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::cpu.data         9247                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::total         9247                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::cpu.data       221461                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::total       221461                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        24798                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        24798                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1143432488                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1143432488                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1580169                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1580169                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accessesPerPC::401088            2                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.015693                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.015693                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 46109.867247                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 46109.867247                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        18439                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        18439                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::8         1245                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::total         1245                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         6359                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         6359                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data          343                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total          343                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    290675289                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    290675289                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.004024                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.004024                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 45710.849033                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 45710.849033                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses      8207422                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::401050         1001                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::401088          853                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::401058      6472122                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::40107c      1640653                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::total      8114629                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPf       709376                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPfPerPfPC::401058       141715                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPfPerPfPC::40107c       565472                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPfPerPfPC::total       707187                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued         4859874                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::401050       503764                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::401088      1076900                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::401058       578454                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::40107c      2335957                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::total      4495075                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused             921                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::401050            4                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::401088          184                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::401058           31                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::40107c          175                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::total          394                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful         1243460                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::401050        62999                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::401088       506072                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::401058       124530                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::40107c       523143                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::total      1216744                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.pf_cosumed      0.192277                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::401050     0.984360                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::401088     0.998318                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::401058     0.039516                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::40107c     0.398906                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::total     0.191686                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective     0.999526                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::401050     0.999937                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::401088     0.999637                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::401058     0.999884                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::40107c     0.999839                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::total     0.999795                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely       0.636746                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::401050            1                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::401088            1                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::401058     0.467727                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::40107c     0.480558                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::total     0.632426                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache     0.636444                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::401050     0.999937                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::401088     0.999637                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::401058     0.467673                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::40107c     0.480481                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::total     0.632297                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher     0.999809                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::401050     0.999992                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::401088     0.999829                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::401058     0.999946                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::40107c     0.999925                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::total     0.999912                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache      2645192                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::401050       440761                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::401088       570643                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::401058       279568                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::40107c      1103207                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::total      2394179                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR       260908                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInMSHRPerPfPC::401088            1                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInMSHRPerPfPC::401058        32607                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInMSHRPerPfPC::40107c       143951                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInMSHRPerPfPC::total       176559                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB             12                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfHitInWBPerPfPC::401058            3                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfHitInWBPerPfPC::40107c            9                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfHitInWBPerPfPC::total           12                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate           2906112                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::401050       440761                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::401088       570644                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::401058       312178                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::40107c      1247167                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::total      2570750                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRate      0.597981                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRatePerPfPC::401050     0.874935                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRatePerPfPC::401088     0.529895                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRatePerPfPC::401058     0.539676                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRatePerPfPC::40107c     0.533900                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified       889468                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit      1548487                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfBufferHitPerPfPC::401088       569380                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfBufferHitPerPfPC::401058       426793                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfBufferHitPerPfPC::401064       552312                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfBufferHitPerPfPC::40107c            2                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfBufferHitPerPfPC::total      1548487                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand        19072                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedDemandPerPfPC::401058         4891                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedDemandPerPfPC::40107c         4942                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedDemandPerPfPC::total         9833                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage         16417                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage         1392                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.pfTransFailed        30470                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::401050        11004                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::401088         4880                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::401058         4862                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::401064         4862                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::40107c         4862                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::total        30470                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.dmp_pfIdentified     10471069                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.dmp_dataFill     36778004                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             40702249                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           10163045                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               4.004927                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   400.723581                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   111.276419                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.782663                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.217337                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022           35                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          477                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1           31                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          108                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          300                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           69                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.068359                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.931641                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          476654221                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         476654221                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 19170365                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            1081658405                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  27028363                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              25326653                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 705096                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             11143382                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  9379                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              148855513                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               1045494                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             989847                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      169513694                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    35968527                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           13083831                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    1152045549                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1428760                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                      33081                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                81562                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         14649                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles         2745                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         7069                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  49569945                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  4972                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      421                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1153888882                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.148661                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.580532                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               1068870785     92.63%     92.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 33400197      2.89%     95.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 16715937      1.45%     96.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 34901963      3.02%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1153888882                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.031152                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.146814                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       49555541                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          49555541                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      49555541                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         49555541                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        14345                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           14345                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        14345                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          14345                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    613053054                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    613053054                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    613053054                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    613053054                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     49569886                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      49569886                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     49569886                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     49569886                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000289                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000289                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000289                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000289                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 42736.357895                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 42736.357895                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 42736.357895                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 42736.357895                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs       192792                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets           56                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs         2459                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      78.402603                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets           56                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        12426                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             12426                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         1920                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          1920                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         1920                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         1920                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        12425                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        12425                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        12425                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        12425                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    536725888                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    536725888                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    536725888                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    536725888                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000251                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000251                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000251                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000251                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 43197.254567                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 43197.254567                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 43197.254567                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 43197.254567                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  12426                       # number of replacements (Count)
system.cpu.icache.prefetchFills                     0                       # number of prefetch fills (Count)
system.cpu.icache.prefetchHits                      0                       # number of prefetch hits (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     49555541                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        49555541                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        14345                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         14345                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    613053054                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    613053054                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     49569886                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     49569886                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000289                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000289                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 42736.357895                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 42736.357895                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         1920                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         1920                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        12425                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        12425                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    536725888                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    536725888                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000251                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000251                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 43197.254567                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 43197.254567                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             62663211                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              12938                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            4843.346035                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          164                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          301                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           44                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          396571514                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         396571514                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    705096                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   54249885                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                417793090                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              146254897                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 59460184                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1706850                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 47637                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   3800056                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                409582951                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            535                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         640694                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        64156                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               704850                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                130272028                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               130123661                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  97415841                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 210180095                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.112698                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.463487                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       56795                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 8263786                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   29                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 535                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  89858                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 6139                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   3980                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           51154203                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             87.934893                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            74.409061                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               22703845     44.38%     44.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                24447      0.05%     44.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                44089      0.09%     44.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               481717      0.94%     45.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  636      0.00%     45.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  188      0.00%     45.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  719      0.00%     45.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1169      0.00%     45.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   90      0.00%     45.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  105      0.00%     45.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                252      0.00%     45.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                543      0.00%     45.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              54110      0.11%     45.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             413204      0.81%     46.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149            1228547      2.40%     48.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159           22904680     44.78%     93.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169            3285142      6.42%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               8410      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1801      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 27      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              424      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1197                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             51154203                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          5                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                   30501                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                        396                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                  58114345                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                  925524                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                  1654067                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                    279                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                        411                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                      5142                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                8222                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses              59039869                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses              1654346                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                      59768412                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                      925803                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                  60694215                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                895294                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.walksLongDescriptor       895294                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level1            6                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2            8                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          389                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.squashedBefore       382383                       # Table walks squashed before starting (Count)
system.cpu.mmu.dtb_walker.walkWaitTime::samples       512911                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::mean     3.630259                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::stdev   462.857389                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::0-16383       512879     99.99%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::16384-32767           13      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::32768-49151            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::49152-65535           12      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::65536-81919            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::114688-131071            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::163840-180223            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::total       512911                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::samples          640                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::mean 31844.375000                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::gmean 16943.394132                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::stdev 34301.508103                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::0-16383          368     57.50%     57.50% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::16384-32767           38      5.94%     63.44% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::32768-49151           23      3.59%     67.03% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::49152-65535          131     20.47%     87.50% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::65536-81919           48      7.50%     95.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::81920-98303            2      0.31%     95.31% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::98304-114687            1      0.16%     95.47% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::114688-131071           12      1.88%     97.34% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::131072-147455           13      2.03%     99.37% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::163840-180223            3      0.47%     99.84% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::180224-196607            1      0.16%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::total          640                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::samples 461842197200                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::mean     0.284118                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::stdev     0.451392                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::0 330693538800     71.60%     71.60% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::1 131084322000     28.38%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::2     62550800      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::3       800800      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::4       273600      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::5       261200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::6       150800      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::7        80400      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::8        27200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::9        82000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::10         2400      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::11       100800      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::12         1600      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::13         3200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::14         1600      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::total 461842197200                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pageSizes::4KiB          389     96.53%     96.53% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::2MiB            8      1.99%     98.51% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::1GiB            6      1.49%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::total          403                       # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data       895294                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total       895294                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data          403                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total          403                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total       895697                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                  49570112                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                    1860                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                       1515                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                      5142                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                 216                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses              49571972                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                      49570112                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                        1860                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                  49571972                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                  1456                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.walksLongDescriptor         1451                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level2            7                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         1104                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.squashedBefore          108                       # Table walks squashed before starting (Count)
system.cpu.mmu.itb_walker.walkWaitTime::samples         1348                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::mean   975.964392                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::stdev  6148.280416                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::0-4095         1296     96.14%     96.14% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::4096-8191           20      1.48%     97.63% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::8192-12287            7      0.52%     98.15% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::12288-16383            6      0.45%     98.59% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::20480-24575            1      0.07%     98.66% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::36864-40959            4      0.30%     98.96% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::40960-45055            1      0.07%     99.04% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::49152-53247            1      0.07%     99.11% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::53248-57343            8      0.59%     99.70% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::57344-61439            4      0.30%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::total         1348                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::samples         1214                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::mean 21506.095552                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::gmean 13402.292006                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::stdev 25405.573758                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::0-16383          928     76.44%     76.44% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::16384-32767           28      2.31%     78.75% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::32768-49151           11      0.91%     79.65% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::49152-65535          206     16.97%     96.62% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::65536-81919           18      1.48%     98.11% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::81920-98303            3      0.25%     98.35% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::98304-114687            6      0.49%     98.85% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::114688-131071            8      0.66%     99.51% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::131072-147455            1      0.08%     99.59% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::163840-180223            5      0.41%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::total         1214                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.pendingWalks::samples   1254547232                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::mean     1.207119                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::0   -259394496    -20.68%    -20.68% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::1   1513579728    120.65%     99.97% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::2       277600      0.02%     99.99% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::3        84400      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::total   1254547232                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pageSizes::4KiB         1104     99.37%     99.37% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::2MiB            7      0.63%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::total         1111                       # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst         1451                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total         1451                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst         1111                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total         1111                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total         2562                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.partialHits             1897                       # partial translation hits (Count)
system.cpu.mmu.l2_shared.instHits                1625                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses               235                       # Inst misses (Count)
system.cpu.mmu.l2_shared.readHits                 496                       # Read hits (Count)
system.cpu.mmu.l2_shared.readMisses            925028                       # Read misses (Count)
system.cpu.mmu.l2_shared.writeHits                188                       # Write hits (Count)
system.cpu.mmu.l2_shared.writeMisses               91                       # Write misses (Count)
system.cpu.mmu.l2_shared.inserts                 1598                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                5142                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries          1777                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.readAccesses          925524                       # Read accesses (Count)
system.cpu.mmu.l2_shared.writeAccesses            279                       # Write accesses (Count)
system.cpu.mmu.l2_shared.instAccesses            1860                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                    2309                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                925354                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses              927663                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 696762823800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 705096                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 30838227                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               836581438                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        5823498                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  37466563                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             242474060                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              146782560                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts                785389                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents              46073880                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents              129300322                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents              222677501                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 287746                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             133                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           202740419                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   275271313                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                186157754                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                     1171                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             175562377                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 27178045                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  389013                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing               47714                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  51000093                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       1295857805                       # The number of ROB reads (Count)
system.cpu.rob.writes                       294094011                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                125274883                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  127107017                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       400                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   328                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  328                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                  227                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                 227                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          258                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart0.pio          852                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total         1110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     1110                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          516                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart0.pio          852                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total         1368                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1368                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer12.occupancy              787400                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy               135200                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              883000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.prefetchFills                        0                       # number of prefetch fills (Count)
system.iocache.prefetchHits                         0                       # number of prefetch hits (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                      16                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                    16                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pci_ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pci_ide                1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::4              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb_walker      1024817                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.mmu.itb_walker         1065                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.inst                   3976                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 158693                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.dcache.prefetcher        57333                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   1245884                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::401050                   3                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::401088               11158                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::401058              124951                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::40107c               58696                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::total               194808                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb_walker      1024817                       # number of overall hits (Count)
system.l2.overallHits::cpu.mmu.itb_walker         1065                       # number of overall hits (Count)
system.l2.overallHits::cpu.inst                  3976                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                158693                       # number of overall hits (Count)
system.l2.overallHits::cpu.dcache.prefetcher        57333                       # number of overall hits (Count)
system.l2.overallHits::total                  1245884                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb_walker          166                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb_walker          262                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 8449                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              8047714                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.dcache.prefetcher      1896429                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 9953020                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::401050             64002                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::401088            495952                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::401058           6613448                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::40107c           2670747                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::total            9844149                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb_walker          166                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb_walker          262                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                8449                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             8047714                       # number of overall misses (Count)
system.l2.overallMisses::cpu.dcache.prefetcher      1896429                       # number of overall misses (Count)
system.l2.overallMisses::total                9953020                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb_walker      9833452                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb_walker     15488953                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst       491008400                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    469359263200                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.dcache.prefetcher 112580538141                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       582456132146                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb_walker      9833452                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb_walker     15488953                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      491008400                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   469359263200                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.dcache.prefetcher 112580538141                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      582456132146                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb_walker      1024983                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb_walker         1327                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst              12425                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            8206407                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.dcache.prefetcher      1953762                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              11198904                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::401050           64005                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::401088          507110                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::401058         6738399                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::40107c         2729443                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::total         10038957                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb_walker      1024983                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb_walker         1327                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             12425                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           8206407                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.dcache.prefetcher      1953762                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             11198904                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb_walker     0.000162                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb_walker     0.197438                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.680000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.980662                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.dcache.prefetcher     0.970655                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.888749                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::401050        0.999953                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::401088        0.977997                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::401058        0.981457                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::40107c        0.978495                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb_walker     0.000162                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb_walker     0.197438                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.680000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.980662                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.dcache.prefetcher     0.970655                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.888749                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb_walker 59237.662651                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb_walker 59118.141221                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 58114.380400                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 58322.060550                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.dcache.prefetcher 59364.488806                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    58520.542724                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb_walker 59237.662651                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb_walker 59118.141221                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 58114.380400                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 58322.060550                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.dcache.prefetcher 59364.488806                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   58520.542724                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                24248                       # number of writebacks (Count)
system.l2.writebacks::total                     24248                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.itb_walker            1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.inst                  3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     4                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb_walker            1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    4                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb_walker          166                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb_walker          261                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             8446                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          8047714                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.dcache.prefetcher      1896429                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             9953016                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::401050         64002                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::401088        495952                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::401058       6613448                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::40107c       2670747                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::total        9844149                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb_walker          166                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb_walker          261                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            8446                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         8047714                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.dcache.prefetcher      1896429                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            9953016                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data          903                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total           903                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb_walker      8423252                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb_walker     13209953                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst    419195400                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 400952947600                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.dcache.prefetcher  96463771963                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   497857548168                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb_walker      8423252                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb_walker     13209953                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    419195400                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 400952947600                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.dcache.prefetcher  96463771963                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  497857548168                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrUncacheableLatency::cpu.data     80805400                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::total     80805400                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb_walker     0.000162                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb_walker     0.196684                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.679759                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.980662                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.dcache.prefetcher     0.970655                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.888749                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb_walker     0.000162                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb_walker     0.196684                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.679759                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.980662                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.dcache.prefetcher     0.970655                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.888749                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb_walker 50742.481928                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb_walker 50612.846743                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 49632.417713                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 49821.967779                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.dcache.prefetcher 50866.007619                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 50020.772414                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb_walker 50742.481928                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb_walker 50612.846743                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 49632.417713                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 49821.967779                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.dcache.prefetcher 50866.007619                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 50020.772414                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::cpu.data 89485.492802                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::total 89485.492802                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.replacements                       10100814                       # number of replacements (Count)
system.l2.prefetchFills                             0                       # number of prefetch fills (Count)
system.l2.prefetchHits                              0                       # number of prefetch hits (Count)
system.l2.InvalidateReq.hits::cpu.data            217                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               217                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data         2147                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total            2147                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data         2364                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total          2364                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.908206                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.908206                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data         2147                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total         2147                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data     38101200                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total     38101200                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.908206                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.908206                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 17746.250582                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 17746.250582                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst            3976                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               3976                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hitsPerPC::401088            1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hitsPerPC::401058            1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          8449                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             8449                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    491008400                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    491008400                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        12425                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          12425                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accessesPerPC::401088            1                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accessesPerPC::401058            1                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.680000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.680000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 58114.380400                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 58114.380400                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            3                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              3                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst         8446                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         8446                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    419195400                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    419195400                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.679759                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.679759                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 49632.417713                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 49632.417713                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               1930                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1930                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             5026                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                5026                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    295857200                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      295857200                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           6956                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              6956                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.722542                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.722542                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 58865.340231                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 58865.340231                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         5026                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            5026                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    253294200                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    253294200                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.722542                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.722542                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 50396.776761                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 50396.776761                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.hits::cpu.mmu.dtb_walker      1024817                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::cpu.mmu.itb_walker         1065                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::total                 1025882                       # number of ReadReq hits (Count)
system.l2.ReadReq.misses::cpu.mmu.dtb_walker          166                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::cpu.mmu.itb_walker          262                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::total                   428                       # number of ReadReq misses (Count)
system.l2.ReadReq.missLatency::cpu.mmu.dtb_walker      9833452                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::cpu.mmu.itb_walker     15488953                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::total         25322405                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.accesses::cpu.mmu.dtb_walker      1024983                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::cpu.mmu.itb_walker         1327                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::total             1026310                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.missRate::cpu.mmu.dtb_walker     0.000162                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::cpu.mmu.itb_walker     0.197438                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::total            0.000417                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMissLatency::cpu.mmu.dtb_walker 59237.662651                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::cpu.mmu.itb_walker 59118.141221                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::total  59164.497664                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.mshrHits::cpu.mmu.itb_walker            1                       # number of ReadReq MSHR hits (Count)
system.l2.ReadReq.mshrHits::total                   1                       # number of ReadReq MSHR hits (Count)
system.l2.ReadReq.mshrMisses::cpu.mmu.dtb_walker          166                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::cpu.mmu.itb_walker          261                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::total               427                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrUncacheable::cpu.data          560                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::total          560                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.dtb_walker      8423252                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.itb_walker     13209953                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::total     21633205                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::cpu.data     80805400                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::total     80805400                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrMissRate::cpu.mmu.dtb_walker     0.000162                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::cpu.mmu.itb_walker     0.196684                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::total        0.000416                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.dtb_walker 50742.481928                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.itb_walker 50612.846743                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::total 50663.243560                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::cpu.data 144295.357143                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::total 144295.357143                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         156763                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.dcache.prefetcher        57333                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            214096                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::401050            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::401088        11157                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::401058       124950                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::40107c        58696                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data      8042688                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.dcache.prefetcher      1896429                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         9939117                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::401050        64002                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::401088       495952                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::401058      6613448                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::40107c      2670747                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 469063406000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.dcache.prefetcher 112580538141                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 581643944141                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      8199451                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.dcache.prefetcher      1953762                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      10153213                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::401050        64005                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::401088       507109                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::401058      6738398                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::40107c      2729443                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.980881                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.970655                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.978913                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 58321.721046                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 59364.488806                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 58520.685906                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data      8042688                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher      1896429                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      9939117                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::401050        64002                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::401088       495952                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::401058      6613448                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::40107c      2670747                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 400699653400                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher  96463771963                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 497163425363                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.980881                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.970655                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.978913                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 49821.608572                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 50866.007619                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 50020.884689                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                20                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   20                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data               9                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  9                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data        51600                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         51600                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data            29                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               29                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.310345                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.310345                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data  5733.333333                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total  5733.333333                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data            9                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              9                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data       158800                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total       158800                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.310345                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.310345                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 17644.444444                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 17644.444444                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data          343                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total          343                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks     10129336                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total         10129336                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks     10129336                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total     10129336                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        45486                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            45486                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        45486                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        45486                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.986838                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     21385506                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   10105127                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.116303                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      34.448788                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.dtb_walker     0.819195                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.itb_walker     0.288273                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         5.524623                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3256.142392                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.dcache.prefetcher   798.763566                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.008410                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.dtb_walker     0.000200                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.itb_walker     0.000070                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.001349                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.794957                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.dcache.prefetcher     0.195011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022            353                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1023             50                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024           3693                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::0                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::1                  108                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::2                  241                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::3                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::0                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::1                    9                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::2                   38                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                  183                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1200                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2306                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                    4                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.086182                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1023         0.012207                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.901611                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   95605507                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  95605507                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.mmu.dtb_walker        10624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.mmu.itb_walker        16704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.inst           540608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data        515053696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.dcache.prefetcher    121371456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total           636993088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       540608                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          540608                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks      1551872                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total          1551872                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.mmu.dtb_walker          166                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.mmu.itb_walker          261                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.inst              8447                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data           8047714                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.dcache.prefetcher      1896429                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total              9953017                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks          24248                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total               24248                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.mmu.dtb_walker        23003                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.mmu.itb_walker        36168                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.inst             1170534                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data          1115203629                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.dcache.prefetcher    262795684                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total             1379229019                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst         1170534                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total            1170534                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks          3360141                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total               3360141                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks          3360141                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.dtb_walker        23003                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.itb_walker        36168                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst            1170534                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data         1115203629                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.dcache.prefetcher    262795684                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total            1382589160                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  560                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             9948551                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 343                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                343                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         24248                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           9931377                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 9                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               5026                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              5026                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        9947991                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           2147                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port         1110                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.realview.gic.pio          696                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     29863815                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     29865621                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                29865621                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port         1368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.realview.gic.pio         1392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    638544960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    638547720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                638547720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           11963815                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 11963815    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             11963815                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              966400                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy             568200                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy        29901849509                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        49766548000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       21919281                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      9956494                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadReq             1027186                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp           11192825                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                343                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp               343                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        69734                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean     10129473                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         10076566                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq               29                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp              29                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              6956                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             6956                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          12425                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      10153213                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanSharedReq          192                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq          2364                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp         2364                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        37277                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     30489655                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port         2765                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port      2050171                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               32579868                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1590528                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1300655688                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port        10616                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port      8199864                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              1310456696                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        10101130                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   1554400                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          21303523                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.006841                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.082429                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                21157802     99.32%     99.32% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  145713      0.68%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       8      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            21303523                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1379878564800                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        17749114605                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          14916786                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       12193864781                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy           1152900                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy         820193280                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      20350534                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     10175383                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          137                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops          145189                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops       145181                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
