

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_14_1_loop_2'
================================================================
* Date:           Mon Aug 12 18:53:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gemver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.411 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131105|   131105|  0.656 ms|  0.656 ms|  131105|  131105|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_14_1_loop_2  |   131103|   131103|        34|          2|          1|  65536|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 2, D = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:18->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 37 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add_ln208 = alloca i32 1"   --->   Operation 38 'alloca' 'add_ln208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:14->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 39 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:13->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 40 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten38 = alloca i32 1"   --->   Operation 41 'alloca' 'indvar_flatten38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten38"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln13 = store i17 0, i17 %ii" [benchmarks/jianyicheng/gemver/src/gemver.cpp:13->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 43 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln14 = store i9 0, i9 %i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:14->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 44 'store' 'store_ln14' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln18 = store i9 0, i9 %j" [benchmarks/jianyicheng/gemver/src/gemver.cpp:18->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 45 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.79>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten38_load = load i17 %indvar_flatten38" [benchmarks/jianyicheng/gemver/src/gemver.cpp:14->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 47 'load' 'indvar_flatten38_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.10ns)   --->   "%icmp_ln14 = icmp_eq  i17 %indvar_flatten38_load, i17 65536" [benchmarks/jianyicheng/gemver/src/gemver.cpp:14->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 48 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (2.10ns)   --->   "%add_ln14 = add i17 %indvar_flatten38_load, i17 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:14->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 49 'add' 'add_ln14' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc17.i, void %for.inc41.i.preheader.exitStub" [benchmarks/jianyicheng/gemver/src/gemver.cpp:14->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 50 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [benchmarks/jianyicheng/gemver/src/gemver.cpp:18->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 51 'load' 'j_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:14->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 52 'load' 'i_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.82ns)   --->   "%icmp_ln18 = icmp_eq  i9 %j_load, i9 256" [benchmarks/jianyicheng/gemver/src/gemver.cpp:18->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 53 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln14)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.96ns)   --->   "%select_ln13 = select i1 %icmp_ln18, i9 0, i9 %j_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:13->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 54 'select' 'select_ln13' <Predicate = (!icmp_ln14)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.82ns)   --->   "%add_ln14_1 = add i9 %i_load, i9 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:14->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 55 'add' 'add_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.96ns)   --->   "%select_ln14_1 = select i1 %icmp_ln18, i9 %add_ln14_1, i9 %i_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:14->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 56 'select' 'select_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i9 %select_ln14_1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:14->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 57 'zext' 'zext_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%u1_addr = getelementptr i32 %u1, i64 0, i64 %zext_ln14" [benchmarks/jianyicheng/gemver/src/gemver.cpp:15->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 58 'getelementptr' 'u1_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%u11 = load i8 %u1_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:15->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 59 'load' 'u11' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%u2_addr = getelementptr i32 %u2, i64 0, i64 %zext_ln14" [benchmarks/jianyicheng/gemver/src/gemver.cpp:16->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 60 'getelementptr' 'u2_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "%u22 = load i8 %u2_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:16->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 61 'load' 'u22' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i9 %select_ln13" [benchmarks/jianyicheng/gemver/src/gemver.cpp:18->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 62 'zext' 'zext_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr i32 %v1, i64 0, i64 %zext_ln18" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 63 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%v1_load = load i8 %v1_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 64 'load' 'v1_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr i32 %v2, i64 0, i64 %zext_ln18" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 65 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (3.25ns)   --->   "%v2_load = load i8 %v2_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 66 'load' 'v2_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 67 [1/1] (1.82ns)   --->   "%add_ln18 = add i9 %select_ln13, i9 1" [benchmarks/jianyicheng/gemver/src/gemver.cpp:18->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 67 'add' 'add_ln18' <Predicate = (!icmp_ln14)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln14 = store i17 %add_ln14, i17 %indvar_flatten38" [benchmarks/jianyicheng/gemver/src/gemver.cpp:14->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 68 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.58>
ST_3 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln14 = store i9 %select_ln14_1, i9 %i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:14->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 69 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.58>
ST_3 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln18 = store i9 %add_ln18, i9 %j" [benchmarks/jianyicheng/gemver/src/gemver.cpp:18->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 70 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 71 [1/2] (3.25ns)   --->   "%u11 = load i8 %u1_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:15->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 71 'load' 'u11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 72 [1/2] (3.25ns)   --->   "%u22 = load i8 %u2_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:16->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 72 'load' 'u22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%v1_load = load i8 %v1_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 73 'load' 'v1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 74 [1/2] (3.25ns)   --->   "%v2_load = load i8 %v2_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 74 'load' 'v2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 75 [8/8] (2.56ns)   --->   "%mul_i = fmul i32 %u11, i32 %v1_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 75 'fmul' 'mul_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 76 [7/8] (2.56ns)   --->   "%mul_i = fmul i32 %u11, i32 %v1_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 76 'fmul' 'mul_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [8/8] (2.56ns)   --->   "%mul11_i = fmul i32 %u22, i32 %v2_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 77 'fmul' 'mul11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 78 [6/8] (2.56ns)   --->   "%mul_i = fmul i32 %u11, i32 %v1_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 78 'fmul' 'mul_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [7/8] (2.56ns)   --->   "%mul11_i = fmul i32 %u22, i32 %v2_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 79 'fmul' 'mul11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 80 [5/8] (2.56ns)   --->   "%mul_i = fmul i32 %u11, i32 %v1_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 80 'fmul' 'mul_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [6/8] (2.56ns)   --->   "%mul11_i = fmul i32 %u22, i32 %v2_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 81 'fmul' 'mul11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 82 [4/8] (2.56ns)   --->   "%mul_i = fmul i32 %u11, i32 %v1_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 82 'fmul' 'mul_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [5/8] (2.56ns)   --->   "%mul11_i = fmul i32 %u22, i32 %v2_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 83 'fmul' 'mul11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 84 [3/8] (2.56ns)   --->   "%mul_i = fmul i32 %u11, i32 %v1_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 84 'fmul' 'mul_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [4/8] (2.56ns)   --->   "%mul11_i = fmul i32 %u22, i32 %v2_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 85 'fmul' 'mul11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 86 [2/8] (2.56ns)   --->   "%mul_i = fmul i32 %u11, i32 %v1_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 86 'fmul' 'mul_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [3/8] (2.56ns)   --->   "%mul11_i = fmul i32 %u22, i32 %v2_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 87 'fmul' 'mul11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.56>
ST_12 : Operation 88 [1/8] (2.56ns)   --->   "%mul_i = fmul i32 %u11, i32 %v1_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 88 'fmul' 'mul_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [2/8] (2.56ns)   --->   "%mul11_i = fmul i32 %u22, i32 %v2_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 89 'fmul' 'mul11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.56>
ST_13 : Operation 90 [1/8] (2.56ns)   --->   "%mul11_i = fmul i32 %u22, i32 %v2_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 90 'fmul' 'mul11_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.35>
ST_14 : Operation 91 [10/10] (3.35ns)   --->   "%add_i = fadd i32 %mul_i, i32 %mul11_i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 91 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.35>
ST_15 : Operation 92 [9/10] (3.35ns)   --->   "%add_i = fadd i32 %mul_i, i32 %mul11_i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 92 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.35>
ST_16 : Operation 93 [8/10] (3.35ns)   --->   "%add_i = fadd i32 %mul_i, i32 %mul11_i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 93 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.35>
ST_17 : Operation 94 [7/10] (3.35ns)   --->   "%add_i = fadd i32 %mul_i, i32 %mul11_i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 94 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.35>
ST_18 : Operation 95 [6/10] (3.35ns)   --->   "%add_i = fadd i32 %mul_i, i32 %mul11_i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 95 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 96 [5/10] (3.35ns)   --->   "%add_i = fadd i32 %mul_i, i32 %mul11_i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 96 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.35>
ST_20 : Operation 97 [4/10] (3.35ns)   --->   "%add_i = fadd i32 %mul_i, i32 %mul11_i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 97 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.35>
ST_21 : Operation 98 [1/1] (0.00ns)   --->   "%add_ln208_load = load i17 %add_ln208" [benchmarks/jianyicheng/gemver/src/gemver.cpp:14->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 98 'load' 'add_ln208_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 99 [1/1] (0.00ns)   --->   "%ii_load = load i17 %ii" [benchmarks/jianyicheng/gemver/src/gemver.cpp:14->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 99 'load' 'ii_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_21 : Operation 100 [1/1] (0.78ns)   --->   "%select_ln14 = select i1 %icmp_ln18, i17 %add_ln208_load, i17 %ii_load" [benchmarks/jianyicheng/gemver/src/gemver.cpp:14->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 100 'select' 'select_ln14' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i17 %select_ln14" [benchmarks/jianyicheng/gemver/src/gemver.cpp:14->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 101 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i9 %select_ln13" [benchmarks/jianyicheng/gemver/src/gemver.cpp:18->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 102 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 103 [3/10] (3.35ns)   --->   "%add_i = fadd i32 %mul_i, i32 %mul11_i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 103 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 104 [1/1] (2.07ns)   --->   "%add_ln19 = add i16 %zext_ln18_1, i16 %trunc_ln14" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 104 'add' 'add_ln19' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 105 [1/1] (2.10ns)   --->   "%add_ln20 = add i17 %select_ln14, i17 256" [benchmarks/jianyicheng/gemver/src/gemver.cpp:20->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 105 'add' 'add_ln20' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln13 = store i17 %select_ln14, i17 %ii" [benchmarks/jianyicheng/gemver/src/gemver.cpp:13->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 106 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_21 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln20 = store i17 %add_ln20, i17 %add_ln208" [benchmarks/jianyicheng/gemver/src/gemver.cpp:20->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 107 'store' 'store_ln20' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 3.35>
ST_22 : Operation 108 [2/10] (3.35ns)   --->   "%add_i = fadd i32 %mul_i, i32 %mul11_i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 108 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i16 %add_ln19" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 109 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln19" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 110 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 111 [2/2] (3.25ns)   --->   "%A_load = load i16 %A_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 111 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 23 <SV = 22> <Delay = 3.35>
ST_23 : Operation 112 [1/10] (3.35ns)   --->   "%add_i = fadd i32 %mul_i, i32 %mul11_i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 112 'fadd' 'add_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 113 [1/2] (3.25ns)   --->   "%A_load = load i16 %A_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 113 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 24 <SV = 23> <Delay = 0.00>

State 25 <SV = 24> <Delay = 3.35>
ST_25 : Operation 114 [10/10] (3.35ns)   --->   "%add15_i = fadd i32 %A_load, i32 %add_i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 114 'fadd' 'add15_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.35>
ST_26 : Operation 115 [9/10] (3.35ns)   --->   "%add15_i = fadd i32 %A_load, i32 %add_i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 115 'fadd' 'add15_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.35>
ST_27 : Operation 116 [8/10] (3.35ns)   --->   "%add15_i = fadd i32 %A_load, i32 %add_i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 116 'fadd' 'add15_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.35>
ST_28 : Operation 117 [7/10] (3.35ns)   --->   "%add15_i = fadd i32 %A_load, i32 %add_i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 117 'fadd' 'add15_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.35>
ST_29 : Operation 118 [6/10] (3.35ns)   --->   "%add15_i = fadd i32 %A_load, i32 %add_i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 118 'fadd' 'add15_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.35>
ST_30 : Operation 119 [5/10] (3.35ns)   --->   "%add15_i = fadd i32 %A_load, i32 %add_i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 119 'fadd' 'add15_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.35>
ST_31 : Operation 120 [4/10] (3.35ns)   --->   "%add15_i = fadd i32 %A_load, i32 %add_i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 120 'fadd' 'add15_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.35>
ST_32 : Operation 121 [3/10] (3.35ns)   --->   "%add15_i = fadd i32 %A_load, i32 %add_i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 121 'fadd' 'add15_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.35>
ST_33 : Operation 122 [2/10] (3.35ns)   --->   "%add15_i = fadd i32 %A_load, i32 %add_i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 122 'fadd' 'add15_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 129 'ret' 'ret_ln0' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 3.35>
ST_34 : Operation 123 [1/10] (3.35ns)   --->   "%add15_i = fadd i32 %A_load, i32 %add_i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 123 'fadd' 'add15_i' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.25>
ST_35 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_14_1_loop_2_str"   --->   Operation 124 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 125 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 125 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [benchmarks/jianyicheng/gemver/src/gemver.cpp:18->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 126 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln19 = store i32 %add15_i, i16 %A_addr" [benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 127 'store' 'store_ln19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_35 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc.i" [benchmarks/jianyicheng/gemver/src/gemver.cpp:18->benchmarks/jianyicheng/gemver/src/gemver.cpp:102]   --->   Operation 128 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten38') [10]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten38' [11]  (1.588 ns)

 <State 2>: 2.790ns
The critical path consists of the following:
	'load' operation 9 bit ('j_load', benchmarks/jianyicheng/gemver/src/gemver.cpp:18->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) on local variable 'j', benchmarks/jianyicheng/gemver/src/gemver.cpp:18->benchmarks/jianyicheng/gemver/src/gemver.cpp:102 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln18', benchmarks/jianyicheng/gemver/src/gemver.cpp:18->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [28]  (1.823 ns)
	'select' operation 9 bit ('select_ln13', benchmarks/jianyicheng/gemver/src/gemver.cpp:13->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [29]  (0.968 ns)

 <State 3>: 3.411ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln18', benchmarks/jianyicheng/gemver/src/gemver.cpp:18->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [55]  (1.823 ns)
	'store' operation 0 bit ('store_ln18', benchmarks/jianyicheng/gemver/src/gemver.cpp:18->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable 'add_ln18', benchmarks/jianyicheng/gemver/src/gemver.cpp:18->benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on local variable 'j', benchmarks/jianyicheng/gemver/src/gemver.cpp:18->benchmarks/jianyicheng/gemver/src/gemver.cpp:102 [61]  (1.588 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('u11', benchmarks/jianyicheng/gemver/src/gemver.cpp:15->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) on array 'u1' [36]  (3.254 ns)

 <State 5>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [44]  (2.566 ns)

 <State 6>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [44]  (2.566 ns)

 <State 7>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [44]  (2.566 ns)

 <State 8>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [44]  (2.566 ns)

 <State 9>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [44]  (2.566 ns)

 <State 10>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [44]  (2.566 ns)

 <State 11>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [44]  (2.566 ns)

 <State 12>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [44]  (2.566 ns)

 <State 13>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul11_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [47]  (2.566 ns)

 <State 14>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [48]  (3.356 ns)

 <State 15>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [48]  (3.356 ns)

 <State 16>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [48]  (3.356 ns)

 <State 17>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [48]  (3.356 ns)

 <State 18>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [48]  (3.356 ns)

 <State 19>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [48]  (3.356 ns)

 <State 20>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [48]  (3.356 ns)

 <State 21>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [48]  (3.356 ns)

 <State 22>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [48]  (3.356 ns)

 <State 23>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [48]  (3.356 ns)

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add15_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [53]  (3.356 ns)

 <State 26>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add15_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [53]  (3.356 ns)

 <State 27>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add15_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [53]  (3.356 ns)

 <State 28>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add15_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [53]  (3.356 ns)

 <State 29>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add15_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [53]  (3.356 ns)

 <State 30>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add15_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [53]  (3.356 ns)

 <State 31>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add15_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [53]  (3.356 ns)

 <State 32>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add15_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [53]  (3.356 ns)

 <State 33>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add15_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [53]  (3.356 ns)

 <State 34>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add15_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) [53]  (3.356 ns)

 <State 35>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln19', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102) of variable 'add15_i', benchmarks/jianyicheng/gemver/src/gemver.cpp:19->benchmarks/jianyicheng/gemver/src/gemver.cpp:102 on array 'A' [54]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
