#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Apr 27 11:39:10 2022
# Process ID: 8804
# Current directory: C:/Users/newDefaultTest/Desktop/DigitalClock_V5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent756 C:\Users\newDefaultTest\Desktop\DigitalClock_V5\DigitalClock_V5.xpr
# Log file: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/vivado.log
# Journal file: C:/Users/newDefaultTest/Desktop/DigitalClock_V5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-865] Could not find the file C:/Users/newDefaultTest/Desktop/DigitalClock_V4/Top.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APPZ/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
ERROR: [Runs 36-378] The checkpoint 'C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/Top.dcp' was created with 'Vivado v2020.2 (64-bit)', and cannot be opened in this version.
reset_run synth_1
ERROR: [Runs 36-378] The checkpoint 'C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/Top.dcp' was created with 'Vivado v2020.2 (64-bit)', and cannot be opened in this version.
reset_run synth_1
ERROR: [Runs 36-378] The checkpoint 'C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/Top.dcp' was created with 'Vivado v2020.2 (64-bit)', and cannot be opened in this version.
launch_runs impl_1 -jobs 2
ERROR: [Runs 36-378] The checkpoint 'C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/Top.dcp' was created with 'Vivado v2020.2 (64-bit)', and cannot be opened in this version.
set_property AUTO_INCREMENTAL_CHECKPOINT 0 [get_runs synth_1]
reset_run synth_1
launch_runs impl_1 -jobs 2
[Wed Apr 27 11:42:46 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 11:42:46 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 11:44:57 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.246 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7DE2A
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property is_enabled true [get_files  C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/alarm.vhd]
update_compile_order -fileset sources_1
set_property AUTO_INCREMENTAL_CHECKPOINT 1 [get_runs synth_1]
set_property AUTO_INCREMENTAL_CHECKPOINT 0 [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 2
[Wed Apr 27 12:07:49 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Wed Apr 27 12:08:47 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 12:09:46 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 12:29:41 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 12:29:41 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 12:58:09 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 12:58:09 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 12:59:39 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 12:59:39 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 13:00:53 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 13:00:53 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 13:04:20 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 13:04:20 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 13:05:34 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 13:05:34 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 13:06:41 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 13:06:41 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 13:14:49 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 13:14:49 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 13:17:29 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 13:17:29 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 13:21:41 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 13:21:41 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 13:26:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 13:26:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 13:28:06 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 13:28:06 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3487.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 3487.383 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3487.383 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3487.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3487.383 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -jobs 2
[Wed Apr 27 13:33:03 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 13:34:05 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 13:52:01 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 13:52:01 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 13:58:27 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 13:58:27 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 14:03:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 14:03:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 14:05:35 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 14:05:35 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 14:12:20 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 14:12:20 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 14:18:46 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 14:18:46 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 14:21:07 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 14:24:34 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 14:24:34 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 14:25:40 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 14:25:40 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 2
[Wed Apr 27 14:28:16 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 14:30:43 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 14:30:43 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 14:51:13 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 14:51:13 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 14:52:13 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 14:52:13 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 14:53:47 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 14:53:47 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
close [ open C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/alarmcompare.vhd w ]
add_files C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.srcs/sources_1/new/alarmcompare.vhd
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 15:24:00 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 15:24:00 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 15:26:46 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 15:26:46 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 15:30:00 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 15:30:00 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 15:36:42 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 15:36:42 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 15:42:51 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 15:42:51 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 15:48:20 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 15:48:20 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 15:53:48 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 15:53:48 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 15:55:07 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 15:55:07 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 15:57:36 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 15:57:36 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 16:01:46 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 16:01:47 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 16:04:20 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 16:04:20 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 16:09:02 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 16:09:02 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 16:16:54 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 16:16:54 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA7DE2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7DE2A
INFO: [Labtools 27-1435] Device xc7a50t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA7DE2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7DE2A
INFO: [Labtools 27-1435] Device xc7a50t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1435] Device xc7a50t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 16:23:09 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 16:23:09 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 16:26:14 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 16:26:14 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 16:30:43 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 16:34:40 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 16:34:40 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 16:35:14 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 16:35:14 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 16:36:54 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 16:36:54 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 16:46:06 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 16:46:06 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 16:49:01 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 16:49:01 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 16:52:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 16:52:33 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 16:55:57 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 16:55:57 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 17:03:49 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 17:03:49 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 17:10:23 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 17:10:23 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 17:12:35 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 17:12:35 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 17:15:47 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 17:15:47 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 17:19:56 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 17:19:56 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 17:22:49 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 17:22:49 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 17:27:36 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 17:27:36 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 17:32:03 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 17:32:03 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Apr 27 17:35:50 2022] Launched synth_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/synth_1/runme.log
[Wed Apr 27 17:35:50 2022] Launched impl_1...
Run output will be captured here: C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/newDefaultTest/Desktop/DigitalClock_V5/DigitalClock_V5.runs/impl_1/Top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 27 17:42:17 2022...
