/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [4:0] _01_;
  reg [2:0] celloutsig_0_0z;
  wire [21:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [19:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire [17:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = ~(celloutsig_0_1z[4] & celloutsig_0_1z[1]);
  assign celloutsig_0_2z = ~(in_data[95] & celloutsig_0_1z[1]);
  always_ff @(negedge clkin_data[64], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _00_ <= 9'h000;
    else _00_ <= { celloutsig_0_4z[4:3], celloutsig_0_1z };
  always_ff @(posedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 5'h00;
    else _01_ <= celloutsig_1_5z[4:0];
  assign celloutsig_0_6z = celloutsig_0_4z % { 1'h1, celloutsig_0_0z[1:0], celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_0z, _00_ } % { 1'h1, in_data[61:56], celloutsig_0_6z };
  assign celloutsig_0_10z = { _00_[6:0], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_8z } % { 1'h1, in_data[89:76], celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_10z[16:13], celloutsig_0_8z } % { 1'h1, celloutsig_0_7z[6:4], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[152:133] % { 1'h1, in_data[119:101] };
  assign celloutsig_1_1z = in_data[131:128] % { 1'h1, in_data[154:152] };
  assign celloutsig_1_11z = { in_data[118], celloutsig_1_10z } % { 1'h1, in_data[120:118] };
  assign celloutsig_1_19z = { celloutsig_1_7z[5:1], celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_10z } * { celloutsig_1_4z[14:7], _01_, celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[43:37] * { in_data[71:68], celloutsig_0_0z };
  assign celloutsig_1_2z = celloutsig_1_0z[19:6] * celloutsig_1_0z[16:3];
  assign celloutsig_1_10z = celloutsig_1_5z[8:6] * in_data[190:188];
  assign celloutsig_1_14z = celloutsig_1_4z[10:3] * celloutsig_1_2z[10:3];
  assign celloutsig_1_18z = celloutsig_1_2z[1] ? celloutsig_1_11z : celloutsig_1_2z[8:5];
  assign celloutsig_0_4z = celloutsig_0_2z ? { celloutsig_0_0z[0], 1'h1, celloutsig_0_0z, 1'h1 } : { in_data[4:3], 1'h0, celloutsig_0_0z };
  assign celloutsig_0_13z = in_data[36] ? celloutsig_0_10z[18:15] : celloutsig_0_12z[3:0];
  assign celloutsig_1_4z = celloutsig_1_2z[12] ? { 1'h1, celloutsig_1_2z[11:9], celloutsig_1_2z[13], 1'h1, celloutsig_1_2z[11:0] } : in_data[130:113];
  assign celloutsig_1_5z = celloutsig_1_4z[7] ? { celloutsig_1_4z[12:8], 1'h1, celloutsig_1_4z[6:4] } : { celloutsig_1_0z[15:11], celloutsig_1_1z };
  assign celloutsig_1_7z = celloutsig_1_2z[13] ? celloutsig_1_4z[15:2] : { 1'h0, celloutsig_1_2z[12:0] };
  assign celloutsig_1_17z = celloutsig_1_1z[0] & celloutsig_1_0z[0];
  assign celloutsig_0_8z = in_data[5] & in_data[93];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_0z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[9:7];
  assign { out_data[131:128], out_data[112:96], out_data[36:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
