Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_hdmi_in_0_wrapper_xst.prj"
Verilog Include Directory          : {"D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\pcores\" "C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx45csg324-2
Output File Name                   : "../implementation/system_hdmi_in_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_hdmi_in_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/DRAM16XN.v" into library hdmi_in_v1_00_a
Parsing module <DRAM16XN>.
Analyzing Verilog file "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/chnlbond.v" into library hdmi_in_v1_00_a
Parsing module <chnlbond>.
Analyzing Verilog file "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" into library hdmi_in_v1_00_a
Parsing module <phsaligner>.
INFO:HDLCompiler:693 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 65. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 66. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 67. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 68. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 133. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 134. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 135. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 136. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 137. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 138. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 139. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 169. parameter declaration becomes local in phsaligner with formal parameter declaration list
Analyzing Verilog file "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/serdes_1_to_5_diff_data.v" into library hdmi_in_v1_00_a
Parsing module <serdes_1_to_5_diff_data>.
Analyzing Verilog file "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/decode.v" into library hdmi_in_v1_00_a
Parsing module <decode>.
Analyzing Verilog file "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" into library hdmi_in_v1_00_a
Parsing module <dvi_decoder>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_address_decoder>.
Parsing architecture <IMP> of entity <plb_address_decoder>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_slave_attachment>.
Parsing architecture <implementation> of entity <plb_slave_attachment>.
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plbv46_slave_single>.
Parsing architecture <implementation> of entity <plbv46_slave_single>.
Parsing VHDL file "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/BusFIFO.vhd" into library hdmi_in_v1_00_a
Parsing entity <BusFIFO>.
Parsing architecture <Behavioral> of entity <busfifo>.
Parsing VHDL file "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/user_logic.vhd" into library hdmi_in_v1_00_a
Parsing entity <user_logic>.
Parsing architecture <IMP> of entity <user_logic>.
Parsing VHDL file "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" into library hdmi_in_v1_00_a
Parsing entity <hdmi_in>.
Parsing architecture <IMP> of entity <hdmi_in>.
Parsing VHDL file "D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\hdl\system_hdmi_in_0_wrapper.vhd" into library work
Parsing entity <system_hdmi_in_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_hdmi_in_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_hdmi_in_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <hdmi_in> (architecture <IMP>) with generics from library <hdmi_in_v1_00_a>.

Elaborating entity <plbv46_slave_single> (architecture <implementation>) with generics from library <plbv46_slave_single_v1_01_a>.

Elaborating entity <plb_slave_attachment> (architecture <implementation>) with generics from library <plbv46_slave_single_v1_01_a>.

Elaborating entity <plb_address_decoder> (architecture <IMP>) with generics from library <plbv46_slave_single_v1_01_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" Line 319: Assignment to cs_s_h_clr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" Line 323: Assignment to addr_match_clr ignored, since the identifier is never used

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <or_gate128> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <or_muxcy> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" Line 711. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" Line 1025: Assignment to start_data_phase ignored, since the identifier is never used

Elaborating entity <counter_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <user_logic> (architecture <IMP>) with generics from library <hdmi_in_v1_00_a>.
Going to verilog side to elaborate module dvi_decoder

Elaborating module <dvi_decoder>.
WARNING:HDLCompiler:1127 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" Line 120: Assignment to sdout ignored, since the identifier is never used

Elaborating module <IBUFDS(IOSTANDARD="TMDS_33",DIFF_TERM="FALSE")>.

Elaborating module <BUFIO2(DIVIDE_BYPASS="TRUE",DIVIDE=1)>.

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" Line 145: Assignment to tmdsclk ignored, since the identifier is never used

Elaborating module <PLL_BASE(CLKIN_PERIOD=10,CLKFBOUT_MULT=10,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=10,CLKOUT2_DIVIDE=5,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=5)>.

Elaborating module <decode>.

Elaborating module <serdes_1_to_5_diff_data(DIFF_TERM="FALSE",BITSLIP_ENABLE="TRUE")>.
WARNING:HDLCompiler:413 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/serdes_1_to_5_diff_data.v" Line 248: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/serdes_1_to_5_diff_data.v" Line 250: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/serdes_1_to_5_diff_data.v" Line 251: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <IBUFDS(DIFF_TERM="FALSE")>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="STAY_AT_LIMIT",DELAY_SRC="IDATAIN",SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="WRAPAROUND",DELAY_SRC="IDATAIN",SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="MASTER",INTERFACE_TYPE="RETIMED")>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="SLAVE",INTERFACE_TYPE="RETIMED")>.

Elaborating module <phsaligner>.
WARNING:HDLCompiler:1308 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 174: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v" Line 221: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <chnlbond>.

Elaborating module <DRAM16XN(data_width=10)>.

Elaborating module <RAM16X1D>.
WARNING:HDLCompiler:1127 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" Line 235: Assignment to de_g ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" Line 257: Assignment to de_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" Line 263: Assignment to psalgnerr ignored, since the identifier is never used
Back to vhdl to continue elaboration
INFO:HDLCompiler:679 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/user_logic.vhd" Line 364. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/user_logic.vhd" Line 378: Assignment to hsync_pol ignored, since the identifier is never used

Elaborating entity <BusFIFO> (architecture <Behavioral>) from library <hdmi_in_v1_00_a>.
WARNING:HDLCompiler:89 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/BusFIFO.vhd" Line 50: <bus2userfifo> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/BusFIFO.vhd" Line 64: <user2busfifo> remains a black-box since it has no binding entity.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_hdmi_in_0_wrapper>.
    Related source file is "D:\Users\Julio\Downloads\Atlys_HDMI_PLB_demo\project\hdl\system_hdmi_in_0_wrapper.vhd".
    Summary:
	no macro.
Unit <system_hdmi_in_0_wrapper> synthesized.

Synthesizing Unit <hdmi_in>.
    Related source file is "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_BASEADDR = "11001100100000000000000000000000"
        C_HIGHADDR = "11001100100000001111111111111111"
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 32
        C_SPLB_NUM_MASTERS = 2
        C_SPLB_MID_WIDTH = 1
        C_SPLB_NATIVE_DWIDTH = 32
        C_SPLB_P2P = 0
        C_SPLB_SUPPORT_BURSTS = 0
        C_SPLB_SMALLEST_MASTER = 32
        C_SPLB_CLK_PERIOD_PS = 13333
        C_INCLUDE_DPHASE_TIMER = 1
        C_FAMILY = "spartan6"
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3210 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" line 324: Output port <Bus2IP_Addr> of the instance <PLBV46_SLAVE_SINGLE_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" line 324: Output port <Bus2IP_CS> of the instance <PLBV46_SLAVE_SINGLE_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/hdmi_in.vhd" line 324: Output port <Bus2IP_RNW> of the instance <PLBV46_SLAVE_SINGLE_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <hdmi_in> synthesized.

Synthesizing Unit <plbv46_slave_single>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011001100100000000000000000000000","0000000000000000000000000000000011001100100000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (8)
        C_SPLB_P2P = 0
        C_BUS2CORE_CLK_RATIO = 1
        C_INCLUDE_DPHASE_TIMER = 1
        C_SPLB_MID_WIDTH = 1
        C_SPLB_NUM_MASTERS = 2
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 32
        C_SIPIF_DWIDTH = 32
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <plbv46_slave_single> synthesized.

Synthesizing Unit <plb_slave_attachment>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011001100100000000000000000000000","0000000000000000000000000000000011001100100000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (8)
        C_PLB_NUM_MASTERS = 2
        C_PLB_MID_WIDTH = 1
        C_SPLB_P2P = 0
        C_BUS2CORE_CLK_RATIO = 1
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_DPHASE_TIMEOUT = 128
        C_INCLUDE_DPHASE_TIMER = 1
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" line 1201: Output port <Count_Out> of the instance <INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER> is unconnected or connected to loadless signal.
    Register <set_sl_busy> equivalent to <sl_addrack_i> has been removed
    Register <sl_rdcomp_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_rddack_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <wr_clear_sl_busy> equivalent to <sl_wrdack_i> has been removed
    Register <sl_wrcomp_i> equivalent to <sl_wrdack_i> has been removed
    Found 32-bit register for signal <plb_wrdbus_reg>.
    Found 1-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 1-bit register for signal <GEN_FOR_SHARED.addr_cntl_cs>.
    Found 1-bit register for signal <sl_addrack_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <master_id>.
    Found 1-bit register for signal <sl_busy>.
    Found 2-bit register for signal <sl_mbusy_i>.
    Found 2-bit register for signal <sl_mrderr_i>.
    Found 2-bit register for signal <sl_mwrerr_i>.
    Found 1-bit register for signal <sl_wrdack_i>.
    Found 1-bit register for signal <rd_clear_sl_busy>.
    Found 32-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 4-bit register for signal <bus2ip_be_i>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 1-bit register for signal <data_timeout>.
    Found 4-bit register for signal <plb_be_reg>.
    Summary:
	inferred 193 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <plb_slave_attachment> synthesized.

Synthesizing Unit <plb_address_decoder>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
        C_BUS_AWIDTH = 32
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011001100100000000000000000000000","0000000000000000000000000000000011001100100000001111111111111111")
        C_ARD_NUM_CE_ARRAY = (8)
        C_SPLB_P2P = 0
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_RNW_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <addr_out_s_h>.
    Found 1-bit register for signal <MEM_DECODE_GEN[0].GEN_PLB_SHARED.cs_out_s_h>.
    Found 1-bit register for signal <cs_out_i>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 1-bit register for signal <rdce_out_i<0>>.
    Found 1-bit register for signal <wrce_out_i<0>>.
    Found 1-bit register for signal <rdce_out_i<1>>.
    Found 1-bit register for signal <wrce_out_i<1>>.
    Found 1-bit register for signal <rdce_out_i<2>>.
    Found 1-bit register for signal <wrce_out_i<2>>.
    Found 1-bit register for signal <rdce_out_i<3>>.
    Found 1-bit register for signal <wrce_out_i<3>>.
    Found 1-bit register for signal <rdce_out_i<4>>.
    Found 1-bit register for signal <wrce_out_i<4>>.
    Found 1-bit register for signal <rdce_out_i<5>>.
    Found 1-bit register for signal <wrce_out_i<5>>.
    Found 1-bit register for signal <rdce_out_i<6>>.
    Found 1-bit register for signal <wrce_out_i<6>>.
    Found 1-bit register for signal <rdce_out_i<7>>.
    Found 1-bit register for signal <wrce_out_i<7>>.
    Found 1-bit register for signal <rnw_s_h>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 16
        C_AW = 32
        C_BAR = "11001100100000000000000000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<16:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "000"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_2> synthesized.

Synthesizing Unit <pselect_f_3>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "001"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_3> synthesized.

Synthesizing Unit <pselect_f_4>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "010"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_4> synthesized.

Synthesizing Unit <pselect_f_5>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "011"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_5> synthesized.

Synthesizing Unit <pselect_f_6>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "100"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_6> synthesized.

Synthesizing Unit <pselect_f_7>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "101"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_7> synthesized.

Synthesizing Unit <pselect_f_8>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "110"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_8> synthesized.

Synthesizing Unit <pselect_f_9>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 3
        C_BAR = "111"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_9> synthesized.

Synthesizing Unit <or_gate128>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
        C_OR_WIDTH = 1
        C_BUS_WIDTH = 1
        C_USE_LUT_OR = false
    Summary:
	no macro.
Unit <or_gate128> synthesized.

Synthesizing Unit <or_muxcy>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd".
        C_NUM_BITS = 1
    Summary:
	no macro.
Unit <or_muxcy> synthesized.

Synthesizing Unit <counter_f>.
    Related source file is "C:/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
        C_NUM_BITS = 8
        C_FAMILY = "nofamily"
    Found 9-bit register for signal <INFERRED_GEN.icount_out>.
    Found 9-bit subtractor for signal <INFERRED_GEN.icount_out[8]_GND_27_o_mux_5_OUT> created at line 292.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <counter_f> synthesized.

Synthesizing Unit <user_logic>.
    Related source file is "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_SLV_DWIDTH = 32
        C_NUM_REG = 6
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <VFBC_CMD_IDLE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC_CMD_FULL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC_CMD_ALMOST_FULL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC_WD_FULL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC_WD_ALMOST_FULL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/user_logic.vhd" line 285: Output port <hsync> of the instance <Inst_dvi_decoder> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <frame_state>.
    Found 1-bit register for signal <vsync_reg>.
    Found 1-bit register for signal <vsync_pol>.
    Found 16-bit register for signal <pxl_cnt>.
    Found 16-bit register for signal <line_cnt>.
    Found 16-bit register for signal <frame_width>.
    Found 16-bit register for signal <frame_height>.
    Found 32-bit register for signal <vfbc_cmd_data_i>.
    Found 1-bit register for signal <vfbc_cmd_write_i>.
    Found 7-bit register for signal <vfbc_cmd_cnt>.
    Found 16-bit register for signal <vfbc_wd_data_i>.
    Found 1-bit register for signal <vfbc_wd_write_i>.
    Found 1-bit register for signal <write_en>.
    Found 16-bit register for signal <line_stride>.
    Found 32-bit register for signal <frame_base_addr>.
    Found 1-bit register for signal <bus_wait_ack>.
    Found 1-bit register for signal <soft_reset>.
    Found 1-bit register for signal <de_reg>.
    Found finite state machine <FSM_0> for signal <frame_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 17                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | pxlclk (rising_edge)                           |
    | Reset              | pll_locked_n (positive)                        |
    | Reset type         | asynchronous                                   |
    | Reset State        | frame_rst                                      |
    | Power Up State     | frame_rst                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <pxl_cnt[15]_GND_31_o_add_19_OUT> created at line 398.
    Found 16-bit adder for signal <line_cnt[15]_GND_31_o_add_20_OUT> created at line 401.
    Found 7-bit adder for signal <vfbc_cmd_cnt[6]_GND_31_o_add_57_OUT> created at line 477.
    Found 16-bit subtractor for signal <GND_31_o_GND_31_o_sub_33_OUT<15:0>> created at line 421.
    Found 7-bit comparator greater for signal <vfbc_cmd_cnt[6]_GND_31_o_LessThan_61_o> created at line 488
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 175 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  56 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <user_logic> synthesized.

Synthesizing Unit <dvi_decoder>.
    Related source file is "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v".
INFO:Xst:3210 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 195: Output port <sdout> of the instance <dec_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 195: Output port <psalgnerr> of the instance <dec_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 217: Output port <sdout> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 217: Output port <psalgnerr> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 217: Output port <c0> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 217: Output port <c1> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 217: Output port <de> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 239: Output port <sdout> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 239: Output port <psalgnerr> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 239: Output port <c0> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 239: Output port <c1> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/dvi_decoder.v" line 239: Output port <de> of the instance <dec_r> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dvi_decoder> synthesized.

Synthesizing Unit <decode>.
    Related source file is "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/decode.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
    Found 1-bit register for signal <toggle>.
    Found 5-bit register for signal <raw5bit_q>.
    Found 10-bit register for signal <rawword>.
    Found 1-bit register for signal <bitslip_q>.
    Found 1-bit register for signal <bitslipx2>.
    Found 1-bit register for signal <c0>.
    Found 1-bit register for signal <c1>.
    Found 1-bit register for signal <de>.
    Found 8-bit register for signal <dout>.
    Found 10-bit register for signal <sdout>.
    Found 1-bit register for signal <flipgearx2>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <decode> synthesized.

Synthesizing Unit <serdes_1_to_5_diff_data>.
    Related source file is "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/serdes_1_to_5_diff_data.v".
        DIFF_TERM = "FALSE"
        SIM_TAP_DELAY = 49
        BITSLIP_ENABLE = "TRUE"
    Found 9-bit register for signal <counter>.
    Found 5-bit register for signal <pdcounter>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <cal_data_master>.
    Found 1-bit register for signal <cal_data_sint>.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <ce_data_inta>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <rst_data>.
    Found 1-bit register for signal <busy_data_d>.
    Found 1-bit register for signal <incdec_data_d>.
    Found 1-bit register for signal <valid_data_d>.
    Found 1-bit register for signal <ce_data>.
    Found 1-bit register for signal <inc_data_int>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 36                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | gclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <counter[8]_GND_40_o_add_2_OUT> created at line 122.
    Found 5-bit adder for signal <pdcounter[4]_GND_40_o_add_54_OUT> created at line 224.
    Found 5-bit adder for signal <pdcounter[4]_PWR_45_o_add_57_OUT> created at line 227.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serdes_1_to_5_diff_data> synthesized.

Synthesizing Unit <phsaligner>.
    Related source file is "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/phsaligner.v".
        OPENEYE_CNT_WD = 3
        CTKNCNTWD = 7
        SRCHTIMERWD = 12
    Found 1-bit register for signal <ctkn_srh_rst>.
    Found 1-bit register for signal <ctkn_cnt_rst>.
    Found 3-bit register for signal <bitslip_cnt>.
    Found 6-bit register for signal <cstate>.
    Found 1-bit register for signal <psaligned>.
    Found 1-bit register for signal <bitslip>.
    Found 1-bit register for signal <flipgear>.
    Found 1-bit register for signal <blnkprd_cnt>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 12-bit register for signal <ctkn_srh_timer>.
    Found 1-bit register for signal <ctkn_srh_tout>.
    Found 7-bit register for signal <ctkn_counter>.
    Found 1-bit register for signal <ctkn_cnt_tout>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000001                                         |
    | Power Up State     | 000001                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <ctkn_srh_timer[11]_GND_48_o_add_6_OUT> created at line 98.
    Found 7-bit adder for signal <ctkn_counter[6]_GND_48_o_add_12_OUT> created at line 122.
    Found 3-bit adder for signal <bitslip_cnt[2]_GND_48_o_add_32_OUT> created at line 245.
    Found 1-bit adder for signal <blnkprd_cnt[0]_PWR_52_o_add_33_OUT<0>> created at line 255.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <phsaligner> synthesized.

Synthesizing Unit <chnlbond>.
    Related source file is "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/chnlbond.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
INFO:Xst:3210 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/chnlbond.v" line 86: Output port <O_DATA_OUT> of the instance <cbfifo_i> is unconnected or connected to loadless signal.
    Register <we> equivalent to <rawdata_vld_q> has been removed
    Found 4-bit register for signal <wa>.
    Found 10-bit register for signal <sdata>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 1-bit register for signal <skip_line>.
    Found 1-bit register for signal <iamrdy>.
    Found 1-bit register for signal <rawdata_vld_q>.
    Found 1-bit register for signal <rawdata_vld_rising>.
    Found 1-bit register for signal <ra_en>.
    Found 4-bit register for signal <ra>.
    Found 4-bit adder for signal <wa[3]_GND_50_o_add_2_OUT> created at line 79.
    Found 4-bit adder for signal <ra[3]_GND_50_o_add_17_OUT> created at line 167.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <chnlbond> synthesized.

Synthesizing Unit <DRAM16XN>.
    Related source file is "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/verilog/DRAM16XN.v".
        data_width = 10
    Summary:
	no macro.
Unit <DRAM16XN> synthesized.

Synthesizing Unit <BusFIFO>.
    Related source file is "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/BusFIFO.vhd".
INFO:Xst:3210 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/BusFIFO.vhd" line 82: Output port <full> of the instance <inst_Bus2UserFIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:/Users/Julio/Downloads/Atlys_HDMI_PLB_demo/project/pcores/hdmi_in_v1_00_a/hdl/vhdl/BusFIFO.vhd" line 95: Output port <full> of the instance <inst_User2BusFIFO> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <BusFIFO> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 29
 1-bit adder                                           : 3
 12-bit adder                                          : 3
 16-bit adder                                          : 2
 16-bit subtractor                                     : 1
 3-bit adder                                           : 3
 4-bit adder                                           : 6
 5-bit adder                                           : 3
 7-bit adder                                           : 4
 9-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Registers                                            : 196
 1-bit register                                        : 135
 10-bit register                                       : 9
 12-bit register                                       : 3
 16-bit register                                       : 6
 2-bit register                                        : 3
 3-bit register                                        : 4
 32-bit register                                       : 7
 4-bit register                                        : 9
 5-bit register                                        : 7
 7-bit register                                        : 4
 8-bit register                                        : 5
 9-bit register                                        : 4
# Comparators                                          : 1
 7-bit comparator greater                              : 1
# Multiplexers                                         : 128
 1-bit 2-to-1 multiplexer                              : 103
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 4
 5-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 7
# Xors                                                 : 47
 1-bit xor2                                            : 47

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <chnlbond>.
The following registers are absorbed into counter <wa>: 1 register on signal <wa>.
The following registers are absorbed into counter <ra>: 1 register on signal <ra>.
Unit <chnlbond> synthesized (advanced).

Synthesizing (advanced) Unit <phsaligner>.
The following registers are absorbed into counter <ctkn_srh_timer>: 1 register on signal <ctkn_srh_timer>.
The following registers are absorbed into counter <ctkn_counter>: 1 register on signal <ctkn_counter>.
Unit <phsaligner> synthesized (advanced).

Synthesizing (advanced) Unit <serdes_1_to_5_diff_data>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <serdes_1_to_5_diff_data> synthesized (advanced).

Synthesizing (advanced) Unit <user_logic>.
The following registers are absorbed into counter <vfbc_cmd_cnt>: 1 register on signal <vfbc_cmd_cnt>.
The following registers are absorbed into counter <line_cnt>: 1 register on signal <line_cnt>.
The following registers are absorbed into counter <pxl_cnt>: 1 register on signal <pxl_cnt>.
Unit <user_logic> synthesized (advanced).
WARNING:Xst:2677 - Node <addr_out_s_h_4> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <addr_out_s_h_3> of sequential type is unconnected in block <plb_address_decoder>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 1-bit adder                                           : 3
 16-bit subtractor                                     : 1
 3-bit adder                                           : 3
 5-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Counters                                             : 18
 12-bit up counter                                     : 3
 16-bit up counter                                     : 2
 4-bit up counter                                      : 6
 7-bit up counter                                      : 4
 9-bit up counter                                      : 3
# Registers                                            : 625
 Flip-Flops                                            : 625
# Comparators                                          : 1
 7-bit comparator greater                              : 1
# Multiplexers                                         : 116
 1-bit 2-to-1 multiplexer                              : 94
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 4
 5-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 7
# Xors                                                 : 47
 1-bit xor2                                            : 47

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch master_id_31 hinder the constant cleaning in the block plb_slave_attachment.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <master_id_30> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_29> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_28> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_27> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_26> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_25> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_24> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_23> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_22> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_21> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_20> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_19> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_18> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_17> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_16> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_15> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_14> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_13> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_12> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_11> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_10> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_9> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_8> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_7> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_6> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_5> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_4> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_3> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_2> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_1> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <GEN_FOR_SHARED.addr_cntl_cs> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <hdmi_in_0/USER_LOGIC_I/FSM_0> on signal <frame_state[1:3]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 frame_rst        | 000
 frame_find_pol   | 001
 frame_wait_vsync | 010
 frame_detect     | 011
 frame_locked     | 100
 frame_wr_cmd     | 101
 frame_wr_data    | 110
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/FSM_1> on signal <state[1:4]> with user encoding.
Optimizing FSM <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/des_0/FSM_1> on signal <state[1:4]> with user encoding.
Optimizing FSM <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/des_0/FSM_1> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 0001  | 0001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/phsalgn_0/FSM_2> on signal <cstate[1:6]> with user encoding.
Optimizing FSM <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/phsalgn_0/FSM_2> on signal <cstate[1:6]> with user encoding.
Optimizing FSM <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/phsalgn_0/FSM_2> on signal <cstate[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
INFO:Xst:1901 - Instance PLL_ISERDES in unit PLL_ISERDES of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <system_hdmi_in_0_wrapper> ...

Optimizing unit <DRAM16XN> ...

Optimizing unit <user_logic> ...

Optimizing unit <dvi_decoder> ...

Optimizing unit <decode> ...

Optimizing unit <serdes_1_to_5_diff_data> ...

Optimizing unit <phsaligner> ...

Optimizing unit <chnlbond> ...

Optimizing unit <plb_slave_attachment> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <counter_f> ...
WARNING:Xst:1710 - FF/Latch <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0> (without init value) has a constant value of 0 in block <system_hdmi_in_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1> (without init value) has a constant value of 0 in block <system_hdmi_in_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0> (without init value) has a constant value of 0 in block <system_hdmi_in_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1> (without init value) has a constant value of 0 in block <system_hdmi_in_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/dout_2> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/dout_1> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/dout_0> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/sdout_9> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/sdout_8> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/sdout_7> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/sdout_6> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/sdout_5> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/sdout_4> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/sdout_3> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/sdout_2> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/sdout_1> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/sdout_0> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/de> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/c1> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/c0> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/dout_1> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/dout_0> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/sdout_9> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/sdout_8> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/sdout_7> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/sdout_6> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/sdout_5> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/sdout_4> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/sdout_3> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/sdout_2> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/sdout_1> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/sdout_0> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/de> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/c1> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/c0> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/dout_2> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/dout_1> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/dout_0> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/sdout_9> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/sdout_8> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/sdout_7> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/sdout_6> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/sdout_5> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/sdout_4> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/sdout_3> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/sdout_2> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/sdout_1> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/sdout_0> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/c0> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/cbnd/sdata_9> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/cbnd/sdata_9> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_0> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_1> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_2> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_3> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_4> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_5> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_6> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_7> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_8> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_9> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_10> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_11> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_12> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_13> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_14> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_15> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_16> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_17> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_18> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_19> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_20> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_21> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_22> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_23> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_24> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_25> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_26> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_27> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_30> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_31> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_6> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_7> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
WARNING:Xst:2677 - Node <hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN<0>.GEN_PLB_SHARED.cs_out_s_h_0> of sequential type is unconnected in block <system_hdmi_in_0_wrapper>.
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/cbnd/wa_0> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/cbnd/wa_0> <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/cbnd/wa_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/cbnd/wa_1> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/cbnd/wa_1> <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/cbnd/wa_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/cbnd/wa_2> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/cbnd/wa_2> <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/cbnd/wa_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/cbnd/wa_3> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/cbnd/wa_3> <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/cbnd/wa_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/cbnd/rawdata_vld_q> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/cbnd/rawdata_vld_q> <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/cbnd/rawdata_vld_q> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/counter_0> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/des_0/counter_0> <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/des_0/counter_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/counter_1> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/des_0/counter_1> <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/des_0/counter_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/counter_2> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/des_0/counter_2> <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/des_0/counter_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/enable> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/des_0/enable> <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/des_0/enable> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/counter_3> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/des_0/counter_3> <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/des_0/counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/counter_4> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/des_0/counter_4> <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/des_0/counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/counter_5> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/des_0/counter_5> <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/des_0/counter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/counter_6> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/des_0/counter_6> <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/des_0/counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/counter_7> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/des_0/counter_7> <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/des_0/counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/counter_8> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/des_0/counter_8> <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/des_0/counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/toggle> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/toggle> <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/toggle> 
INFO:Xst:2261 - The FF/Latch <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/cbnd/rawdata_vld_rising> in Unit <system_hdmi_in_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_g/cbnd/rawdata_vld_rising> <hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/cbnd/rawdata_vld_rising> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_hdmi_in_0_wrapper, actual ratio is 3.
FlipFlop hdmi_in_0/USER_LOGIC_I/frame_state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop hdmi_in_0/USER_LOGIC_I/vfbc_cmd_cnt_0 has been replicated 2 time(s)
FlipFlop hdmi_in_0/USER_LOGIC_I/vfbc_cmd_cnt_1 has been replicated 1 time(s)
FlipFlop hdmi_in_0/USER_LOGIC_I/vfbc_cmd_cnt_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 640
 Flip-Flops                                            : 640

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_hdmi_in_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 933
#      GND                         : 1
#      INV                         : 34
#      LUT1                        : 64
#      LUT2                        : 98
#      LUT3                        : 129
#      LUT4                        : 81
#      LUT5                        : 134
#      LUT6                        : 212
#      MUXCY                       : 86
#      VCC                         : 1
#      XORCY                       : 93
# FlipFlops/Latches                : 640
#      FD                          : 252
#      FDC                         : 72
#      FDCE                        : 12
#      FDE                         : 71
#      FDP                         : 9
#      FDPE                        : 3
#      FDR                         : 157
#      FDRE                        : 64
# RAMS                             : 30
#      RAM16X1D                    : 30
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 5
#      BUFIO2                      : 1
#      IBUFDS                      : 4
# Others                           : 16
#      BUFPLL                      : 1
#      Bus2UserFIFO                : 1
#      IODELAY2                    : 6
#      ISERDES2                    : 6
#      PLL_ADV                     : 1
#      User2BusFIFO                : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             640  out of  54576     1%  
 Number of Slice LUTs:                  812  out of  27288     2%  
    Number used as Logic:               752  out of  27288     2%  
    Number used as Memory:               60  out of   6408     0%  
       Number used as RAM:               60

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    923
   Number with an unused Flip Flop:     283  out of    923    30%  
   Number with an unused LUT:           111  out of    923    12%  
   Number of fully used LUT-FF pairs:   529  out of    923    57%  
   Number of unique control sets:        35

IO Utilization: 
 Number of IOs:                         273
 Number of bonded IOBs:                   8  out of    218     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------+----------------------------------------+-------+
Clock Signal                                               | Clock buffer(FF name)                  | Load  |
-----------------------------------------------------------+----------------------------------------+-------+
hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1| BUFG                                   | 410   |
SPLB_Clk                                                   | NONE(hdmi_in_0/USER_LOGIC_I/soft_reset)| 141   |
hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2| BUFG                                   | 119   |
-----------------------------------------------------------+----------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.889ns (Maximum Frequency: 204.541MHz)
   Minimum input arrival time before clock: 5.528ns
   Maximum output required time after clock: 4.093ns
   Maximum combinational path delay: 5.101ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1'
  Clock period: 4.704ns (frequency: 212.585MHz)
  Total number of paths / destination ports: 3447 / 881
-------------------------------------------------------------------------
Delay:               4.704ns (Levels of Logic = 3)
  Source:            hdmi_in_0/USER_LOGIC_I/vfbc_cmd_cnt_6 (FF)
  Destination:       hdmi_in_0/USER_LOGIC_I/vfbc_cmd_data_i_8 (FF)
  Source Clock:      hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1 rising
  Destination Clock: hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1 rising

  Data Path: hdmi_in_0/USER_LOGIC_I/vfbc_cmd_cnt_6 to hdmi_in_0/USER_LOGIC_I/vfbc_cmd_data_i_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.525   1.186  hdmi_in_0/USER_LOGIC_I/vfbc_cmd_cnt_6 (hdmi_in_0/USER_LOGIC_I/vfbc_cmd_cnt_6)
     LUT4:I0->O            2   0.254   0.726  hdmi_in_0/USER_LOGIC_I/GND_31_o_GND_31_o_equal_47_o<6>11_1 (hdmi_in_0/USER_LOGIC_I/GND_31_o_GND_31_o_equal_47_o<6>11)
     LUT6:I5->O           15   0.254   1.431  hdmi_in_0/USER_LOGIC_I/_n0369_0_1 (hdmi_in_0/USER_LOGIC_I/_n0369_01)
     LUT4:I0->O            1   0.254   0.000  hdmi_in_0/USER_LOGIC_I/vfbc_cmd_data_i_8_rstpot (hdmi_in_0/USER_LOGIC_I/vfbc_cmd_data_i_8_rstpot)
     FD:D                      0.074          hdmi_in_0/USER_LOGIC_I/vfbc_cmd_data_i_8
    ----------------------------------------
    Total                      4.704ns (1.361ns logic, 3.343ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 4.889ns (frequency: 204.541MHz)
  Total number of paths / destination ports: 1242 / 91
-------------------------------------------------------------------------
Delay:               4.889ns (Levels of Logic = 3)
  Source:            hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4 (FF)
  Destination:       hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0 (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4 to hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.221  hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4 (hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4)
     LUT6:I0->O           13   0.254   1.098  hdmi_in_0/USER_LOGIC_I/slv_read_cmd<0>1 (hdmi_in_0/USER_LOGIC_I/slv_read_cmd)
     LUT6:I5->O           17   0.254   1.209  hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_17_o_inv_01 (hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/ip2bus_rdack_i_data_timeout_AND_17_o_inv_0)
     LUT3:I2->O            1   0.254   0.000  hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0_rstpot (hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0_rstpot)
     FD:D                      0.074          hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0
    ----------------------------------------
    Total                      4.889ns (1.361ns logic, 3.528ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2'
  Clock period: 4.563ns (frequency: 219.154MHz)
  Total number of paths / destination ports: 1123 / 119
-------------------------------------------------------------------------
Delay:               4.563ns (Levels of Logic = 2)
  Source:            hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/pdcounter_4 (FF)
  Destination:       hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/pdcounter_4 (FF)
  Source Clock:      hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2 rising
  Destination Clock: hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2 rising

  Data Path: hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/pdcounter_4 to hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/pdcounter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.525   1.374  hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/pdcounter_4 (hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/pdcounter_4)
     LUT5:I0->O            7   0.254   1.018  hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/pdcounter[4]_GND_40_o_equal_50_o<4>1 (hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/pdcounter[4]_GND_40_o_equal_50_o)
     LUT6:I4->O            5   0.250   0.840  hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/_n0278_inv1 (hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/_n0278_inv1)
     FDCE:CE                   0.302          hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/pdcounter_0
    ----------------------------------------
    Total                      4.563ns (1.331ns logic, 3.232ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 539 / 98
-------------------------------------------------------------------------
Offset:              5.528ns (Levels of Logic = 3)
  Source:            hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO:dout<4> (PAD)
  Destination:       hdmi_in_0/USER_LOGIC_I/frame_base_addr_31 (FF)
  Destination Clock: hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1 rising

  Data Path: hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO:dout<4> to hdmi_in_0/USER_LOGIC_I/frame_base_addr_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    Bus2UserFIFO:dout<4>   18   0.000   1.463  hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO (hdmi_in_0/USER_LOGIC_I/fifo_user_rd_d<4>)
     LUT3:I0->O           21   0.235   1.538  hdmi_in_0/USER_LOGIC_I/_n0542<0>11 (hdmi_in_0/USER_LOGIC_I/_n0542<0>1)
     LUT6:I3->O           32   0.235   1.748  hdmi_in_0/USER_LOGIC_I/_n0422_inv1 (hdmi_in_0/USER_LOGIC_I/_n0422_inv)
     LUT5:I2->O            1   0.235   0.000  hdmi_in_0/USER_LOGIC_I/frame_base_addr_31_rstpot (hdmi_in_0/USER_LOGIC_I/frame_base_addr_31_rstpot)
     FD:D                      0.074          hdmi_in_0/USER_LOGIC_I/frame_base_addr_31
    ----------------------------------------
    Total                      5.528ns (0.779ns logic, 4.749ns route)
                                       (14.1% logic, 85.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 110 / 104
-------------------------------------------------------------------------
Offset:              4.866ns (Levels of Logic = 1)
  Source:            hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/ioclk_buf:LOCK (PAD)
  Destination:       hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/toggle (FF)
  Destination Clock: hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2 rising

  Data Path: hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/ioclk_buf:LOCK to hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/toggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           70   0.000   1.975  hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/ioclk_buf (hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/bufpll_lock)
     INV:I->O             96   0.255   2.177  hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/reset1_INV_0 (hdmi_in_0/USER_LOGIC_I/pll_locked_n)
     FDC:CLR                   0.459          hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_r/toggle
    ----------------------------------------
    Total                      4.866ns (0.714ns logic, 4.152ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 405 / 209
-------------------------------------------------------------------------
Offset:              5.009ns (Levels of Logic = 3)
  Source:            hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/ioclk_buf:LOCK (PAD)
  Destination:       hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1 (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/ioclk_buf:LOCK to hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           70   0.000   2.406  hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/ioclk_buf (hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/bufpll_lock)
     LUT5:I0->O            1   0.254   0.910  hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr1_SW1 (N159)
     LUT6:I3->O            6   0.235   0.876  hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr1 (hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr)
     LUT4:I3->O            1   0.254   0.000  hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1_rstpot (hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1_rstpot)
     FD:D                      0.074          hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1
    ----------------------------------------
    Total                      5.009ns (0.817ns logic, 4.192ns route)
                                       (16.3% logic, 83.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 143 / 84
-------------------------------------------------------------------------
Offset:              4.093ns (Levels of Logic = 3)
  Source:            hdmi_in_0/USER_LOGIC_I/write_en (FF)
  Destination:       hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO:din<0> (PAD)
  Source Clock:      hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1 rising

  Data Path: hdmi_in_0/USER_LOGIC_I/write_en to hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO:din<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   0.912  hdmi_in_0/USER_LOGIC_I/write_en (hdmi_in_0/USER_LOGIC_I/write_en)
     LUT6:I4->O            1   0.250   0.790  hdmi_in_0/USER_LOGIC_I/_n0542<0>2 (hdmi_in_0/USER_LOGIC_I/_n0542<0>2)
     LUT6:I4->O            1   0.250   1.112  hdmi_in_0/USER_LOGIC_I/_n0542<0>4 (hdmi_in_0/USER_LOGIC_I/_n0542<0>4)
     LUT5:I0->O            0   0.254   0.000  hdmi_in_0/USER_LOGIC_I/_n0542<0>5 (hdmi_in_0/USER_LOGIC_I/_n0542)
    User2BusFIFO:din<0>        0.000          hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO
    ----------------------------------------
    Total                      4.093ns (1.279ns logic, 2.814ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 115 / 84
-------------------------------------------------------------------------
Offset:              3.795ns (Levels of Logic = 3)
  Source:            hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30 (FF)
  Destination:       hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO:wr_en (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30 to hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO:wr_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.525   0.910  hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30 (hdmi_in_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30)
     LUT3:I0->O            1   0.235   0.682  hdmi_in_0/USER_LOGIC_I/slv_reg_write_sel[0]_Bus2IP_Data[30]_AND_93_o<3>_SW0 (N70)
     LUT6:I5->O            2   0.254   0.954  hdmi_in_0/USER_LOGIC_I/slv_reg_write_sel[0]_Bus2IP_Data[30]_AND_93_o<3> (hdmi_in_0/USER_LOGIC_I/slv_reg_write_sel[0]_Bus2IP_Data[30]_AND_93_o)
     LUT5:I2->O            0   0.235   0.000  hdmi_in_0/USER_LOGIC_I/fifo_bus_wr_en1 (hdmi_in_0/USER_LOGIC_I/fifo_bus_wr_en)
    Bus2UserFIFO:wr_en         0.000          hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO
    ----------------------------------------
    Total                      3.795ns (1.249ns logic, 2.546ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.290ns (Levels of Logic = 0)
  Source:            hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/inc_data_int (FF)
  Destination:       hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/iodelay_s:INC (PAD)
  Source Clock:      hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2 rising

  Data Path: hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/inc_data_int to hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/iodelay_s:INC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.765  hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/inc_data_int (hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/inc_data_int)
    IODELAY2:INC               0.000          hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/dec_b/des_0/iodelay_m
    ----------------------------------------
    Total                      1.290ns (0.525ns logic, 0.765ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 505 / 83
-------------------------------------------------------------------------
Delay:               5.101ns (Levels of Logic = 3)
  Source:            hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO:dout<4> (PAD)
  Destination:       hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO:din<15> (PAD)

  Data Path: hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO:dout<4> to hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO:din<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    Bus2UserFIFO:dout<4>   18   0.000   1.463  hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_Bus2UserFIFO (hdmi_in_0/USER_LOGIC_I/fifo_user_rd_d<4>)
     LUT3:I0->O           21   0.235   1.310  hdmi_in_0/USER_LOGIC_I/_n0542<0>11 (hdmi_in_0/USER_LOGIC_I/_n0542<0>1)
     LUT5:I4->O           15   0.254   1.585  hdmi_in_0/USER_LOGIC_I/GND_31_o_fifo_user_rd_d[10]_equal_83_o<10>1 (hdmi_in_0/USER_LOGIC_I/GND_31_o_fifo_user_rd_d[10]_equal_83_o)
     LUT6:I1->O            0   0.254   0.000  hdmi_in_0/USER_LOGIC_I/_n0546<1> (hdmi_in_0/USER_LOGIC_I/_n0546)
    User2BusFIFO:din<1>        0.000          hdmi_in_0/USER_LOGIC_I/Inst_BusFIFO/inst_User2BusFIFO
    ----------------------------------------
    Total                      5.101ns (0.743ns logic, 4.358ns route)
                                       (14.6% logic, 85.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock SPLB_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SPLB_Clk       |    4.889|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1
-----------------------------------------------------------+---------+---------+---------+---------+
                                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------+---------+---------+---------+---------+
hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1|    4.704|         |         |         |
hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2|    3.089|         |         |         |
-----------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2
-----------------------------------------------------------+---------+---------+---------+---------+
                                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------+---------+---------+---------+---------+
hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT1|    1.619|         |         |         |
hdmi_in_0/USER_LOGIC_I/Inst_dvi_decoder/PLL_ISERDES/CLKOUT2|    4.563|         |         |         |
-----------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.35 secs
 
--> 

Total memory usage is 290480 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  184 (   0 filtered)
Number of infos    :   41 (   0 filtered)

