// Seed: 2190183607
program module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input wire id_2
    , id_7,
    output supply1 id_3,
    output supply1 id_4,
    input wire id_5
);
  wire id_8;
  assign module_1.type_0 = 0;
endprogram
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input uwire id_2,
    input uwire id_3,
    input wand id_4,
    input supply0 id_5,
    output logic id_6,
    output tri id_7
);
  always @(posedge ~id_4 or id_1 - 1) id_6 <= "";
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_0,
      id_0,
      id_4
  );
  xor primCall (id_6, id_1, id_3, id_5, id_2);
endmodule
