{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 15597, "design__instance__area": 148524, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 207, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 9, "power__internal__total": 0.015608251094818115, "power__switching__total": 0.007541927043348551, "power__leakage__total": 1.5623733418124175e-07, "power__total": 0.023150334134697914, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.08700496125377045, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.08700496125377045, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.31296988109178003, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.740809434764348, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.31297, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.259342, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 189, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 207, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 9, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.12484258424844394, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.12484258424844394, "timing__hold__ws__corner:nom_ss_100C_1v60": -0.23881963749218818, "timing__setup__ws__corner:nom_ss_100C_1v60": -1.7920510027590153, "timing__hold__tns__corner:nom_ss_100C_1v60": -4.581960718309876, "timing__setup__tns__corner:nom_ss_100C_1v60": -44.6132103887124, "timing__hold__wns__corner:nom_ss_100C_1v60": -0.23881963749218818, "timing__setup__wns__corner:nom_ss_100C_1v60": -1.7920510027590153, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 25, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.855648, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.668488, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 207, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.06667466767415708, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.06667466767415708, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10875833874659592, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.4613674017860605, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.108758, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.621894, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 195, "design__max_fanout_violation__count": 207, "design__max_cap_violation__count": 24, "clock__skew__worst_hold": 0.10742407267786579, "clock__skew__worst_setup": -0.1490663190632293, "timing__hold__ws": -0.3107258982509435, "timing__setup__ws": -2.0736231096925914, "timing__hold__tns": -6.156388018073099, "timing__setup__tns": -54.332646586358315, "timing__hold__wns": -0.3107258982509435, "timing__setup__wns": -2.0736231096925914, "timing__hold_vio__count": 75, "timing__hold_r2r__ws": 0.105682, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 96, "timing__setup_r2r__ws": 2.501807, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 467.655 478.375", "design__core__bbox": "5.52 10.88 461.84 465.12", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 78, "design__die__area": 223714, "design__core__area": 207279, "design__instance__count__stdcell": 15597, "design__instance__area__stdcell": 148524, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.716541, "design__instance__utilization__stdcell": 0.716541, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 11547024, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 345452, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2207, "antenna__violating__nets": 27, "antenna__violating__pins": 29, "route__antenna_violation__count": 27, "route__net": 12516, "route__net__special": 2, "route__drc_errors__iter:1": 9417, "route__wirelength__iter:1": 426318, "route__drc_errors__iter:2": 2868, "route__wirelength__iter:2": 421502, "route__drc_errors__iter:3": 2666, "route__wirelength__iter:3": 419541, "route__drc_errors__iter:4": 300, "route__wirelength__iter:4": 418901, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 418804, "route__drc_errors": 0, "route__wirelength": 418804, "route__vias": 87160, "route__vias__singlecut": 87160, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1210.75, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 176, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 176, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 176, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 207, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 3, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.0731109637968474, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.0731109637968474, "timing__hold__ws__corner:min_tt_025C_1v80": 0.30807268719165637, "timing__setup__ws__corner:min_tt_025C_1v80": 2.925177960429208, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.308073, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.353396, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 176, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 167, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 207, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.10742407267786579, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.10742407267786579, "timing__hold__ws__corner:min_ss_100C_1v60": -0.15313795109889322, "timing__setup__ws__corner:min_ss_100C_1v60": -1.4807711032031157, "timing__hold__tns__corner:min_ss_100C_1v60": -2.6317373469821197, "timing__setup__tns__corner:min_ss_100C_1v60": -33.95757016137869, "timing__hold__wns__corner:min_ss_100C_1v60": -0.15313795109889322, "timing__setup__wns__corner:min_ss_100C_1v60": -1.4807711032031157, "timing__hold_vio__count__corner:min_ss_100C_1v60": 25, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.84727, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.840786, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 176, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 207, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 3, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.055916828305891765, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.055916828305891765, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10568179963604668, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.626905656242301, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.105682, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.680677, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 176, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 13, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 207, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 24, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.10352041739057836, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.10352041739057836, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3179983033571258, "timing__setup__ws__corner:max_tt_025C_1v80": 2.521715352353157, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.317998, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.167836, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 176, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 195, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 207, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 24, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.1490663190632293, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.1490663190632293, "timing__hold__ws__corner:max_ss_100C_1v60": -0.3107258982509435, "timing__setup__ws__corner:max_ss_100C_1v60": -2.0736231096925914, "timing__hold__tns__corner:max_ss_100C_1v60": -6.156388018073099, "timing__setup__tns__corner:max_ss_100C_1v60": -54.332646586358315, "timing__hold__wns__corner:max_ss_100C_1v60": -0.3107258982509435, "timing__setup__wns__corner:max_ss_100C_1v60": -2.0736231096925914, "timing__hold_vio__count__corner:max_ss_100C_1v60": 25, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.864208, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.501807, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 176, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 207, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 24, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.08212719625712722, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.08212719625712722, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11177048491989575, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.28230618641822, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.11177, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.561748, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 176, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 176, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79837, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.7997, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00162698, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00215444, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000297977, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00215444, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000302, "ir__drop__worst": 0.00163, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}