C51 COMPILER V9.51   CYFITTER_CFG                                                          02/25/2015 00:18:37 PAGE 1   


C51 COMPILER V9.51, COMPILATION OF MODULE CYFITTER_CFG
OBJECT MODULE PLACED IN .\DP8051\DP8051_Keil_951\Debug\cyfitter_cfg.obj
COMPILER INVOKED BY: C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\import\keil\pk51\9.51\C51\BIN\c51.exe 
                    -.\Generated_Source\PSoC3\cyfitter_cfg.c NOIV LARGE MODDP2 OMF2 VB(1) NOIP INCDIR(.,.\Generated_Source\PSoC3) FF(3) DB DF
                    -(DEBUG) WL(2) PR(.\DP8051\DP8051_Keil_951\Debug/cyfitter_cfg.lst) CD OT(2,SIZE) OJ(.\DP8051\DP8051_Keil_951\Debug\cyfitt
                    -er_cfg.obj)

line level    source

   1          /*******************************************************************************
   2          * FILENAME: cyfitter_cfg.c
   3          * PSoC Creator  3.1
   4          *
   5          * Description:
   6          * This file is automatically generated by PSoC Creator with device 
   7          * initialization code.  Except for the user defined sections in
   8          * CyClockStartupError(), this file should not be modified.
   9          *
  10          ********************************************************************************
  11          * Copyright 2013, Cypress Semiconductor Corporation.  All rights reserved.
  12          * You may use this file only in accordance with the license, terms, conditions, 
  13          * disclaimers, and limitations in the end user license agreement accompanying 
  14          * the software package with which this file was provided.
  15          ********************************************************************************/
  16          
  17          #include <string.h>
  18          #include <cytypes.h>
  19          #include <cydevice_trm.h>
  20          #include <cyfitter.h>
  21          #include <CyLib.h>
  22          #include <cyfitter_cfg.h>
  23          
  24          #define CY_NEED_CYCLOCKSTARTUPERROR 1
  25          
  26          
  27          #if defined(__C51__) || defined(__CX51__)
  28                  #define CYPACKED
  29                  #define CYPACKED_ATTR
  30                  #define CYALIGNED
  31                  
  32              #define CY_CFG_UNUSED
  33                  #define CY_CFG_MEMORY_BARRIER() do { } while (0)
  34          
  35          
  36          
  37                  #define CYMEMZERO(a,c) cymemzero((a),(c))
  38                  #define CYCONFIGCPY(d,s,c) cyconfigcpy((c),(s),(d))
  39                  #define CYCONFIGCPYCODE(d,s,c) cyconfigcpycode((c),(s),(d))
  40          #else
                      #error Unsupported toolchain
              #endif
  43          
  44          
  45          
  46          /* Clock startup error codes                                                   */
  47          #define CYCLOCKSTART_NO_ERROR    0u
  48          #define CYCLOCKSTART_XTAL_ERROR  1u
  49          #define CYCLOCKSTART_32KHZ_ERROR 2u
  50          #define CYCLOCKSTART_PLL_ERROR   3u
  51          
  52          #ifdef CY_NEED_CYCLOCKSTARTUPERROR
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/25/2015 00:18:37 PAGE 2   

  53          /*******************************************************************************
  54          * Function Name: CyClockStartupError
  55          ********************************************************************************
  56          * Summary:
  57          *  If an error is encountered during clock configuration (crystal startup error,
  58          *  PLL lock error, etc.), the system will end up here.  Unless reimplemented by
  59          *  the customer, this function will stop in an infinite loop.
  60          *
  61          * Parameters:
  62          *   void
  63          *
  64          * Return:
  65          *   void
  66          *
  67          *******************************************************************************/
  68          CY_CFG_UNUSED
  69          static void CyClockStartupError(uint8 errorCode);
  70          CY_CFG_UNUSED
  71          static void CyClockStartupError(uint8 errorCode)
  72          {
  73   1          /* To remove the compiler warning if errorCode not used.                */
  74   1          errorCode = errorCode;
  75   1      
  76   1          /* `#START CyClockStartupError` */
  77   1      
  78   1          /* If we have a clock startup error (bad MHz crystal, PLL lock, etc.),  */
  79   1          /* we will end up here to allow the customer to implement something to  */
  80   1          /* deal with the clock condition.                                       */
  81   1      
  82   1          /* `#END` */
  83   1      
  84   1          /* If nothing else, stop here since the clocks have not started         */
  85   1          /* correctly.                                                           */
  86   1          while(1) {}
  87   1      }
  88          #endif
  89          
  90          #define cfg_byte_table ((const void CYFAR *)0x080000u)
  91          /* IOPINS0_2 Address: CYREG_PRT2_DM0 Size (bytes): 8 */
  92          #define BS_IOPINS0_2_VAL ((const uint8 CYFAR *)0x000801CCu)
  93          
  94          /* IOPINS0_4 Address: CYREG_PRT4_DM0 Size (bytes): 8 */
  95          #define BS_IOPINS0_4_VAL ((const uint8 CYFAR *)0x000801D4u)
  96          
  97          
  98          /*******************************************************************************
  99          * Function Name: ClockSetup
 100          ********************************************************************************
 101          *
 102          * Summary:
 103          *  Performs the initialization of all of the clocks in the device based on the
 104          *  settings in the Clock tab of the DWR.  This includes enabling the requested
 105          *  clocks and setting the necessary dividers to produce the desired frequency. 
 106          *
 107          * Parameters:
 108          *  void
 109          *
 110          * Return:
 111          *  void
 112          *
 113          *******************************************************************************/
 114          static void ClockSetup(void);
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/25/2015 00:18:37 PAGE 3   

 115          static void ClockSetup(void)
 116          {
 117   1              uint32 timeout;
 118   1              uint8 pllLock;
 119   1      
 120   1      
 121   1              /* Configure Digital Clocks based on settings from Clock DWR */
 122   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG0_CFG0), 0x0001u);
 123   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG0_CFG0 + 0x2u), 0x18u);
 124   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG1_CFG0), 0x0027u);
 125   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG1_CFG0 + 0x2u), 0x18u);
 126   1      
 127   1              /* Configure ILO based on settings from Clock DWR */
 128   1              CY_SET_REG8((void CYXDATA *)(CYREG_SLOWCLK_ILO_CR0), 0x02u);
 129   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_CR), 0x08u);
 130   1      
 131   1              /* Configure IMO based on settings from Clock DWR */
 132   1              CY_SET_REG8((void CYXDATA *)(CYREG_FASTCLK_IMO_CR), 0x03u);
 133   1              CY_SET_REG8((void CYXDATA *)(CYREG_IMO_TR1), (CY_GET_XTND_REG8((void CYFAR *)CYREG_FLSHID_CUST_TABLES_IMO
             -_3MHZ)));
 134   1      
 135   1              /* Configure PLL based on settings from Clock DWR */
 136   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_FASTCLK_PLL_P), 0x0008u);
 137   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_FASTCLK_PLL_CFG0), 0x1251u);
 138   1              /* Wait up to 250us for the PLL to lock */
 139   1              pllLock = 0u;
 140   1              for (timeout = 250u / 10u; (timeout > 0u) && (pllLock != 0x03u); timeout--)
 141   1              { 
 142   2                      pllLock = 0x03u & ((uint8)((uint8)pllLock << 1) | ((CY_GET_REG8((void CYXDATA *)CYREG_FASTCLK_PLL_SR) & 
             -0x01u) >> 0));
 143   2                      CyDelayCycles(10u * 48u); /* Delay 10us based on 48MHz clock */
 144   2              }
 145   1              /* If we ran out of time the PLL didn't lock so go to the error function */
 146   1              if (timeout == 0u)
 147   1              {
 148   2                      CyClockStartupError(CYCLOCKSTART_PLL_ERROR);
 149   2              }
 150   1      
 151   1              /* Configure Bus/Master Clock based on settings from Clock DWR */
 152   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_MSTR0), 0x0100u);
 153   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_MSTR0), 0x07u);
 154   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_BCFG0), 0x00u);
 155   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_BCFG2), 0x48u);
 156   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_MSTR0), 0x00u);
 157   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_LD), 0x02u);
 158   1      
 159   1              CY_SET_REG8((void CYXDATA *)(CYREG_PM_ACT_CFG2), ((CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG2) | 0x03u
             -)));
 160   1      }
 161          
 162          
 163          /* Analog API Functions */
 164          
 165          
 166          /*******************************************************************************
 167          * Function Name: AnalogSetDefault
 168          ********************************************************************************
 169          *
 170          * Summary:
 171          *  Sets up the analog portions of the chip to default values based on chip
 172          *  configuration options from the project.
 173          *
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/25/2015 00:18:37 PAGE 4   

 174          * Parameters:
 175          *  void
 176          *
 177          * Return:
 178          *  void
 179          *
 180          *******************************************************************************/
 181          static void AnalogSetDefault(void);
 182          static void AnalogSetDefault(void)
 183          {
 184   1              uint8 bg_xover_inl_trim = CY_GET_XTND_REG8((void CYFAR *)(CYREG_FLSHID_MFG_CFG_BG_XOVER_INL_TRIM + 1u));
 185   1              CY_SET_REG8((void CYXDATA *)(CYREG_BG_DFT0), (bg_xover_inl_trim & 0x07u));
 186   1              CY_SET_REG8((void CYXDATA *)(CYREG_BG_DFT1), ((bg_xover_inl_trim >> 4) & 0x0Fu));
 187   1              CY_SET_REG8((void CYXDATA *)CYREG_PUMP_CR0, 0x44u);
 188   1      }
 189          
 190          
 191          /*******************************************************************************
 192          * Function Name: SetAnalogRoutingPumps
 193          ********************************************************************************
 194          *
 195          * Summary:
 196          * Enables or disables the analog pumps feeding analog routing switches.
 197          * Intended to be called at startup, based on the Vdda system configuration;
 198          * may be called during operation when the user informs us that the Vdda voltage
 199          * crossed the pump threshold.
 200          *
 201          * Parameters:
 202          *  enabled - 1 to enable the pumps, 0 to disable the pumps
 203          *
 204          * Return:
 205          *  void
 206          *
 207          *******************************************************************************/
 208          void SetAnalogRoutingPumps(uint8 enabled)
 209          {
 210   1              uint8 regValue = CY_GET_REG8((void CYXDATA *)CYREG_PUMP_CR0);
 211   1              if (enabled != 0u)
 212   1              {
 213   2                      regValue |= 0x00u;
 214   2              }
 215   1              else
 216   1              {
 217   2                      regValue &= (uint8)~0x00u;
 218   2              }
 219   1              CY_SET_REG8((void CYXDATA *)CYREG_PUMP_CR0, regValue);
 220   1      }
 221          
 222          #define CY_AMUX_UNUSED CYREG_BOOST_SR
 223          
 224          
 225          /*******************************************************************************
 226          * Function Name: cyfitter_cfg
 227          ********************************************************************************
 228          * Summary:
 229          *  This function is called by the start-up code for the selected device. It
 230          *  performs all of the necessary device configuration based on the design
 231          *  settings.  This includes settings from the Design Wide Resources (DWR) such
 232          *  as Clocks and Pins as well as any component configuration that is necessary.
 233          *
 234          * Parameters:  
 235          *   void
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/25/2015 00:18:37 PAGE 5   

 236          *
 237          * Return:
 238          *   void
 239          *
 240          *******************************************************************************/
 241          
 242          void cyfitter_cfg(void)
 243          {
 244   1              /* Enable/Disable Debug functionality based on settings from System DWR */
 245   1              CY_SET_XTND_REG8((void CYFAR *)CYREG_MLOGIC_DEBUG, (CY_GET_XTND_REG8((void CYFAR *)CYREG_MLOGIC_DEBUG) | 
             -0x05u));
 246   1      
 247   1              {
 248   2      
 249   2                      CYPACKED typedef struct {
 250   2                              void CYFAR *address;
 251   2                              uint16 size;
 252   2                      } CYPACKED_ATTR cfg_memset_t;
 253   2      
 254   2                      static const cfg_memset_t CYCODE cfg_memset_list [] = {
 255   2                              /* address, size */
 256   2                              {(void CYFAR *)(CYREG_PRT0_DR), 32u},
 257   2                              {(void CYFAR *)(CYREG_PRT3_DR), 16u},
 258   2                              {(void CYFAR *)(CYREG_PRT5_DR), 32u},
 259   2                              {(void CYFAR *)(CYREG_PRT12_DR), 16u},
 260   2                              {(void CYFAR *)(CYREG_PRT15_DR), 16u},
 261   2                              {(void CYFAR *)(CYDEV_UCFG_B0_P0_U0_BASE), 4096u},
 262   2                              {(void CYFAR *)(CYDEV_UCFG_B1_P2_U0_BASE), 2048u},
 263   2                              {(void CYFAR *)(CYDEV_UCFG_DSI0_BASE), 2560u},
 264   2                              {(void CYFAR *)(CYDEV_UCFG_DSI12_BASE), 512u},
 265   2                              {(void CYFAR *)(CYREG_BCTL0_MDCLK_EN), 32u},
 266   2                      };
 267   2      
 268   2                      uint8 CYDATA i;
 269   2      
 270   2                      /* Zero out critical memory blocks before beginning configuration */
 271   2                      for (i = 0u; i < (sizeof(cfg_memset_list)/sizeof(cfg_memset_list[0])); i++)
 272   2                      {
 273   3                              const cfg_memset_t CYCODE * CYDATA ms = &cfg_memset_list[i];
 274   3                              CYMEMZERO(ms->address, ms->size);
 275   3                      }
 276   2      
 277   2                      cfg_write_bytes(cfg_byte_table);
 278   2      
 279   2                      /* Enable digital routing */
 280   2                      CY_SET_XTND_REG8((void CYFAR *)CYREG_BCTL0_BANK_CTL, CY_GET_XTND_REG8((void CYFAR *)CYREG_BCTL0_BANK_CTL
             -) | 0x02u);
 281   2                      CY_SET_XTND_REG8((void CYFAR *)CYREG_BCTL1_BANK_CTL, CY_GET_XTND_REG8((void CYFAR *)CYREG_BCTL1_BANK_CTL
             -) | 0x02u);
 282   2      
 283   2                      /* Enable UDB array */
 284   2                      CY_SET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG0, CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG0) | 0x40u);
 285   2                      CY_SET_REG8((void CYXDATA *)CYREG_PM_AVAIL_CR2, CY_GET_REG8((void CYXDATA *)CYREG_PM_AVAIL_CR2) | 0x10u)
             -;
 286   2              }
 287   1      
 288   1              /* Perform second pass device configuration. These items must be configured in specific order after the r
             -egular configuration is done. */
 289   1              CYCONFIGCPY((void CYFAR *)(CYREG_PRT2_DM0), (const void CYFAR *)(BS_IOPINS0_2_VAL), 8u);
 290   1              CYCONFIGCPY((void CYFAR *)(CYREG_PRT4_DM0), (const void CYFAR *)(BS_IOPINS0_4_VAL), 8u);
 291   1              CY_SET_REG8((void CYXDATA *)(CYREG_INTC_CSR_EN), 0x01u);
 292   1      
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/25/2015 00:18:37 PAGE 6   

 293   1              /* Switch Boost to the precision bandgap reference from its internal reference */
 294   1              CY_SET_REG8((void CYXDATA *)CYREG_BOOST_CR2, (CY_GET_REG8((void CYXDATA *)CYREG_BOOST_CR2) | 0x08u));
 295   1              if (CYDEV_CHIP_REV_ACTUAL < 5u)
 296   1              {
 297   2                      CY_SET_REG8((void CYXDATA *)CYREG_PWRSYS_WAKE_TR2, 0x3Au);
 298   2              }
 299   1      
 300   1      
 301   1              /* Set Flash Cycles based on max possible frequency in case a glitch occurs during ClockSetup(). */
 302   1              CY_SET_REG8((void CYXDATA *)(CYREG_CACHE_CR), (((CYDEV_INSTRUCT_CACHE_ENABLED) != 0) ? 0xF1u : 0xC0u));
 303   1              /* Setup clocks based on selections from Clock DWR */
 304   1              ClockSetup();
 305   1              /* Set Flash Cycles based on newly configured 24.00MHz Bus Clock. */
 306   1              CY_SET_REG8((void CYXDATA *)(CYREG_CACHE_CR), (((CYDEV_INSTRUCT_CACHE_ENABLED) != 0) ? 0xB1u : 0x80u));
 307   1      
 308   1              /* Perform basic analog initialization to defaults */
 309   1              AnalogSetDefault();
 310   1      
 311   1              /* Configure alternate active mode */
 312   1              CYCONFIGCPY((void CYFAR *)CYDEV_PM_STBY_BASE, (const void CYFAR *)CYDEV_PM_ACT_BASE, 14u);
 313   1              CY_SET_REG8((void CYXDATA *)CYREG_PM_STBY_CFG0, CY_GET_REG8((void CYXDATA *)CYREG_PM_STBY_CFG0) & (uint8)
             -~0x02u);        /* Disable CPU */
 314   1      }
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/25/2015 00:18:37 PAGE 7   

ASSEMBLY LISTING OF GENERATED OBJECT CODE


             ; FUNCTION _CyClockStartupError (BEGIN)
                                           ; SOURCE LINE # 71
0000 900000      R     MOV     DPTR,#errorCode
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 72
                                           ; SOURCE LINE # 74
0005 900000      R     MOV     DPTR,#errorCode
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A 900000      R     MOV     DPTR,#errorCode
000D EF                MOV     A,R7
000E F0                MOVX    @DPTR,A
000F         ?C0001:
                                           ; SOURCE LINE # 86
000F 80FE              SJMP    ?C0001
0011 22                RET     
             ; FUNCTION _CyClockStartupError (END)

             ; FUNCTION ClockSetup (BEGIN)
                                           ; SOURCE LINE # 115
                                           ; SOURCE LINE # 116
                                           ; SOURCE LINE # 122
0000 7B00              MOV     R3,#00H
0002 7A40              MOV     R2,#040H
0004 7980              MOV     R1,#080H
0006 7D01              MOV     R5,#01H
0008 7C00              MOV     R4,#00H
000A 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 123
000D 904082            MOV     DPTR,#04082H
0010 7418              MOV     A,#018H
0012 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 124
0013 7B00              MOV     R3,#00H
0015 7A40              MOV     R2,#040H
0017 7984              MOV     R1,#084H
0019 7D27              MOV     R5,#027H
001B 7C00              MOV     R4,#00H
001D 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 125
0020 904086            MOV     DPTR,#04086H
0023 7418              MOV     A,#018H
0025 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 128
0026 904300            MOV     DPTR,#04300H
0029 7402              MOV     A,#02H
002B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 129
002C 904000            MOV     DPTR,#04000H
002F 7408              MOV     A,#08H
0031 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 132
0032 904200            MOV     DPTR,#04200H
0035 7403              MOV     A,#03H
0037 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 133
0038 7B0C              MOV     R3,#0CH
003A 7A01              MOV     R2,#01H
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/25/2015 00:18:37 PAGE 8   

003C 7908              MOV     R1,#08H
003E 120000      E     LCALL   _cyread8
0041 9046A1            MOV     DPTR,#046A1H
0044 EF                MOV     A,R7
0045 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 136
0046 7B00              MOV     R3,#00H
0048 7A42              MOV     R2,#042H
004A 7922              MOV     R1,#022H
004C 7D08              MOV     R5,#08H
004E 7C00              MOV     R4,#00H
0050 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 137
0053 7B00              MOV     R3,#00H
0055 7A42              MOV     R2,#042H
0057 7920              MOV     R1,#020H
0059 7D51              MOV     R5,#051H
005B 7C12              MOV     R4,#012H
005D 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 139
0060 900000      R     MOV     DPTR,#pllLock
0063 E4                CLR     A
0064 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 140
0065 7F19              MOV     R7,#019H
0067 7E00              MOV     R6,#00H
0069 7D00              MOV     R5,#00H
006B 7C00              MOV     R4,#00H
006D 900000      R     MOV     DPTR,#timeout
0070 120000      E     LCALL   ?C?LSTXDATA
0073         ?C0004:
0073 900000      R     MOV     DPTR,#timeout
0076 120000      E     LCALL   ?C?LLDXDATA
0079 D3                SETB    C
007A EF                MOV     A,R7
007B 9400              SUBB    A,#00H
007D EE                MOV     A,R6
007E 9400              SUBB    A,#00H
0080 404E              JC      ?C0005
0082 900000      R     MOV     DPTR,#pllLock
0085 E0                MOVX    A,@DPTR
0086 FF                MOV     R7,A
0087 EF                MOV     A,R7
0088 6403              XRL     A,#03H
008A 6044              JZ      ?C0005
                                           ; SOURCE LINE # 141
                                           ; SOURCE LINE # 142
008C 904225            MOV     DPTR,#04225H
008F E0                MOVX    A,@DPTR
0090 FF                MOV     R7,A
0091 EF                MOV     A,R7
0092 5401              ANL     A,#01H
0094 FF                MOV     R7,A
0095 7E00              MOV     R6,#00H
0097 900000      R     MOV     DPTR,#pllLock
009A E0                MOVX    A,@DPTR
009B FE                MOV     R6,A
009C EE                MOV     A,R6
009D 25E0              ADD     A,ACC
009F FE                MOV     R6,A
00A0 EE                MOV     A,R6
00A1 4F                ORL     A,R7
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/25/2015 00:18:37 PAGE 9   

00A2 FF                MOV     R7,A
00A3 EF                MOV     A,R7
00A4 5403              ANL     A,#03H
00A6 FF                MOV     R7,A
00A7 900000      R     MOV     DPTR,#pllLock
00AA EF                MOV     A,R7
00AB F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 143
00AC 7FE0              MOV     R7,#0E0H
00AE 7E01              MOV     R6,#01H
00B0 7D00              MOV     R5,#00H
00B2 7C00              MOV     R4,#00H
00B4 120000      E     LCALL   _CyDelayCycles
                                           ; SOURCE LINE # 144
00B7 900000      R     MOV     DPTR,#timeout
00BA 120000      E     LCALL   ?C?LLDXDATA
00BD 7BFF              MOV     R3,#0FFH
00BF 7AFF              MOV     R2,#0FFH
00C1 79FF              MOV     R1,#0FFH
00C3 78FF              MOV     R0,#0FFH
00C5 120000      E     LCALL   ?C?LADD
00C8 900000      R     MOV     DPTR,#timeout
00CB 120000      E     LCALL   ?C?LSTXDATA
00CE 80A3              SJMP    ?C0004
00D0         ?C0005:
                                           ; SOURCE LINE # 146
00D0 900000      R     MOV     DPTR,#timeout
00D3 120000      E     LCALL   ?C?LLDXDATA
00D6 EF                MOV     A,R7
00D7 4E                ORL     A,R6
00D8 7005              JNZ     ?C0007
                                           ; SOURCE LINE # 147
                                           ; SOURCE LINE # 148
00DA 7F03              MOV     R7,#03H
00DC 120000      R     LCALL   _CyClockStartupError
                                           ; SOURCE LINE # 149
00DF         ?C0007:
                                           ; SOURCE LINE # 152
00DF 7B00              MOV     R3,#00H
00E1 7A40              MOV     R2,#040H
00E3 7904              MOV     R1,#04H
00E5 7D00              MOV     R5,#00H
00E7 7C01              MOV     R4,#01H
00E9 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 153
00EC 904004            MOV     DPTR,#04004H
00EF 7407              MOV     A,#07H
00F1 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 154
00F2 904006            MOV     DPTR,#04006H
00F5 E4                CLR     A
00F6 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 155
00F7 904008            MOV     DPTR,#04008H
00FA 7448              MOV     A,#048H
00FC F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 156
00FD 904004            MOV     DPTR,#04004H
0100 E4                CLR     A
0101 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 157
0102 904001            MOV     DPTR,#04001H
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/25/2015 00:18:37 PAGE 10  

0105 7402              MOV     A,#02H
0107 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 159
0108 9043A2            MOV     DPTR,#043A2H
010B E0                MOVX    A,@DPTR
010C FF                MOV     R7,A
010D EF                MOV     A,R7
010E 4403              ORL     A,#03H
0110 FF                MOV     R7,A
0111 9043A2            MOV     DPTR,#043A2H
0114 EF                MOV     A,R7
0115 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 160
0116 22                RET     
             ; FUNCTION ClockSetup (END)

             ; FUNCTION AnalogSetDefault (BEGIN)
                                           ; SOURCE LINE # 182
                                           ; SOURCE LINE # 183
                                           ; SOURCE LINE # 184
0000 7B0C              MOV     R3,#0CH
0002 7A01              MOV     R2,#01H
0004 79CF              MOV     R1,#0CFH
0006 120000      E     LCALL   _cyread8
0009 900000      R     MOV     DPTR,#bg_xover_inl_trim
000C EF                MOV     A,R7
000D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 185
000E 900000      R     MOV     DPTR,#bg_xover_inl_trim
0011 E0                MOVX    A,@DPTR
0012 FF                MOV     R7,A
0013 EF                MOV     A,R7
0014 5407              ANL     A,#07H
0016 FF                MOV     R7,A
0017 90586E            MOV     DPTR,#0586EH
001A EF                MOV     A,R7
001B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 186
001C 900000      R     MOV     DPTR,#bg_xover_inl_trim
001F E0                MOVX    A,@DPTR
0020 FF                MOV     R7,A
0021 EF                MOV     A,R7
0022 C4                SWAP    A
0023 540F              ANL     A,#0FH
0025 FF                MOV     R7,A
0026 EF                MOV     A,R7
0027 540F              ANL     A,#0FH
0029 FF                MOV     R7,A
002A 90586F            MOV     DPTR,#0586FH
002D EF                MOV     A,R7
002E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 187
002F 905876            MOV     DPTR,#05876H
0032 7444              MOV     A,#044H
0034 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 188
0035 22                RET     
             ; FUNCTION AnalogSetDefault (END)

             ; FUNCTION _SetAnalogRoutingPumps (BEGIN)
                                           ; SOURCE LINE # 208
0000 900000      R     MOV     DPTR,#enabled
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/25/2015 00:18:37 PAGE 11  

0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 209
                                           ; SOURCE LINE # 210
0005 905876            MOV     DPTR,#05876H
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A 900000      R     MOV     DPTR,#regValue
000D EF                MOV     A,R7
000E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 211
000F 900000      R     MOV     DPTR,#enabled
0012 E0                MOVX    A,@DPTR
0013 FF                MOV     R7,A
0014 EF                MOV     A,R7
0015 6010              JZ      ?C0010
                                           ; SOURCE LINE # 212
                                           ; SOURCE LINE # 213
0017 900000      R     MOV     DPTR,#regValue
001A E0                MOVX    A,@DPTR
001B FF                MOV     R7,A
001C EF                MOV     A,R7
001D 4400              ORL     A,#00H
001F FF                MOV     R7,A
0020 900000      R     MOV     DPTR,#regValue
0023 EF                MOV     A,R7
0024 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 214
0025 800E              SJMP    ?C0011
0027         ?C0010:
                                           ; SOURCE LINE # 216
                                           ; SOURCE LINE # 217
0027 900000      R     MOV     DPTR,#regValue
002A E0                MOVX    A,@DPTR
002B FF                MOV     R7,A
002C EF                MOV     A,R7
002D 54FF              ANL     A,#0FFH
002F FF                MOV     R7,A
0030 900000      R     MOV     DPTR,#regValue
0033 EF                MOV     A,R7
0034 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 218
0035         ?C0011:
                                           ; SOURCE LINE # 219
0035 900000      R     MOV     DPTR,#regValue
0038 E0                MOVX    A,@DPTR
0039 FF                MOV     R7,A
003A 905876            MOV     DPTR,#05876H
003D EF                MOV     A,R7
003E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 220
003F 22                RET     
             ; FUNCTION _SetAnalogRoutingPumps (END)

             ; FUNCTION cyfitter_cfg (BEGIN)
                                           ; SOURCE LINE # 242
                                           ; SOURCE LINE # 243
                                           ; SOURCE LINE # 245
0000 7B00              MOV     R3,#00H
0002 7A46              MOV     R2,#046H
0004 79E8              MOV     R1,#0E8H
0006 120000      E     LCALL   _cyread8
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/25/2015 00:18:37 PAGE 12  

0009 EF                MOV     A,R7
000A 4405              ORL     A,#05H
000C FD                MOV     R5,A
000D 7B00              MOV     R3,#00H
000F 7A46              MOV     R2,#046H
0011 79E8              MOV     R1,#0E8H
0013 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 247
                                           ; SOURCE LINE # 271
0016 750000      R     MOV     i,#00H
0019         ?C0013:
0019 E500        R     MOV     A,i
001B C3                CLR     C
001C 940A              SUBB    A,#0AH
001E 503A              JNC     ?C0014
                                           ; SOURCE LINE # 272
                                           ; SOURCE LINE # 273
0020 AF00        R     MOV     R7,i
0022 EF                MOV     A,R7
0023 75F005            MOV     B,#05H
0026 A4                MUL     AB
0027 2400        R     ADD     A,#LOW cfg_memset_list
0029 F582              MOV     DPL,A
002B E4                CLR     A
002C 3400        R     ADDC    A,#HIGH cfg_memset_list
002E F583              MOV     DPH,A
0030 AF82              MOV     R7,DPL
0032 AE83              MOV     R6,DPH
0034 8E00        R     MOV     ms,R6
0036 8F00        R     MOV     ms+01H,R7
                                           ; SOURCE LINE # 274
0038 AE00        R     MOV     R6,ms
003A AF00        R     MOV     R7,ms+01H
003C 8F82              MOV     DPL,R7
003E 8E83              MOV     DPH,R6
0040 120000      E     LCALL   ?C?PLDCODE
0043 AE00        R     MOV     R6,ms
0045 AF00        R     MOV     R7,ms+01H
0047 8F82              MOV     DPL,R7
0049 8E83              MOV     DPH,R6
004B 7403              MOV     A,#03H
004D 93                MOVC    A,@A+DPTR
004E FC                MOV     R4,A
004F 7404              MOV     A,#04H
0051 93                MOVC    A,@A+DPTR
0052 FD                MOV     R5,A
0053 120000      E     LCALL   _cymemzero
                                           ; SOURCE LINE # 275
0056 0500        R     INC     i
0058 80BF              SJMP    ?C0013
005A         ?C0014:
                                           ; SOURCE LINE # 277
005A 7B08              MOV     R3,#08H
005C 7A00              MOV     R2,#00H
005E 7900              MOV     R1,#00H
0060 120000      E     LCALL   _cfg_write_bytes
                                           ; SOURCE LINE # 280
0063 7B01              MOV     R3,#01H
0065 7A50              MOV     R2,#050H
0067 7903              MOV     R1,#03H
0069 120000      E     LCALL   _cyread8
006C EF                MOV     A,R7
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/25/2015 00:18:37 PAGE 13  

006D 4402              ORL     A,#02H
006F FD                MOV     R5,A
0070 7B01              MOV     R3,#01H
0072 7A50              MOV     R2,#050H
0074 7903              MOV     R1,#03H
0076 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 281
0079 7B01              MOV     R3,#01H
007B 7A50              MOV     R2,#050H
007D 7913              MOV     R1,#013H
007F 120000      E     LCALL   _cyread8
0082 EF                MOV     A,R7
0083 4402              ORL     A,#02H
0085 FD                MOV     R5,A
0086 7B01              MOV     R3,#01H
0088 7A50              MOV     R2,#050H
008A 7913              MOV     R1,#013H
008C 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 284
008F 9043A0            MOV     DPTR,#043A0H
0092 E0                MOVX    A,@DPTR
0093 FF                MOV     R7,A
0094 EF                MOV     A,R7
0095 4440              ORL     A,#040H
0097 FF                MOV     R7,A
0098 9043A0            MOV     DPTR,#043A0H
009B EF                MOV     A,R7
009C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 285
009D 9043C2            MOV     DPTR,#043C2H
00A0 E0                MOVX    A,@DPTR
00A1 FF                MOV     R7,A
00A2 EF                MOV     A,R7
00A3 4410              ORL     A,#010H
00A5 FF                MOV     R7,A
00A6 9043C2            MOV     DPTR,#043C2H
00A9 EF                MOV     A,R7
00AA F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 286
                                           ; SOURCE LINE # 289
00AB 7B08              MOV     R3,#08H
00AD 7A01              MOV     R2,#01H
00AF 79CC              MOV     R1,#0CCH
00B1 C003              PUSH    AR3
00B3 C002              PUSH    AR2
00B5 C001              PUSH    AR1
00B7 7B00              MOV     R3,#00H
00B9 7A51              MOV     R2,#051H
00BB 7922              MOV     R1,#022H
00BD 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
00C0 120000      E     LCALL   ?C?PSTXDATA
00C3 D001              POP     AR1
00C5 D002              POP     AR2
00C7 D003              POP     AR3
00C9 7F08              MOV     R7,#08H
00CB 7E00              MOV     R6,#00H
00CD 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 290
00D0 7B08              MOV     R3,#08H
00D2 7A01              MOV     R2,#01H
00D4 79D4              MOV     R1,#0D4H
00D6 C003              PUSH    AR3
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/25/2015 00:18:37 PAGE 14  

00D8 C002              PUSH    AR2
00DA C001              PUSH    AR1
00DC 7B00              MOV     R3,#00H
00DE 7A51              MOV     R2,#051H
00E0 7942              MOV     R1,#042H
00E2 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
00E5 120000      E     LCALL   ?C?PSTXDATA
00E8 D001              POP     AR1
00EA D002              POP     AR2
00EC D003              POP     AR3
00EE 7F08              MOV     R7,#08H
00F0 7E00              MOV     R6,#00H
00F2 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 291
00F5 9044F4            MOV     DPTR,#044F4H
00F8 7401              MOV     A,#01H
00FA F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 294
00FB 904322            MOV     DPTR,#04322H
00FE E0                MOVX    A,@DPTR
00FF FF                MOV     R7,A
0100 EF                MOV     A,R7
0101 4408              ORL     A,#08H
0103 FF                MOV     R7,A
0104 904322            MOV     DPTR,#04322H
0107 EF                MOV     A,R7
0108 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 295
0109 9046EC            MOV     DPTR,#046ECH
010C E0                MOVX    A,@DPTR
010D FF                MOV     R7,A
010E EF                MOV     A,R7
010F C3                CLR     C
0110 9405              SUBB    A,#05H
0112 5006              JNC     ?C0016
                                           ; SOURCE LINE # 296
                                           ; SOURCE LINE # 297
0114 904689            MOV     DPTR,#04689H
0117 743A              MOV     A,#03AH
0119 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 298
011A         ?C0016:
                                           ; SOURCE LINE # 302
011A 904800            MOV     DPTR,#04800H
011D 74F1              MOV     A,#0F1H
011F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 304
0120 120000      R     LCALL   ClockSetup
                                           ; SOURCE LINE # 306
0123 904800            MOV     DPTR,#04800H
0126 74B1              MOV     A,#0B1H
0128 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 309
0129 120000      R     LCALL   AnalogSetDefault
                                           ; SOURCE LINE # 312
012C 7B00              MOV     R3,#00H
012E 7A43              MOV     R2,#043H
0130 79A0              MOV     R1,#0A0H
0132 C003              PUSH    AR3
0134 C002              PUSH    AR2
0136 C001              PUSH    AR1
0138 7B00              MOV     R3,#00H
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/25/2015 00:18:37 PAGE 15  

013A 7A43              MOV     R2,#043H
013C 79B0              MOV     R1,#0B0H
013E 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
0141 120000      E     LCALL   ?C?PSTXDATA
0144 D001              POP     AR1
0146 D002              POP     AR2
0148 D003              POP     AR3
014A 7F0E              MOV     R7,#0EH
014C 7E00              MOV     R6,#00H
014E 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 313
0151 9043B0            MOV     DPTR,#043B0H
0154 E0                MOVX    A,@DPTR
0155 FF                MOV     R7,A
0156 EF                MOV     A,R7
0157 54FD              ANL     A,#0FDH
0159 FF                MOV     R7,A
015A EF                MOV     A,R7
015B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 314
015C 22                RET     
             ; FUNCTION cyfitter_cfg (END)



MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    764    ----
   CONSTANT SIZE    =     50    ----
   XDATA SIZE       =   ----       9
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----       3
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
