# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../BubbleSort.srcs/sources_1/imports/new/RAM.vhd" \
"../../../../BubbleSort.srcs/sources_1/new/sorting_unit.vhd" \
"../../../../BubbleSort.srcs/sources_1/new/toplevel.vhd" \
"../../../../BubbleSort.srcs/sim_1/new/toplevel_tb.vhd" \

# Do not sort compile order
nosort
