Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\work\cloud\GFEC\02_Altera\Altera_IP\ddr\max10_proj\pio_test\pio_test.qsys --block-symbol-file --output-directory=E:\work\cloud\GFEC\02_Altera\Altera_IP\ddr\max10_proj\pio_test\pio_test --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading pio_test/pio_test.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module master_0
Progress: Adding pio_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pio_test.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: pio_test.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\work\cloud\GFEC\02_Altera\Altera_IP\ddr\max10_proj\pio_test\pio_test.qsys --synthesis=VERILOG --output-directory=E:\work\cloud\GFEC\02_Altera\Altera_IP\ddr\max10_proj\pio_test\pio_test\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading pio_test/pio_test.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module master_0
Progress: Adding pio_0 [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pio_test.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: pio_test.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: pio_test: Generating pio_test "pio_test" for QUARTUS_SYNTH
Info: master_0: "pio_test" instantiated altera_jtag_avalon_master "master_0"
Info: pio_0: Starting RTL generation for module 'pio_test_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pio_test_pio_0 --dir=C:/Users/markl/AppData/Local/Temp/alt7736_7293171835838688036.dir/0001_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/markl/AppData/Local/Temp/alt7736_7293171835838688036.dir/0001_pio_0_gen//pio_test_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'pio_test_pio_0'
Info: pio_0: "pio_test" instantiated altera_avalon_pio "pio_0"
Info: sysid_qsys_0: "pio_test" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "pio_test" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "pio_test" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: sysid_qsys_0_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_qsys_0_control_slave_translator"
Info: master_0_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "master_0_master_agent"
Info: sysid_qsys_0_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_qsys_0_control_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: master_0_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "master_0_master_limiter"
Info: Reusing file E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_proj/pio_test/pio_test/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_proj/pio_test/pio_test/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/work/cloud/GFEC/02_Altera/Altera_IP/ddr/max10_proj/pio_test/pio_test/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: pio_test: Done "pio_test" with 27 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
