/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [16:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire [15:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_20z;
  wire [13:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_3z;
  wire [29:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [17:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [18:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = celloutsig_0_6z ? celloutsig_0_29z : celloutsig_0_5z;
  assign celloutsig_1_0z = in_data[109] ? in_data[102] : in_data[141];
  assign celloutsig_1_16z = in_data[143] ? celloutsig_1_8z[9] : in_data[113];
  assign celloutsig_0_17z = in_data[40] ? celloutsig_0_16z[9] : celloutsig_0_16z[10];
  assign celloutsig_1_2z = ~(celloutsig_1_0z | in_data[142]);
  assign celloutsig_1_3z = ~(in_data[168] | in_data[115]);
  assign celloutsig_0_5z = ~(in_data[68] | celloutsig_0_2z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_0_31z = ~(celloutsig_0_25z | in_data[79]);
  assign celloutsig_0_0z = ~(in_data[42] ^ in_data[50]);
  assign celloutsig_0_10z = ~(celloutsig_0_6z ^ celloutsig_0_2z);
  assign celloutsig_1_8z = { in_data[171:154], celloutsig_1_2z } + { celloutsig_1_5z, celloutsig_1_3z };
  reg [2:0] _17_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _17_ <= 3'h0;
    else _17_ <= celloutsig_0_3z[3:1];
  assign { _01_, _00_, _03_[0] } = _17_;
  reg [16:0] _18_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _18_ <= 17'h00000;
    else _18_ <= in_data[63:47];
  assign { _04_[16:10], _02_, _04_[8:0] } = _18_;
  assign celloutsig_1_18z = { celloutsig_1_11z[9:8], celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_0z } / { 1'h1, celloutsig_1_1z[5:2] };
  assign celloutsig_0_11z = { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_9z } / { 1'h1, in_data[26:20] };
  assign celloutsig_0_29z = { in_data[56:19], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z } === { in_data[17:5], celloutsig_0_23z, _01_, _00_, _03_[0], celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_6z };
  assign celloutsig_0_25z = ! { celloutsig_0_11z[4:2], celloutsig_0_9z };
  assign celloutsig_0_6z = in_data[70:54] < { _04_[15:10], _02_, _04_[8:0], celloutsig_0_2z };
  assign celloutsig_1_5z = { celloutsig_1_1z[5:1], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z } % { 1'h1, in_data[157:153], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_10z = { celloutsig_1_8z[12:9], celloutsig_1_3z } % { 1'h1, celloutsig_1_8z[3:0] };
  assign celloutsig_0_23z = { celloutsig_0_11z[3:1], celloutsig_0_0z, celloutsig_0_9z } % { 1'h1, celloutsig_0_3z };
  assign celloutsig_1_13z = celloutsig_1_11z[3:1] != { celloutsig_1_9z[2:1], celloutsig_1_0z };
  assign celloutsig_0_18z = celloutsig_0_11z[6:2] != { celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_1_1z = - in_data[109:103];
  assign celloutsig_1_4z = - { in_data[145:144], celloutsig_1_0z };
  assign celloutsig_0_13z = ~ { _04_[12:10], _02_, _04_[8:4], celloutsig_0_2z };
  assign celloutsig_0_12z = { celloutsig_0_3z[3:1], celloutsig_0_5z } | { _04_[3:1], celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_13z[8:1], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_9z } | { celloutsig_0_4z[15:3], celloutsig_0_7z };
  assign celloutsig_0_9z = in_data[25] & _04_[13];
  assign celloutsig_1_19z = ^ { celloutsig_1_8z[18:4], celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_16z };
  assign celloutsig_0_3z = in_data[80:77] >> in_data[74:71];
  assign celloutsig_0_7z = { in_data[93], celloutsig_0_6z, celloutsig_0_5z } >> { celloutsig_0_4z[9], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_4z[17:13], celloutsig_0_5z } >> { celloutsig_0_13z[5:1], celloutsig_0_17z };
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_6z } - { in_data[105:96], celloutsig_1_0z };
  assign celloutsig_0_21z = { celloutsig_0_18z, _01_, _00_, _03_[0], celloutsig_0_13z } - { _04_[6:4], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[28:1], celloutsig_0_0z, celloutsig_0_0z } ~^ { in_data[36:18], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_6z = in_data[173:168] ^ { celloutsig_1_5z[10:7], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_9z = celloutsig_1_5z[7:5] ^ celloutsig_1_8z[16:14];
  assign _03_[2:1] = { _01_, _00_ };
  assign _04_[9] = _02_;
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
