// SPDX-License-Identifier: GPL-2.0-only
/*
 * UP Board HAT pin controller driver
 * remapping native GPIO to RPI GPIO and set CPLD
 *
 * Copyright (c) AAEON. All rights reserved.
 *
 * Authors: Gary Wang <garywang@aaeon.com.tw>
 *
 */

#include <linux/dmi.h>
#include <linux/gpio/consumer.h>
#include <linux/gpio/driver.h>
#include <linux/interrupt.h>
#include <linux/module.h>
#include <linux/platform_device.h>
#include <linux/regmap.h>
#include <linux/seq_file.h>
#include <linux/string.h>

#include <linux/pinctrl/consumer.h>
#include <linux/pinctrl/pinctrl.h>
#include <linux/pinctrl/pinmux.h>

#include "upboard-cpld.h"
#include "core.h"
#include "pinctrl-intel.h"
#include "pwm-lpss.h"
#include "protos.h"

//for older kernel lost DIRECTION_IN/OUT definition
#ifndef GPIO_LINE_DIRECTION_IN
#define GPIO_LINE_DIRECTION_IN	1
#define GPIO_LINE_DIRECTION_OUT	0
#endif

/* Offset from regs */
#define REVID			0x000
#define REVID_SHIFT		16
#define REVID_MASK		GENMASK(31, 16)
#define PADBAR			0x00c

#define PADCFG0			0x000
#define PADCFG1			0x004
#define PADCFG2			0x008
#define PADCFG0_GPIORXDIS	BIT(9)
#define PADCFG0_GPIOTXDIS	BIT(8)
#define PADCFG0_GPIORXSTATE	BIT(1)
#define PADCFG0_GPIOTXSTATE	BIT(0)
#define PADCFG0_PMODE_GPIO	0
#define PADCFG0_PMODE_SHIFT	10
#define PADCFG0_PMODE_MASK	GENMASK(13, 10)

//board id
#define BOARD_UP_CHT01      0
#define BOARD_UP_APL01      1
#define BOARD_UP_UPCORE     2
#define BOARD_UP_CORE_PLUS  3
#define BOARD_AIOT_IP6801   4
#define BOARD_UP_WHL01      5
#define BOARD_UP_ISH	    7
#define BOARD_UPN_APL       8
#define BOARD_UP_APL03      9
#define BOARD_UPX_WHLite    10
#define BOARD_UPX_TGL       11
#define BOARD_UPX_EDGE_WHL2 12
#define BOARD_UPN_EHL01     13
#define BOARD_UPS_EHL01     BOARD_UPN_EHL01
#define BOARD_UPX_ADLP01    15
#define BOARD_UPN_ADLN01    16
#define BOARD_UPS_ADLP01    BOARD_UPX_ADLP01
#define BOARD_UP_ADLN01     18
#define BOARD_UPN_ASLH01    19
#define BOARD_UPX_MTL01     20
#define BOARD_UP_COMMON     -1

struct upboard_pin {
	struct regmap_field *funcbit;
	struct regmap_field *enbit;
	struct regmap_field *dirbit;
	unsigned int gpio;	//native gpio number
	unsigned int base;	//native gpio base
	int parent_irq;		//native gpio irq
	int irq;
	void __iomem *regs; 
};

struct upboard_pinctrl {
	struct gpio_chip chip;
	struct device *dev;
	struct pinctrl_dev *pctldev;
	struct pinctrl_desc *pctldesc;
	struct upboard_pin *pins;
	const unsigned int *rpi_mapping;
	int ident;	
};

enum upboard_func0_fpgabit {
	UPFPGA_I2C0_EN = 8,
	UPFPGA_I2C1_EN = 9,
	UPFPGA_CEC0_EN = 12,
	UPFPGA_ADC0_EN = 14,
};

static const struct reg_field upboard_i2c0_reg =
	REG_FIELD(UPFPGA_REG_FUNC_EN0, UPFPGA_I2C0_EN, UPFPGA_I2C0_EN);

static const struct reg_field upboard_i2c1_reg =
	REG_FIELD(UPFPGA_REG_FUNC_EN0, UPFPGA_I2C1_EN, UPFPGA_I2C1_EN);

static const struct reg_field upboard_adc0_reg =
	REG_FIELD(UPFPGA_REG_FUNC_EN0, UPFPGA_ADC0_EN, UPFPGA_ADC0_EN);


/* Pin group information */
struct upboard_pingroup {
	const char *name;
	const unsigned *pins;
	size_t npins;
};

/* Pin function information */
struct upboard_function {
	const char *name;
	const char * const *groups;
	size_t ngroups;
};

#define UPBOARD_BIT_TO_PIN(r, bit) \
	((r) * UPFPGA_REGISTER_SIZE + (bit))

/*
 * UP board data
 */

#define UPBOARD_UP_BIT_TO_PIN(r, id) (UPBOARD_BIT_TO_PIN(r, UPFPGA_UP_##id))

#define UPBOARD_UP_PIN_ANON(r, bit)					\
	{								\
		.number = UPBOARD_BIT_TO_PIN(r, bit),			\
	}

#define UPBOARD_UP_PIN_NAME(r, id)					\
	{								\
		.number = UPBOARD_UP_BIT_TO_PIN(r, id),		\
		.name = #id,						\
	}

#define UPBOARD_UP_PIN_FUNC(r, id, data)				\
	{								\
		.number = UPBOARD_UP_BIT_TO_PIN(r, id),		\
		.name = #id,						\
		.drv_data = (void *)(data),				\
	}
	
#define PIN_GROUP(n, p)			\
	{					\
		.name = (n),			\
		.pins = (p),			\
		.npins = ARRAY_SIZE((p)),	\
	}

#define FUNCTION(n, g)				\
	{					\
		.name = (n),			\
		.groups = (g),			\
		.ngroups = ARRAY_SIZE((g)),	\
	}
	

enum upboard_up_reg1_fpgabit {
	UPFPGA_UP_I2C1_SDA,
	UPFPGA_UP_I2C1_SCL,
	UPFPGA_UP_ADC0,
	UPFPGA_UP_GPIO17,
	UPFPGA_UP_GPIO27,
	UPFPGA_UP_GPIO22,
	UPFPGA_UP_SPI_MOSI,
	UPFPGA_UP_SPI_MISO,
	UPFPGA_UP_SPI_CLK,
	UPFPGA_UP_I2C0_SDA,
	UPFPGA_UP_GPIO5,
	UPFPGA_UP_GPIO6,
	UPFPGA_UP_PWM1,
	UPFPGA_UP_I2S_FRM,
	UPFPGA_UP_GPIO26,
	UPFPGA_UP_UART1_TX,
};

enum upboard_up_reg2_fpgabit {
	UPFPGA_UP_UART1_RX,
	UPFPGA_UP_I2S_CLK,
	UPFPGA_UP_GPIO23,
	UPFPGA_UP_GPIO24,
	UPFPGA_UP_GPIO25,
	UPFPGA_UP_SPI_CS0,
	UPFPGA_UP_SPI_CS1,
	UPFPGA_UP_I2C0_SCL,
	UPFPGA_UP_PWM0,
	UPFPGA_UP_GPIO16,
	UPFPGA_UP_I2S_DIN,
	UPFPGA_UP_I2S_DOUT,
};

#define UPFPGA_UP_UART1_RTS UPFPGA_UP_GPIO17
#define UPFPGA_UP_UART1_CTS UPFPGA_UP_GPIO16

static struct pinctrl_pin_desc upboard_up_pins[] = {
	UPBOARD_UP_PIN_FUNC(0, I2C1_SDA, &upboard_i2c1_reg),
	UPBOARD_UP_PIN_FUNC(0, I2C1_SCL, &upboard_i2c1_reg),
	UPBOARD_UP_PIN_FUNC(0, ADC0, &upboard_adc0_reg),
	UPBOARD_UP_PIN_NAME(0, UART1_RTS),
	UPBOARD_UP_PIN_NAME(0, GPIO27),
	UPBOARD_UP_PIN_NAME(0, GPIO22),
	UPBOARD_UP_PIN_NAME(0, SPI_MOSI),
	UPBOARD_UP_PIN_NAME(0, SPI_MISO),
	UPBOARD_UP_PIN_NAME(0, SPI_CLK),
	UPBOARD_UP_PIN_FUNC(0, I2C0_SDA, &upboard_i2c0_reg),
	UPBOARD_UP_PIN_NAME(0, GPIO5),
	UPBOARD_UP_PIN_NAME(0, GPIO6),
	UPBOARD_UP_PIN_NAME(0, PWM1),
	UPBOARD_UP_PIN_NAME(0, I2S_FRM),
	UPBOARD_UP_PIN_NAME(0, GPIO26),
	UPBOARD_UP_PIN_NAME(0, UART1_TX),
	/* register 1 */
	UPBOARD_UP_PIN_NAME(1, UART1_RX),
	UPBOARD_UP_PIN_NAME(1, I2S_CLK),
	UPBOARD_UP_PIN_NAME(1, GPIO23),
	UPBOARD_UP_PIN_NAME(1, GPIO24),
	UPBOARD_UP_PIN_NAME(1, GPIO25),
	UPBOARD_UP_PIN_NAME(1, SPI_CS0),
	UPBOARD_UP_PIN_NAME(1, SPI_CS1),
	UPBOARD_UP_PIN_FUNC(1, I2C0_SCL, &upboard_i2c0_reg),
	UPBOARD_UP_PIN_NAME(1, PWM0),
	UPBOARD_UP_PIN_NAME(1, UART1_CTS),
	UPBOARD_UP_PIN_NAME(1, I2S_DIN),
	UPBOARD_UP_PIN_NAME(1, I2S_DOUT),
};

static const unsigned int upboard_up_rpi_mapping[] = {
	UPBOARD_UP_BIT_TO_PIN(0, I2C0_SDA),
	UPBOARD_UP_BIT_TO_PIN(1, I2C0_SCL),
	UPBOARD_UP_BIT_TO_PIN(0, I2C1_SDA),
	UPBOARD_UP_BIT_TO_PIN(0, I2C1_SCL),
	UPBOARD_UP_BIT_TO_PIN(0, ADC0),
	UPBOARD_UP_BIT_TO_PIN(0, GPIO5),
	UPBOARD_UP_BIT_TO_PIN(0, GPIO6),
	UPBOARD_UP_BIT_TO_PIN(1, SPI_CS1),
	UPBOARD_UP_BIT_TO_PIN(1, SPI_CS0),
	UPBOARD_UP_BIT_TO_PIN(0, SPI_MISO),
	UPBOARD_UP_BIT_TO_PIN(0, SPI_MOSI),
	UPBOARD_UP_BIT_TO_PIN(0, SPI_CLK),
	UPBOARD_UP_BIT_TO_PIN(1, PWM0),
	UPBOARD_UP_BIT_TO_PIN(0, PWM1),
	UPBOARD_UP_BIT_TO_PIN(0, UART1_TX),
	UPBOARD_UP_BIT_TO_PIN(1, UART1_RX),
	UPBOARD_UP_BIT_TO_PIN(1, GPIO16),
	UPBOARD_UP_BIT_TO_PIN(0, GPIO17),
	UPBOARD_UP_BIT_TO_PIN(1, I2S_CLK),
	UPBOARD_UP_BIT_TO_PIN(0, I2S_FRM),
	UPBOARD_UP_BIT_TO_PIN(1, I2S_DIN),
	UPBOARD_UP_BIT_TO_PIN(1, I2S_DOUT),
	UPBOARD_UP_BIT_TO_PIN(0, GPIO22),
	UPBOARD_UP_BIT_TO_PIN(1, GPIO23),
	UPBOARD_UP_BIT_TO_PIN(1, GPIO24),
	UPBOARD_UP_BIT_TO_PIN(1, GPIO25),
	UPBOARD_UP_BIT_TO_PIN(0, GPIO26),
	UPBOARD_UP_BIT_TO_PIN(0, GPIO27),
};

static const unsigned uart1_pins[] = { 14, 15, 16, 17 };
static const unsigned uart2_pins[] = { 25, 27 };
static const unsigned i2c0_pins[]  = { 0, 1 };
static const unsigned i2c1_pins[]  = { 2, 3 };
static const unsigned spi2_pins[]  = { 8, 9, 10, 11 };
static const unsigned i2s0_pins[]  = { 18, 19, 20, 21 };
static const unsigned pwm0_pins[]  = { 12 };
static const unsigned pwm1_pins[]  = { 13 };
static const unsigned adc0_pins[]  = { 4 };

static const struct upboard_pingroup pin_groups[] = {
	PIN_GROUP("uart1_grp", uart1_pins),
	PIN_GROUP("uart2_grp", uart2_pins),
	PIN_GROUP("i2c0_grp", i2c0_pins),
	PIN_GROUP("i2c1_grp", i2c1_pins),
	PIN_GROUP("spi2_grp", spi2_pins),
	PIN_GROUP("i2s0_grp", i2s0_pins),
	PIN_GROUP("pwm0_grp", pwm0_pins),
	PIN_GROUP("pwm1_grp", pwm1_pins),
	PIN_GROUP("adc0_grp", adc0_pins),
};

static const char * const uart1_groups[] = { "uart1_grp" };
static const char * const uart2_groups[] = { "uart2_grp" };
static const char * const i2c0_groups[]  = { "i2c0_grp" };
static const char * const i2c1_groups[]  = { "i2c1_grp" };
static const char * const spi2_groups[]  = { "spi2_grp" };
static const char * const i2s0_groups[]  = { "i2s0_grp" };
static const char * const pwm0_groups[]  = { "pwm0_grp" };
static const char * const pwm1_groups[]  = { "pwm1_grp" };
static const char * const adc0_groups[]  = { "adc0_grp" };

static const struct upboard_function pin_functions[] = {
	FUNCTION("uart1", uart1_groups),
	FUNCTION("uart2", uart2_groups),
	FUNCTION("i2c0",  i2c0_groups),
	FUNCTION("i2c1",  i2c1_groups),
	FUNCTION("spi2",  spi2_groups),
	FUNCTION("i2s0",  i2s0_groups),
	FUNCTION("pwm0",  pwm0_groups),
	FUNCTION("pwm1",  pwm1_groups),
	FUNCTION("adc0",  adc0_groups),
};

/*
 * UP^2 board data
 */

#define UPBOARD_UP2_BIT_TO_PIN(r, id) (UPBOARD_BIT_TO_PIN(r, UPFPGA_UP2_##id))

#define UPBOARD_UP2_PIN_MUX(r, bit, data)				\
	{								\
		.number = UPBOARD_BIT_TO_PIN(r, bit),			\
		.name = "PINMUX",					\
		.drv_data = (void *)(data),				\
	}

#define UPBOARD_UP2_PIN_NAME(r, id)					\
	{								\
		.number = UPBOARD_UP2_BIT_TO_PIN(r, id),		\
		.name = #id,						\
	}

#define UPBOARD_UP2_PIN_FUNC(r, id, data)				\
	{								\
		.number = UPBOARD_UP2_BIT_TO_PIN(r, id),		\
		.name = #id,						\
		.drv_data = (void *)(data),				\
	}

enum upboard_up2_reg0_fpgabit {
	UPFPGA_UP2_UART1_TXD,
	UPFPGA_UP2_UART1_RXD,
	UPFPGA_UP2_UART1_RTS,
	UPFPGA_UP2_UART1_CTS,
	UPFPGA_UP2_GPIO3_ADC0,
	UPFPGA_UP2_GPIO5_ADC2,
	UPFPGA_UP2_GPIO6_ADC3,
	UPFPGA_UP2_GPIO11,
	UPFPGA_UP2_EXHAT_LVDS1n,
	UPFPGA_UP2_EXHAT_LVDS1p,
	UPFPGA_UP2_SPI2_TXD,
	UPFPGA_UP2_SPI2_RXD,
	UPFPGA_UP2_SPI2_FS1,
	UPFPGA_UP2_SPI2_FS0,
	UPFPGA_UP2_SPI2_CLK,
	UPFPGA_UP2_SPI1_TXD,
};

enum upboard_up2_reg1_fpgabit {
	UPFPGA_UP2_SPI1_RXD,
	UPFPGA_UP2_SPI1_FS1,
	UPFPGA_UP2_SPI1_FS0,
	UPFPGA_UP2_SPI1_CLK,
	UPFPGA_UP2_BIT20,
	UPFPGA_UP2_BIT21,
	UPFPGA_UP2_BIT22,
	UPFPGA_UP2_BIT23,
	UPFPGA_UP2_PWM1,
	UPFPGA_UP2_PWM0,
	UPFPGA_UP2_EXHAT_LVDS0n,
	UPFPGA_UP2_EXHAT_LVDS0p,
	UPFPGA_UP2_I2C0_SCL,
	UPFPGA_UP2_I2C0_SDA,
	UPFPGA_UP2_I2C1_SCL,
	UPFPGA_UP2_I2C1_SDA,
};

enum upboard_up2_reg2_fpgabit {
	UPFPGA_UP2_EXHAT_LVDS3n,
	UPFPGA_UP2_EXHAT_LVDS3p,
	UPFPGA_UP2_EXHAT_LVDS4n,
	UPFPGA_UP2_EXHAT_LVDS4p,
	UPFPGA_UP2_EXHAT_LVDS5n,
	UPFPGA_UP2_EXHAT_LVDS5p,
	UPFPGA_UP2_I2S_SDO,
	UPFPGA_UP2_I2S_SDI,
	UPFPGA_UP2_I2S_WS_SYNC,
	UPFPGA_UP2_I2S_BCLK,
	UPFPGA_UP2_EXHAT_LVDS6n,
	UPFPGA_UP2_EXHAT_LVDS6p,
	UPFPGA_UP2_EXHAT_LVDS7n,
	UPFPGA_UP2_EXHAT_LVDS7p,
	UPFPGA_UP2_EXHAT_LVDS2n,
	UPFPGA_UP2_EXHAT_LVDS2p,
};

static struct pinctrl_pin_desc upboard_up2_pins[] = {
	UPBOARD_UP2_PIN_NAME(0, UART1_TXD),
	UPBOARD_UP2_PIN_NAME(0, UART1_RXD),
	UPBOARD_UP2_PIN_NAME(0, UART1_RTS),
	UPBOARD_UP2_PIN_NAME(0, UART1_CTS),
	UPBOARD_UP2_PIN_NAME(0, GPIO3_ADC0),
	UPBOARD_UP2_PIN_NAME(0, GPIO5_ADC2),
	UPBOARD_UP2_PIN_NAME(0, GPIO6_ADC3),
	UPBOARD_UP2_PIN_NAME(0, GPIO11),
	UPBOARD_UP2_PIN_NAME(0, EXHAT_LVDS1n),
	UPBOARD_UP2_PIN_NAME(0, EXHAT_LVDS1p),
	UPBOARD_UP2_PIN_NAME(0, SPI2_TXD),
	UPBOARD_UP2_PIN_NAME(0, SPI2_RXD),
	UPBOARD_UP2_PIN_NAME(0, SPI2_FS1),
	UPBOARD_UP2_PIN_NAME(0, SPI2_FS0),
	UPBOARD_UP2_PIN_NAME(0, SPI2_CLK),
	UPBOARD_UP2_PIN_NAME(0, SPI1_TXD),
	UPBOARD_UP2_PIN_NAME(1, SPI1_RXD),
	UPBOARD_UP2_PIN_NAME(1, SPI1_FS1),
	UPBOARD_UP2_PIN_NAME(1, SPI1_FS0),
	UPBOARD_UP2_PIN_NAME(1, SPI1_CLK),
	UPBOARD_UP2_PIN_MUX(1, 4, &upboard_i2c0_reg),
	UPBOARD_UP2_PIN_MUX(1, 5, &upboard_i2c0_reg),
	UPBOARD_UP2_PIN_MUX(1, 6, &upboard_i2c1_reg),
	UPBOARD_UP2_PIN_MUX(1, 7, &upboard_i2c1_reg),
	UPBOARD_UP2_PIN_NAME(1, PWM1),
	UPBOARD_UP2_PIN_NAME(1, PWM0),
	UPBOARD_UP2_PIN_NAME(1, EXHAT_LVDS0n),
	UPBOARD_UP2_PIN_NAME(1, EXHAT_LVDS0p),
	UPBOARD_UP2_PIN_FUNC(1, I2C0_SCL, &upboard_i2c0_reg),
	UPBOARD_UP2_PIN_FUNC(1, I2C0_SDA, &upboard_i2c0_reg),
	UPBOARD_UP2_PIN_FUNC(1, I2C1_SCL, &upboard_i2c1_reg),
	UPBOARD_UP2_PIN_FUNC(1, I2C1_SDA, &upboard_i2c1_reg),
	UPBOARD_UP2_PIN_NAME(2, EXHAT_LVDS3n),
	UPBOARD_UP2_PIN_NAME(2, EXHAT_LVDS3p),
	UPBOARD_UP2_PIN_NAME(2, EXHAT_LVDS4n),
	UPBOARD_UP2_PIN_NAME(2, EXHAT_LVDS4p),
	UPBOARD_UP2_PIN_NAME(2, EXHAT_LVDS5n),
	UPBOARD_UP2_PIN_NAME(2, EXHAT_LVDS5p),
	UPBOARD_UP2_PIN_NAME(2, I2S_SDO),
	UPBOARD_UP2_PIN_NAME(2, I2S_SDI),
	UPBOARD_UP2_PIN_NAME(2, I2S_WS_SYNC),
	UPBOARD_UP2_PIN_NAME(2, I2S_BCLK),
	UPBOARD_UP2_PIN_NAME(2, EXHAT_LVDS6n),
	UPBOARD_UP2_PIN_NAME(2, EXHAT_LVDS6p),
	UPBOARD_UP2_PIN_NAME(2, EXHAT_LVDS7n),
	UPBOARD_UP2_PIN_NAME(2, EXHAT_LVDS7p),
	UPBOARD_UP2_PIN_NAME(2, EXHAT_LVDS2n),
	UPBOARD_UP2_PIN_NAME(2, EXHAT_LVDS2p),
};

static const unsigned int upboard_up2_rpi_mapping[] = {
	UPBOARD_UP2_BIT_TO_PIN(1, I2C0_SDA),
	UPBOARD_UP2_BIT_TO_PIN(1, I2C0_SCL),
	UPBOARD_UP2_BIT_TO_PIN(1, I2C1_SDA),
	UPBOARD_UP2_BIT_TO_PIN(1, I2C1_SCL),
	UPBOARD_UP2_BIT_TO_PIN(0, GPIO3_ADC0),
	UPBOARD_UP2_BIT_TO_PIN(0, GPIO11),
	UPBOARD_UP2_BIT_TO_PIN(0, SPI2_CLK),
	UPBOARD_UP2_BIT_TO_PIN(1, SPI1_FS1),
	UPBOARD_UP2_BIT_TO_PIN(1, SPI1_FS0),
	UPBOARD_UP2_BIT_TO_PIN(1, SPI1_RXD),
	UPBOARD_UP2_BIT_TO_PIN(0, SPI1_TXD),
	UPBOARD_UP2_BIT_TO_PIN(1, SPI1_CLK),
	UPBOARD_UP2_BIT_TO_PIN(1, PWM0),
	UPBOARD_UP2_BIT_TO_PIN(1, PWM1),
	UPBOARD_UP2_BIT_TO_PIN(0, UART1_TXD),
	UPBOARD_UP2_BIT_TO_PIN(0, UART1_RXD),
	UPBOARD_UP2_BIT_TO_PIN(0, UART1_CTS),
	UPBOARD_UP2_BIT_TO_PIN(0, UART1_RTS),
	UPBOARD_UP2_BIT_TO_PIN(2, I2S_BCLK),
	UPBOARD_UP2_BIT_TO_PIN(2, I2S_WS_SYNC),
	UPBOARD_UP2_BIT_TO_PIN(2, I2S_SDI),
	UPBOARD_UP2_BIT_TO_PIN(2, I2S_SDO),
	UPBOARD_UP2_BIT_TO_PIN(0, GPIO6_ADC3),
	UPBOARD_UP2_BIT_TO_PIN(0, SPI2_FS1),
	UPBOARD_UP2_BIT_TO_PIN(0, SPI2_RXD),
	UPBOARD_UP2_BIT_TO_PIN(0, SPI2_TXD),
	UPBOARD_UP2_BIT_TO_PIN(0, SPI2_FS0),
	UPBOARD_UP2_BIT_TO_PIN(0, GPIO5_ADC2),
};

/*
 * UP Core board + CREX carrier board data
 */

#define UPBOARD_UPCORE_CREX_BIT_TO_PIN(r, id)				\
	(UPBOARD_BIT_TO_PIN(r, UPFPGA_UPCORE_CREX_##id))

#define UPBOARD_UPCORE_CREX_PIN_ANON(r, bit)				\
	{								\
		.number = UPBOARD_BIT_TO_PIN(r, bit),			\
	}

#define UPBOARD_UPCORE_CREX_PIN_NAME(r, id)				\
	{								\
		.number = UPBOARD_UPCORE_CREX_BIT_TO_PIN(r, id),	\
		.name = #id,						\
	}

#define UPBOARD_UPCORE_CREX_PIN_FUNC(r, id, data)			\
	{								\
		.number = UPBOARD_UPCORE_CREX_BIT_TO_PIN(r, id),	\
		.name = #id,						\
		.drv_data = (void *)(data),				\
	}

enum upboard_upcore_crex_reg1_fpgabit {
	UPFPGA_UPCORE_CREX_I2C0_SDA,
	UPFPGA_UPCORE_CREX_I2C0_SCL,
	UPFPGA_UPCORE_CREX_I2C1_SDA,
	UPFPGA_UPCORE_CREX_I2C1_SCL,
	UPFPGA_UPCORE_CREX_SPI2_CS0,
	UPFPGA_UPCORE_CREX_SPI2_CS1,
	UPFPGA_UPCORE_CREX_SPI2_MOSI,
	UPFPGA_UPCORE_CREX_SPI2_MISO,
	UPFPGA_UPCORE_CREX_SPI2_CLK,
	UPFPGA_UPCORE_CREX_UART1_TXD,
	UPFPGA_UPCORE_CREX_UART1_RXD,
	UPFPGA_UPCORE_CREX_PWM0,
	UPFPGA_UPCORE_CREX_PWM1,
	UPFPGA_UPCORE_CREX_I2S2_FRM,
	UPFPGA_UPCORE_CREX_I2S2_CLK,
	UPFPGA_UPCORE_CREX_I2S2_RX,
};

enum upboard_upcore_crex_reg2_fpgabit {
	UPFPGA_UPCORE_CREX_I2S2_TX,
	UPFPGA_UPCORE_CREX_GPIO0,
	UPFPGA_UPCORE_CREX_GPIO2,
	UPFPGA_UPCORE_CREX_GPIO3,
	UPFPGA_UPCORE_CREX_GPIO4,
	UPFPGA_UPCORE_CREX_GPIO9,
};

static struct pinctrl_pin_desc upboard_upcore_crex_pins[] = {
	UPBOARD_UPCORE_CREX_PIN_FUNC(0, I2C0_SDA, &upboard_i2c0_reg),
	UPBOARD_UPCORE_CREX_PIN_FUNC(0, I2C0_SCL, &upboard_i2c0_reg),
	UPBOARD_UPCORE_CREX_PIN_FUNC(0, I2C1_SDA, &upboard_i2c1_reg),
	UPBOARD_UPCORE_CREX_PIN_FUNC(0, I2C1_SCL, &upboard_i2c1_reg),
	UPBOARD_UPCORE_CREX_PIN_NAME(0, SPI2_CS0),
	UPBOARD_UPCORE_CREX_PIN_NAME(0, SPI2_CS1),
	UPBOARD_UPCORE_CREX_PIN_NAME(0, SPI2_MOSI),
	UPBOARD_UPCORE_CREX_PIN_NAME(0, SPI2_MISO),
	UPBOARD_UPCORE_CREX_PIN_NAME(0, SPI2_CLK),
	UPBOARD_UPCORE_CREX_PIN_NAME(0, UART1_TXD),
	UPBOARD_UPCORE_CREX_PIN_NAME(0, UART1_RXD),
	UPBOARD_UPCORE_CREX_PIN_NAME(0, PWM0),
	UPBOARD_UPCORE_CREX_PIN_NAME(0, PWM1),
	UPBOARD_UPCORE_CREX_PIN_NAME(0, I2S2_FRM),
	UPBOARD_UPCORE_CREX_PIN_NAME(0, I2S2_CLK),
	UPBOARD_UPCORE_CREX_PIN_NAME(0, I2S2_RX),
	/* register 1 */
	UPBOARD_UPCORE_CREX_PIN_NAME(1, I2S2_TX),
	UPBOARD_UPCORE_CREX_PIN_NAME(1, GPIO0),
	UPBOARD_UPCORE_CREX_PIN_FUNC(1, GPIO2, &upboard_adc0_reg),
	UPBOARD_UPCORE_CREX_PIN_NAME(1, GPIO3),
	UPBOARD_UPCORE_CREX_PIN_NAME(1, GPIO4),
	UPBOARD_UPCORE_CREX_PIN_NAME(1, GPIO9),
};

static unsigned int upboard_upcore_crex_rpi_mapping[] = {
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(0, I2C0_SDA),
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(0, I2C0_SCL),
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(0, I2C1_SDA),
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(0, I2C1_SCL),
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(1, GPIO0),
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(1, GPIO2),
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(1, GPIO3),
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(0, SPI2_CS1),
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(0, SPI2_CS0),
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(0, SPI2_MISO),
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(0, SPI2_MOSI),
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(0, SPI2_CLK),
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(0, PWM0),
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(0, PWM1),
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(0, UART1_TXD),
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(0, UART1_RXD),
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(1, GPIO9),
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(1, GPIO4),
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(0, I2S2_CLK),
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(0, I2S2_FRM),
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(0, I2S2_RX),
	UPBOARD_UPCORE_CREX_BIT_TO_PIN(1, I2S2_TX),
};

/*
 * UP Core board + CRST02 carrier board data
 */

#define upboard_upcore_crst02_pins        upboard_upcore_crex_pins
#define upboard_upcore_crst02_rpi_mapping upboard_upcore_crex_rpi_mapping


static int upboard_set_mux(struct pinctrl_dev *pctldev, unsigned int function,
			   unsigned int group)
{
	return 0;
};

static int upboard_fpga_request_enable(struct pinctrl_dev *pctldev,
				       struct pinctrl_gpio_range *range,
				       unsigned int pin)
{
	const struct pin_desc * const pd = pin_desc_get(pctldev, pin);
	const struct upboard_pin *p;
	int ret=0;

	if (!pd)
		return -EINVAL;
	p = pd->drv_data;

	if (p->funcbit) {
		ret = regmap_field_write(p->funcbit, 0);
		if (ret)
			return ret;
	}

	if (p->enbit) {
		ret = regmap_field_write(p->enbit, 1);
		if (ret)
			return ret;
	}

	return 0;
};

static int upboard_fpga_request_free(struct pinctrl_dev *pctldev,
				       unsigned int pin)
{
	const struct pin_desc * const pd = pin_desc_get(pctldev, pin);
	const struct upboard_pin *p;
	int ret=0;

	if (!pd)
		return -EINVAL;
	p = pd->drv_data;

	if (p->funcbit) {
		ret = regmap_field_write(p->funcbit, 1);
		if (ret)
			return ret;
	}

	if (p->enbit) {
		ret = regmap_field_write(p->enbit, 0);
		if (ret)
			return ret;
	}

	return 0;
};

static int upboard_fpga_set_direction(struct pinctrl_dev *pctldev,
				      struct pinctrl_gpio_range *range,
				      unsigned int pin, bool input)
{
	const struct pin_desc * const pd = pin_desc_get(pctldev, pin);
	const struct upboard_pin *p;
	if (!pd)
		return -EINVAL;
	p = pd->drv_data;

	return regmap_field_write(p->dirbit, input);
}

static int upboard_get_functions_count(struct pinctrl_dev *pctldev)
{
	return 0;
}

static const char *upboard_get_function_name(struct pinctrl_dev *pctldev,
				     unsigned int selector)
{
	return NULL;
}

static int upboard_get_function_groups(struct pinctrl_dev *pctldev,
			       unsigned int selector,
			       const char * const **groups,
			       unsigned int *num_groups)
{
	*groups = NULL;
	*num_groups = 0;
	return 0;
}

static const struct pinmux_ops upboard_pinmux_ops = {
	.get_functions_count = upboard_get_functions_count,
	.get_function_groups = upboard_get_function_groups,
	.get_function_name = upboard_get_function_name,
	.set_mux = upboard_set_mux,
	.gpio_request_enable = upboard_fpga_request_enable,
	.gpio_set_direction = upboard_fpga_set_direction,
};

static int upboard_get_groups_count(struct pinctrl_dev *pctldev)
{
	return 0;
}

static const char *upboard_get_group_name(struct pinctrl_dev *pctldev,
					  unsigned int selector)
{
	return NULL;
}

static void upboard_pin_dbg_show(struct pinctrl_dev *pctldev, struct seq_file *s,
			       unsigned int pin)
{
	struct upboard_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);
	void __iomem *padcfg;
	u32 cfg0, cfg1, mode;
	int locked;

	if(pctrl->pins[pin].regs==NULL)
		return;
		
	cfg0 = readl(pctrl->pins[pin].regs);
	cfg1 = readl(pctrl->pins[pin].regs+PADCFG1);

	mode = (cfg0 & PADCFG0_PMODE_MASK) >> PADCFG0_PMODE_SHIFT;
	if (mode == PADCFG0_PMODE_GPIO)
		seq_puts(s, "GPIO ");
	else
		seq_printf(s, "mode %d ", mode);

	seq_printf(s, "0x%08x 0x%08x", cfg0, cfg1);

	/* Dump the additional PADCFG registers if available */
	padcfg = pctrl->pins[pin].regs+PADCFG2;
	if (padcfg)
		seq_printf(s, " 0x%08x", readl(padcfg));
	
	seq_printf(s, " 0x%08x", pctrl->pins[pin].regs);
}

static const struct pinctrl_ops upboard_pinctrl_ops = {
	.get_groups_count = upboard_get_groups_count,
	.get_group_name = upboard_get_group_name,
	.pin_dbg_show = upboard_pin_dbg_show,
};

static struct pinctrl_desc upboard_up_pinctrl_desc = {
	.pins = upboard_up_pins,
	.npins = ARRAY_SIZE(upboard_up_pins),
	.pctlops = &upboard_pinctrl_ops,
	.pmxops = &upboard_pinmux_ops,
	.owner = THIS_MODULE,
};

static struct pinctrl_desc upboard_up2_pinctrl_desc = {
	.pins = upboard_up2_pins,
	.npins = ARRAY_SIZE(upboard_up2_pins),
	.pctlops = &upboard_pinctrl_ops,
	.pmxops = &upboard_pinmux_ops,
	.owner = THIS_MODULE,
};

static struct pinctrl_desc upboard_upcore_crex_pinctrl_desc = {
	.pins = upboard_upcore_crex_pins,
	.npins = ARRAY_SIZE(upboard_upcore_crex_pins),
	.pctlops = &upboard_pinctrl_ops,
	.pmxops = &upboard_pinmux_ops,
	.owner = THIS_MODULE,
};

static struct pinctrl_desc upboard_upcore_crst02_pinctrl_desc = {
	.pins = upboard_upcore_crst02_pins,
	.npins = ARRAY_SIZE(upboard_upcore_crst02_pins),
	.pctlops = &upboard_pinctrl_ops,
	.pmxops = &upboard_pinmux_ops,
	.owner = THIS_MODULE,
};

static void upboard_alt_func_enable(struct gpio_chip *gc, const char* name, int id)
{
	struct upboard_pinctrl *pctrl = container_of(gc, struct upboard_pinctrl, chip);
	int offset[pctrl->pctldesc->npins];
	int i,cnt;
	
	//find all pins
	for(i=0,cnt=0;i<pctrl->pctldesc->npins;i++){
		if(strstr(pctrl->pctldesc->pins[i].name,name)){
			offset[cnt++] = i;
		}
	}
	//change to alternate function
	for(i=0;i<cnt;i++){
		if(pctrl->pins[offset[i]].regs==NULL)
			continue;
		bool input = false;
		int mode=0; //default GPIO
		unsigned int val = readl(pctrl->pins[offset[i]].regs);

		if(strstr(pctrl->pctldesc->pins[offset[i]].name,"I2C") || 
		   strstr(pctrl->pctldesc->pins[offset[i]].name,"PINMUX") ){
			mode=1;
			switch(id)
			{
				case BOARD_UPN_ADLN01:
				case BOARD_UPX_ADLP01:
				case BOARD_UPN_ASLH01:
					mode=2;
				break;
			}
			val |= mode<<PADCFG0_PMODE_SHIFT; 
			writel(val,pctrl->pins[offset[i]].regs);
			upboard_fpga_request_free(pctrl->pctldev,offset[i]);
			continue;
		}
		if(strstr(pctrl->pctldesc->pins[offset[i]].name,"UART")){
			mode=1;
			switch(id)
			{
				case BOARD_UPN_EHL01:
					mode=4;
				break;
				case BOARD_UP_ADLN01:
				case BOARD_UPN_ADLN01:
				case BOARD_UPX_ADLP01:
				case BOARD_UPN_ASLH01:
					mode=2;
				break;
			}
		}
		if(strstr(pctrl->pctldesc->pins[offset[i]].name,"SPI")){
			mode=1;
			switch(id)
			{
				case BOARD_UP_WHL01:
					mode=3;
				break;
				case BOARD_UP_ADLN01:
				case BOARD_UPN_ADLN01:
				case BOARD_UPX_ADLP01:
				case BOARD_UPN_ASLH01:
					mode=7;
					if(strstr(pctrl->pctldesc->pins[offset[i]].name,"MOSI"))
					{
						val &= ~PADCFG0_GPIOTXDIS;
						val |= PADCFG0_GPIORXDIS;
					}
					if(strstr(pctrl->pctldesc->pins[offset[i]].name,"MISO"))
					{
						val |= PADCFG0_GPIORXDIS;
					}
					if(strstr(pctrl->pctldesc->pins[offset[i]].name,"CLK"))
					{
						val &= ~PADCFG0_GPIOTXDIS;
						val |= PADCFG0_GPIORXDIS;					
					}
					if(strstr(pctrl->pctldesc->pins[offset[i]].name,"CS0"))
					{
						val |= PADCFG0_GPIORXDIS;
					}
					if(strstr(pctrl->pctldesc->pins[offset[i]].name,"CS1"))
					{
						continue;
					}
				break;
				case BOARD_UPX_MTL01:
					mode=5;
				break;
			}
		}
		if(strstr(pctrl->pctldesc->pins[offset[i]].name,"I2S")){
			mode=1;
			switch(id)
			{
				case BOARD_UPX_ADLP01:
					mode=4;
				break;
			}
		}
		if(strstr(pctrl->pctldesc->pins[offset[i]].name,"PWM")){
			switch(id)
			{
				case BOARD_UP_WHL01:
				case BOARD_UPX_WHLite:
				case BOARD_UPX_TGL:
				case BOARD_UPX_EDGE_WHL2:
				case BOARD_UPX_ADLP01:
				case BOARD_UPN_ADLN01:
				case BOARD_UP_ADLN01:
				case BOARD_UPN_ASLH01:
				case BOARD_UPX_MTL01:
					mode=2;
				break;	
				default:
					mode=1;
				break;
			}			
		}				
		val |= mode<<PADCFG0_PMODE_SHIFT;		
		writel(val,pctrl->pins[offset[i]].regs);
		
		//input pins
		if(strstr(pctrl->pctldesc->pins[offset[i]].name,"RX")){
			input = true;
		}
		if(strstr(pctrl->pctldesc->pins[offset[i]].name,"CTS")){
			input = true;
		}
		if(strstr(pctrl->pctldesc->pins[offset[i]].name,"ADC")){
			input = true;
			if(id==BOARD_UP_APL01)
				upboard_fpga_request_enable(pctrl->pctldev,NULL,offset[i]);
			else
				upboard_fpga_request_free(pctrl->pctldev,offset[i]);
		}
		if(strstr(pctrl->pctldesc->pins[offset[i]].name,"MISO")){
			input = true;
		}
		if(strstr(pctrl->pctldesc->pins[offset[i]].name,"DIN")){
			input = true;
		}
		if(strstr(pctrl->pctldesc->pins[offset[i]].name,"SDI")){
			input = true;
		}
		upboard_fpga_set_direction(pctrl->pctldev,NULL, offset[i], input);
	}
}

static int upboard_rpi_to_native_gpio(struct gpio_chip *gc, unsigned int gpio)
{
	struct upboard_pinctrl *pctrl = container_of(gc, struct upboard_pinctrl, chip);
	unsigned int pin = pctrl->rpi_mapping[gpio];
	struct pinctrl_gpio_range *range;

	range = pinctrl_find_gpio_range_from_pin(pctrl->pctldev, pin);
	if (!range)
		return -ENODEV;

	return range->base;
}

static int upboard_gpio_request(struct gpio_chip *gc, unsigned int offset)
{
	struct upboard_pinctrl *pctrl = container_of(gc, struct upboard_pinctrl, chip);
	unsigned int pin = pctrl->rpi_mapping[offset];
	int gpio = upboard_rpi_to_native_gpio(gc, offset);

	if (gpio < 0)
		return gpio;
	upboard_fpga_request_enable(pctrl->pctldev,NULL,pin);	
	
#if TYPES_NO_OFFSET==1
	return pinctrl_gpio_request(gpio);
#else
	return pinctrl_gpio_request(gpiod_to_chip(gpio_to_desc(gpio)), gpio-pctrl->pins[pin].base);
#endif
}

static void upboard_gpio_free(struct gpio_chip *gc, unsigned int offset)
{
	struct upboard_pinctrl *pctrl = container_of(gc, struct upboard_pinctrl, chip);
	unsigned int pin = pctrl->rpi_mapping[offset];
	int gpio = upboard_rpi_to_native_gpio(gc, offset);

	if (gpio < 0)
		return;

	
#if TYPES_NO_OFFSET==1
	pinctrl_gpio_free(gpio);
#else
	pinctrl_gpio_free(gpiod_to_chip(gpio_to_desc(gpio)), gpio-pctrl->pins[pin].base);
#endif
	upboard_alt_func_enable(gc,pctrl->pctldesc->pins[pin].name,pctrl->ident);
}

static int upboard_gpio_get_direction(struct gpio_chip *gc, unsigned int offset)
{
	struct upboard_pinctrl *pctrl = container_of(gc, struct upboard_pinctrl, chip);
	unsigned int pin = pctrl->rpi_mapping[offset];
	
	if(!pctrl->pins[pin].regs)
		return -EINVAL;
		
	unsigned int padcfg0 = readl(pctrl->pins[pin].regs);

	if (padcfg0 & PADCFG0_GPIOTXDIS)
		return GPIO_LINE_DIRECTION_IN;

	return GPIO_LINE_DIRECTION_OUT;
}

static int upboard_gpio_get(struct gpio_chip *gc, unsigned int offset)
{
	struct upboard_pinctrl *pctrl = container_of(gc, struct upboard_pinctrl, chip);
	unsigned int pin = pctrl->rpi_mapping[offset];
	int gpio = upboard_rpi_to_native_gpio(gc, offset);
	int reg_val=readl(pctrl->pins[pin].regs);;

	if (gpio < 0)
		return gpio;

	//APL03 board open drain GPIO
	if(pctrl->ident == BOARD_UP_APL03) {
		switch(pin)
		{
			case 0:
			case 1:
			case 9:
			case 23:
			if (reg_val & 0x00000200)
				return reg_val & 0x00000100;
			default:		
			break;
		
		}
	}		

	if (!(reg_val & PADCFG0_GPIOTXDIS))
		return !!(reg_val & PADCFG0_GPIOTXSTATE);

	return !!(reg_val & PADCFG0_GPIORXSTATE);
}

static void upboard_gpio_set(struct gpio_chip *gc, unsigned int offset, int
			     value)
{
	struct upboard_pinctrl *pctrl = container_of(gc, struct upboard_pinctrl, chip);
	unsigned int pin = pctrl->rpi_mapping[offset];
	int gpio = upboard_rpi_to_native_gpio(gc, offset);
	int reg_val=readl(pctrl->pins[pin].regs);;

	if (gpio < 0)
		return;

	//APL03 board open drain GPIO
	if(pctrl->ident == BOARD_UP_APL03) {
		switch(pin)
		{
			case 0:
			case 1:
			case 9:
			case 23:
			if(value)
				reg_val |= PADCFG0_GPIOTXDIS;
			else
				reg_val &= ~PADCFG0_GPIOTXDIS;
			writel(reg_val,pctrl->pins[pin].regs);	
			return;
			default:		
			break;
		
		}
	}	
	if (value)
		reg_val |= PADCFG0_GPIOTXSTATE;
	else
		reg_val &= ~PADCFG0_GPIOTXSTATE;
	writel(reg_val, pctrl->pins[pin].regs);
}

static int upboard_gpio_direction_input(struct gpio_chip *gc,
					unsigned int offset)
{
	int gpio = upboard_rpi_to_native_gpio(gc, offset);
	struct upboard_pinctrl *pctrl = container_of(gc, struct upboard_pinctrl, chip);
	unsigned int pin = pctrl->rpi_mapping[offset];

	upboard_fpga_set_direction(pctrl->pctldev,NULL,pin,true);
	
	if (gpio < 0)
		return gpio;

#if TYPES_NO_OFFSET==1
	return pinctrl_gpio_direction_input(gpio);
#else
	return pinctrl_gpio_direction_input(gpiod_to_chip(gpio_to_desc(gpio)), gpio-pctrl->pins[pin].base);
#endif
}

static int upboard_gpio_direction_output(struct gpio_chip *gc,
					 unsigned int offset, int value)
{
	int gpio = upboard_rpi_to_native_gpio(gc, offset);
	struct upboard_pinctrl *pctrl = container_of(gc, struct upboard_pinctrl, chip); 
	unsigned int pin = pctrl->rpi_mapping[offset];

	// Set the output value before changing the mode.
	upboard_gpio_set(gc, offset, value);

	upboard_fpga_set_direction(pctrl->pctldev,NULL,pin,false);

	if (gpio < 0)
		return gpio;
#if TYPES_NO_OFFSET==1
	return pinctrl_gpio_direction_output(gpio);
#else
	return pinctrl_gpio_direction_output(gpiod_to_chip(gpio_to_desc(gpio)), gpio-pctrl->pins[pin].base);
#endif
}

static void __iomem *upboard_get_regs(struct gpio_chip *gc, unsigned int gpio, unsigned int reg)
{
	struct platform_device *pdev = to_platform_device(gc->parent);
	struct resource *res;
	struct intel_pinctrl *pctrl = gpiochip_get_data(gc);
	void __iomem *base=NULL;
	int pin=gpio-gc->base;
	
	//out of tree build need to check intel_pinctrl struct
	struct intel_pinctrl_n *pctrlN = gpiochip_get_data(gc);
	int ncommunities=pctrl->ncommunities==0?pctrlN->ncommunities:pctrl->ncommunities;
	
	//check Intel pin controller for all platform
	int i,j;
	pin = -1;
	for (i = 0; i < ncommunities; i++) {
		struct intel_community *community;
		
		//out of tree only
		if(pctrl->ncommunities)
		  community = &pctrl->communities[i];
		else
		  community = &pctrlN->communities[i];
		  
		for(j=0;j<community->ngpps;j++)
		{
			struct intel_padgroup gpps = community->gpps[j];
			if(gpps.gpio_base == INTEL_GPIO_BASE_NOMAP) //skip no map
				continue;
			if(gpio < gc->base+gpps.gpio_base+gpps.size)
			{
			        //get resource from bar number
				res = platform_get_resource(pdev, IORESOURCE_MEM, community->barno);
				pin = gpio-gc->base-gpps.gpio_base+gpps.base-community->pin_base; 
				//clear ACPI flag, BIOS should not set HAT pins ACPI flag on ADL platform
				void __iomem *hostown = community->hostown_offset + gpps.reg_num * 4 + community->regs;
				writel(readl(hostown)|BIT(gpio-gc->base-gpps.gpio_base),hostown);
				break;
			}
		}
		if(pin != -1)
			break;
	}

	base = devm_ioremap(&pdev->dev, res->start, resource_size(res));

	if(base==NULL)
		return base;
	
	u32 offset = readl(base+PADBAR);
	u32 value = readl(base + REVID);
	size_t nregs;

	if (((value & REVID_MASK) >> REVID_SHIFT) >= 0x94)
		nregs=4;
	else
		nregs=2;

	return base+offset+reg+pin*nregs*4;
}

int upboard_acpi_node_pin_mapping(struct upboard_fpga *fpga,
				struct upboard_pinctrl *pctrl,
			  	const char *propname,
			  	const char *pinctl_name,
			  	unsigned int pin_offset)
{
	struct gpio_descs *descs = devm_gpiod_get_array(fpga->dev, propname, GPIOD_ASIS);
	int ret=0, i;

	if (IS_ERR(descs)) {
		ret = PTR_ERR(descs);
		if (ret != -EPROBE_DEFER)
			dev_err(fpga->dev, "Failed to get %s gpios", propname);
		return ret;
	}

	for (i = 0; i < descs->ndescs; i++) {
		struct gpio_desc *desc = descs->desc[i];
		struct gpio_chip *gc = gpiod_to_chip(desc);

		pctrl->pins[i].gpio = desc_to_gpio(desc);
		pctrl->pins[i].base = gc->base;
		pctrl->pins[i].parent_irq = gpiod_to_irq(desc);

		pctrl->pins[i].regs = upboard_get_regs(gc,desc_to_gpio(desc),PADCFG0);
		
		/* The GPIOs may not be contiguous, so add them 1-by-1 */
		ret = gpiochip_add_pin_range(gpiod_to_chip(desc), pinctl_name,
					     desc_to_gpio(desc)-gc->base,
					     pin_offset+i, 1);		
		if (ret)
			return ret;
			
	        /* HAT pin only, IRQ Setting after add pin*/
	        if(i<pctrl->chip.ngpio)
	        {
		    unsigned int p = pctrl->rpi_mapping[i];
		    pctrl->pins[p].irq = gpiod_to_irq(gpio_to_desc(i));
		}
			
	}
	
	//dispose acpi resource
	devm_gpiod_put_array(fpga->dev,descs);

	return ret;
}

static struct gpio_chip upboard_gpio_chip = {
	.label = "Raspberry Pi compatible UP GPIO",
	.base = 0,
	.request = upboard_gpio_request,
	.free = upboard_gpio_free,
	.get = upboard_gpio_get,
	.set = upboard_gpio_set,
	.get_direction = upboard_gpio_get_direction,
	.direction_input = upboard_gpio_direction_input,
	.direction_output = upboard_gpio_direction_output,
	.owner = THIS_MODULE,
};

/* DMI Matches to assign pin mapping driver data */
static const struct dmi_system_id upboard_dmi_table[] = {
	{
		.ident = BOARD_UP_APL01,
		.matches = { /* UP SQUARED */
			DMI_EXACT_MATCH(DMI_SYS_VENDOR, "AAEON"),
			DMI_EXACT_MATCH(DMI_BOARD_NAME, "UP-APL01"),
		},		
	},	
	{
		.ident = BOARD_UP_APL01,
		.matches = { /* UP SQUARED Pro*/
			DMI_EXACT_MATCH(DMI_SYS_VENDOR, "AAEON"),
			DMI_EXACT_MATCH(DMI_BOARD_NAME, "UPN-APL01"),
		},		
	},	
	{
		.ident = BOARD_UP_APL03,
		.matches = { /* UP 4000 */
			DMI_EXACT_MATCH(DMI_SYS_VENDOR, "AAEON"),
			DMI_EXACT_MATCH(DMI_BOARD_NAME, "UP-APL03"),
		},		
	},	
	{
		.ident = BOARD_UP_WHL01,
		.matches = { /* UPX WHL */
			DMI_EXACT_MATCH(DMI_SYS_VENDOR, "AAEON"),
			DMI_EXACT_MATCH(DMI_BOARD_NAME, "UP-WHL01"),
		},		
	},		
	{
		.ident = BOARD_UPX_TGL,
		.matches = { /* UP i11 */
			DMI_EXACT_MATCH(DMI_SYS_VENDOR, "AAEON"),
			DMI_EXACT_MATCH(DMI_BOARD_NAME, "UPX-TGL01"),
		},		
	},	
	{
		.ident = BOARD_UPN_EHL01,
		.matches = { /* UP 6000 */
			DMI_EXACT_MATCH(DMI_SYS_VENDOR, "AAEON"),
			DMI_EXACT_MATCH(DMI_BOARD_NAME, "UPN-EHL01"),
		},		
	},	
	{
		.ident = BOARD_UPS_EHL01,
		.matches = { /* UP squared v2 */
			DMI_EXACT_MATCH(DMI_SYS_VENDOR, "AAEON"),
			DMI_EXACT_MATCH(DMI_BOARD_NAME, "UPS-EHL01"),
		},		
	},		
	{
		.ident = BOARD_UPX_ADLP01,
		.matches = { /* UP Xtreme i12 */
			DMI_EXACT_MATCH(DMI_SYS_VENDOR, "AAEON"),
			DMI_EXACT_MATCH(DMI_BOARD_NAME, "UPX-ADLP01"),
		},		
	},		
	{
		.ident = BOARD_UPN_ADLN01,
		.matches = { /* UP 7000 */
			DMI_EXACT_MATCH(DMI_SYS_VENDOR, "AAEON"),
			DMI_EXACT_MATCH(DMI_BOARD_NAME, "UPN-ADLN01"),
		},		
	},
	{
		.ident = BOARD_UPS_ADLP01,
		.matches = { /* UP Squared i12 */
			DMI_EXACT_MATCH(DMI_SYS_VENDOR, "AAEON"),
			DMI_EXACT_MATCH(DMI_BOARD_NAME, "UPS-ADLP01"),
		},		
	},					
	{
		.ident = BOARD_UP_ADLN01,
		.matches = { /* UP 7000 */
			DMI_EXACT_MATCH(DMI_SYS_VENDOR, "AAEON"),
			DMI_EXACT_MATCH(DMI_BOARD_NAME, "UP-ADLN01"),
		},		
	},
	{
		.ident = BOARD_UPN_ASLH01,
		.matches = { 
			DMI_EXACT_MATCH(DMI_SYS_VENDOR, "AAEON"),
			DMI_EXACT_MATCH(DMI_BOARD_NAME, "UPN-ASLH01"),
		},		
	},
	{
		.ident = BOARD_UPN_ASLH01,
		.matches = { 
			DMI_EXACT_MATCH(DMI_SYS_VENDOR, "AAEON"),
			DMI_EXACT_MATCH(DMI_BOARD_NAME, "UPN-EDGE-ASLH01"),
		},		
	},	
	{
		.ident = BOARD_UPX_MTL01,
		.matches = {
			DMI_EXACT_MATCH(DMI_SYS_VENDOR, "AAEON"),
			DMI_EXACT_MATCH(DMI_BOARD_NAME, "UPX-MTL01"),
		},
	},
	{ },
};

static irqreturn_t upboard_gpio_irq_handler(int irq, void *data)
{
	struct upboard_pin *pin = (struct upboard_pin *)data;

	generic_handle_irq(pin->irq);
	return IRQ_HANDLED;
}

static unsigned int upboard_gpio_irq_startup(struct irq_data *d)
{
	struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
	struct upboard_pinctrl *pctrl = gpiochip_get_data(gc); 
	unsigned int offset = irqd_to_hwirq(d);
	unsigned int p = pctrl->rpi_mapping[offset];
	struct upboard_pin *pin = &pctrl->pins[p];
	
	return request_irq(pin->parent_irq, upboard_gpio_irq_handler,
			   IRQF_ONESHOT, dev_name(gc->parent), pin);
}

static void upboard_gpio_irq_shutdown(struct irq_data *d)
{
	struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
	struct upboard_pinctrl *pctrl = gpiochip_get_data(gc); 
	unsigned int offset = irqd_to_hwirq(d);
	unsigned int p = pctrl->rpi_mapping[offset];
	struct upboard_pin *pin = &pctrl->pins[p];

	free_irq(pin->parent_irq, pin);
}

static void upboard_gpio_irq_mask(struct irq_data *d)
{
	struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
	struct upboard_pinctrl *pctrl = gpiochip_get_data(gc); 
	unsigned int offset = irqd_to_hwirq(d);
	unsigned int p = pctrl->rpi_mapping[offset];
	struct upboard_pin *pin = &pctrl->pins[p];
	
	d->parent_data = irq_get_irq_data(pin->parent_irq);
	
	if(d->parent_data)
		irq_chip_mask_parent(d);	
}

static void upboard_gpio_irq_unmask(struct irq_data *d)
{
	struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
	struct upboard_pinctrl *pctrl = gpiochip_get_data(gc); 
	unsigned int offset = irqd_to_hwirq(d);
	unsigned int p = pctrl->rpi_mapping[offset];
	struct upboard_pin *pin = &pctrl->pins[p];
	
	d->parent_data = irq_get_irq_data(pin->parent_irq);
	
	if(d->parent_data)
		irq_chip_unmask_parent(d);
}

static void upboard_gpio_irq_ack(struct irq_data *d)
{
	struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
	struct upboard_pinctrl *pctrl = gpiochip_get_data(gc); 
	unsigned int offset = irqd_to_hwirq(d);
	unsigned int p = pctrl->rpi_mapping[offset];
	struct upboard_pin *pin = &pctrl->pins[p];	

	d->parent_data = irq_get_irq_data(pin->parent_irq);
	if(d->parent_data)
		irq_chip_ack_parent(d);	
}

static int upboard_irq_chip_set_type(struct irq_data *d, unsigned int type)
{
	struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
	struct upboard_pinctrl *pctrl = gpiochip_get_data(gc); 
	unsigned int offset = irqd_to_hwirq(d);
	unsigned int p = pctrl->rpi_mapping[offset];
	struct upboard_pin *pin = &pctrl->pins[p];

	d->parent_data = irq_get_irq_data(pin->parent_irq);

	if(d->parent_data)
		return irq_chip_set_type_parent(d, type);

	return 0;
}

static struct irq_chip upboard_gpio_irqchip = {
	.name = "upboard-gpio-irq",
	.irq_startup = upboard_gpio_irq_startup,
	.irq_shutdown = upboard_gpio_irq_shutdown,
	.irq_mask = upboard_gpio_irq_mask,
	.irq_unmask = upboard_gpio_irq_unmask,
	.irq_ack = upboard_gpio_irq_ack,
	.irq_set_type = upboard_irq_chip_set_type,
};

static int upboard_pinctrl_probe(struct platform_device *pdev)
{
	struct upboard_fpga * const fpga = dev_get_drvdata(pdev->dev.parent);
	struct pinctrl_desc *pctldesc;
	struct upboard_pinctrl *pctrl;
	struct upboard_pin *pins;
	const struct dmi_system_id *system_id;
	const unsigned int *rpi_mapping;
	unsigned ngpio;
	int ret;
	int i,board_id=BOARD_UP_COMMON; //default

	/* check board id to arrange driver data */
	system_id = dmi_first_match(upboard_dmi_table);
	if(system_id)
		board_id = system_id->ident;
	dev_info(&pdev->dev, "compatible upboard id %d",board_id);
	switch(board_id)
	{
		case BOARD_UP_APL01:
		pctldesc = &upboard_up2_pinctrl_desc;
		rpi_mapping = upboard_up2_rpi_mapping;
		ngpio  = ARRAY_SIZE(upboard_up2_rpi_mapping);
		break;
		case BOARD_UP_UPCORE:
		pctldesc = &upboard_upcore_crex_pinctrl_desc;
		rpi_mapping = upboard_upcore_crex_rpi_mapping;
		ngpio  = ARRAY_SIZE(upboard_upcore_crex_rpi_mapping);
		break;
		case BOARD_UP_CORE_PLUS:
		pctldesc = &upboard_upcore_crst02_pinctrl_desc;
		rpi_mapping = upboard_upcore_crst02_rpi_mapping;
		ngpio  = ARRAY_SIZE(upboard_upcore_crst02_rpi_mapping);	
		break;
		default:
		pctldesc = &upboard_up_pinctrl_desc;
		rpi_mapping = upboard_up_rpi_mapping;
		ngpio  = ARRAY_SIZE(upboard_up_rpi_mapping);		
		break;	
	}

	pctldesc->name = dev_name(&pdev->dev);

	pins = devm_kzalloc(&pdev->dev,
			    sizeof(*pins) * pctldesc->npins,
			    GFP_KERNEL);
	if (!pins)
		return -ENOMEM;

	/* initialise pins */
	for (i = 0; i < pctldesc->npins; i++) {
		struct upboard_pin *pin = &pins[i];
		struct pinctrl_pin_desc *pd = (struct pinctrl_pin_desc *)
			&pctldesc->pins[i];
		struct reg_field fldconf = {0};
		unsigned int regoff = (pd->number / UPFPGA_REGISTER_SIZE);
		unsigned int lsb = pd->number % UPFPGA_REGISTER_SIZE;

		pin->funcbit = NULL;
		if (pd->drv_data) {
			fldconf = *(struct reg_field *)pd->drv_data;

			pin->funcbit = devm_regmap_field_alloc(&pdev->dev,
							       fpga->regmap,
							       fldconf);
			if (IS_ERR(pin->funcbit))
				return PTR_ERR(pin->funcbit);
		}

		//pin->enbit = NULL;
		fldconf.reg = UPFPGA_REG_GPIO_EN0 + regoff;
		fldconf.lsb = lsb;
		fldconf.msb = lsb;

		pin->enbit = devm_regmap_field_alloc(&pdev->dev,
						     fpga->regmap,
						     fldconf);
		if (IS_ERR(pin->enbit))
			return PTR_ERR(pin->enbit);

		fldconf.reg = UPFPGA_REG_GPIO_DIR0 + regoff;
		fldconf.lsb = lsb;
		fldconf.msb = lsb;

		pin->dirbit = devm_regmap_field_alloc(&pdev->dev,
						      fpga->regmap,
						      fldconf);
		if (IS_ERR(pin->dirbit))
			return PTR_ERR(pin->dirbit);

		pd->drv_data = pin;
	}

	/* create a new pinctrl device and register it */
	pctrl = devm_kzalloc(&pdev->dev, sizeof(*pctrl), GFP_KERNEL);
	if (!pctrl)
		return -ENOMEM;

	pctrl->rpi_mapping = rpi_mapping;
	pctrl->chip = upboard_gpio_chip;
	pctrl->pctldesc = pctldesc;
	pctrl->chip.parent = &pdev->dev;
	pctrl->chip.ngpio = ngpio;
	pctrl->pins = pins;
	pctrl->ident = board_id;
	
	/* Setup IRQ chip */
	pctrl->chip.irq.handler = handle_edge_irq;
	pctrl->chip.irq.chip = &upboard_gpio_irqchip;	
	
	ret = devm_gpiochip_add_data(&pdev->dev, &pctrl->chip, pctrl);
	if (ret)
		return ret;

	pctrl->pctldev = devm_pinctrl_register(&pdev->dev, pctldesc, pctrl);
	if (IS_ERR(pctrl->pctldev))
		return PTR_ERR(pctrl->pctldev);

	/* add acpi pin mapping according to external-gpios key */
	ret = upboard_acpi_node_pin_mapping(fpga, pctrl, 
					"external",
					dev_name(&pdev->dev),
					0);
					
	if (ret)
		return ret;

	upboard_alt_func_enable(&pctrl->chip,"I2C",pctrl->ident);
	upboard_alt_func_enable(&pctrl->chip,"SPI",pctrl->ident);
	upboard_alt_func_enable(&pctrl->chip,"UART",pctrl->ident);
	upboard_alt_func_enable(&pctrl->chip,"I2S",pctrl->ident);
	upboard_alt_func_enable(&pctrl->chip,"PWM",pctrl->ident);
	upboard_alt_func_enable(&pctrl->chip,"ADC",pctrl->ident);
	upboard_alt_func_enable(&pctrl->chip,"PINMUX",pctrl->ident); //up2 i2c pinmux
	
	//pwm controller
	switch(pctrl->ident)
	{
		case BOARD_UP_WHL01:
		case BOARD_UPX_WHLite:
		case BOARD_UPX_TGL:
		case BOARD_UPX_EDGE_WHL2:
		case BOARD_UPX_ADLP01:
		case BOARD_UPN_ADLN01:
		case BOARD_UP_ADLN01:
		case BOARD_UPN_ASLH01:
			upboard_pwm_register(0);
		break;
		case BOARD_UPX_MTL01:
			upboard_pwm_register(1);
		break;	
	}			
		
	return ret;
}

static struct platform_driver upboard_pinctrl_driver = {
	.driver = {
		.name = "upboard-pinctrl",
	},
	.probe = upboard_pinctrl_probe,
};

module_platform_driver(upboard_pinctrl_driver);
MODULE_AUTHOR("Gary Wang <garywang@aaeon.com.tw>");
MODULE_DESCRIPTION("UP Board HAT pin controller driver");
MODULE_LICENSE("GPL v2");
MODULE_ALIAS("platform:upboard-pinctrl");
