#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jun 27 20:27:33 2022
# Process ID: 16572
# Current directory: C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17404 C:\Users\jules\Desktop\Travail\VHDL_Master_Camp\project_David-fpga\project_David-fpga.xpr
# Log file: C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/vivado.log
# Journal file: C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16991 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.xpr
update_compile_order -fileset sources_1
launch_simulation
source counter_testbench.tcl
run all
relaunch_sim
set_property -name {xsim.simulate.runtime} -value {100 ns} -objects [get_filesets sim_1]
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source counter_testbench.tcl
update_compile_order -fileset sources_1
file mkdir C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new
close [ open C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/Buzzer.vhd w ]
add_files C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/Buzzer.vhd
update_compile_order -fileset sources_1
close_sim
