http://www.wiki.xilinx.com/XAPP1078+Latest+Information
http://www.bitweenie.com/listings/vhdl-type-conversion/
https://www.doulos.com/knowhow/perl/testbench_creation/
https://forums.xilinx.com/t5/Timing-Analysis/How-to-constraint-Same-Edge-capture-edge-aligned-DDR-input/m-p/646009#M8411
http://booksite.elsevier.com/samplechapters/9780750678667/Sample_Chapter.pdf
https://www.xilinx.com/support/documentation-navigation/design-hubs/dh0006-vivado-design-analysis-and-timing-closure-hub.html
http://www.sunburst-design.com/papers/CummingsSNUG2008Boston_CDC.pdf
hdlmake
vextproj-master
buildroot
