// Seed: 375566925
module module_0;
  wire id_2;
  module_2(
      id_2, id_2, id_2, id_2
  );
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input wand id_2,
    input tri0 id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri id_6,
    output wor id_7,
    output wor id_8,
    input tri0 id_9,
    input supply1 id_10,
    input tri1 id_11
);
  assign id_8 = 1;
  assign id_7 = 1'b0;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8, id_9;
  assign id_1 = id_6;
  wire id_10;
endmodule
