// Seed: 1213284304
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    output wor id_2,
    input wor id_3
);
  supply0 id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  wire  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  =  id_10  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
  initial assign id_24[1] = 1;
  initial id_8 = id_15;
endmodule
