
robot_end_rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ffe4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  08010174  08010174  00011174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010288  08010288  00012094  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010288  08010288  00011288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010290  08010290  00012094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010290  08010290  00011290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010294  08010294  00011294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000094  20000000  08010298  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00012094  2**0
                  CONTENTS
 10 .bss          00005630  20000094  20000094  00012094  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200056c4  200056c4  00012094  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00012094  2**0
                  CONTENTS, READONLY
 13 .debug_info   00028a53  00000000  00000000  000120c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005cc1  00000000  00000000  0003ab17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002168  00000000  00000000  000407d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000019c6  00000000  00000000  00042940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027eab  00000000  00000000  00044306  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00029c69  00000000  00000000  0006c1b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2154  00000000  00000000  00095e1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00177f6e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000921c  00000000  00000000  00177fb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000092  00000000  00000000  001811d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000094 	.word	0x20000094
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801015c 	.word	0x0801015c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000098 	.word	0x20000098
 80001cc:	0801015c 	.word	0x0801015c

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	@ 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__aeabi_d2uiz>:
 800096c:	004a      	lsls	r2, r1, #1
 800096e:	d211      	bcs.n	8000994 <__aeabi_d2uiz+0x28>
 8000970:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000974:	d211      	bcs.n	800099a <__aeabi_d2uiz+0x2e>
 8000976:	d50d      	bpl.n	8000994 <__aeabi_d2uiz+0x28>
 8000978:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800097c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000980:	d40e      	bmi.n	80009a0 <__aeabi_d2uiz+0x34>
 8000982:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000986:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800098a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800098e:	fa23 f002 	lsr.w	r0, r3, r2
 8000992:	4770      	bx	lr
 8000994:	f04f 0000 	mov.w	r0, #0
 8000998:	4770      	bx	lr
 800099a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800099e:	d102      	bne.n	80009a6 <__aeabi_d2uiz+0x3a>
 80009a0:	f04f 30ff 	mov.w	r0, #4294967295
 80009a4:	4770      	bx	lr
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	4770      	bx	lr

080009ac <__aeabi_uldivmod>:
 80009ac:	b953      	cbnz	r3, 80009c4 <__aeabi_uldivmod+0x18>
 80009ae:	b94a      	cbnz	r2, 80009c4 <__aeabi_uldivmod+0x18>
 80009b0:	2900      	cmp	r1, #0
 80009b2:	bf08      	it	eq
 80009b4:	2800      	cmpeq	r0, #0
 80009b6:	bf1c      	itt	ne
 80009b8:	f04f 31ff 	movne.w	r1, #4294967295
 80009bc:	f04f 30ff 	movne.w	r0, #4294967295
 80009c0:	f000 b988 	b.w	8000cd4 <__aeabi_idiv0>
 80009c4:	f1ad 0c08 	sub.w	ip, sp, #8
 80009c8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009cc:	f000 f806 	bl	80009dc <__udivmoddi4>
 80009d0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009d8:	b004      	add	sp, #16
 80009da:	4770      	bx	lr

080009dc <__udivmoddi4>:
 80009dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009e0:	9d08      	ldr	r5, [sp, #32]
 80009e2:	468e      	mov	lr, r1
 80009e4:	4604      	mov	r4, r0
 80009e6:	4688      	mov	r8, r1
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d14a      	bne.n	8000a82 <__udivmoddi4+0xa6>
 80009ec:	428a      	cmp	r2, r1
 80009ee:	4617      	mov	r7, r2
 80009f0:	d962      	bls.n	8000ab8 <__udivmoddi4+0xdc>
 80009f2:	fab2 f682 	clz	r6, r2
 80009f6:	b14e      	cbz	r6, 8000a0c <__udivmoddi4+0x30>
 80009f8:	f1c6 0320 	rsb	r3, r6, #32
 80009fc:	fa01 f806 	lsl.w	r8, r1, r6
 8000a00:	fa20 f303 	lsr.w	r3, r0, r3
 8000a04:	40b7      	lsls	r7, r6
 8000a06:	ea43 0808 	orr.w	r8, r3, r8
 8000a0a:	40b4      	lsls	r4, r6
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	fa1f fc87 	uxth.w	ip, r7
 8000a14:	fbb8 f1fe 	udiv	r1, r8, lr
 8000a18:	0c23      	lsrs	r3, r4, #16
 8000a1a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000a1e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a22:	fb01 f20c 	mul.w	r2, r1, ip
 8000a26:	429a      	cmp	r2, r3
 8000a28:	d909      	bls.n	8000a3e <__udivmoddi4+0x62>
 8000a2a:	18fb      	adds	r3, r7, r3
 8000a2c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000a30:	f080 80ea 	bcs.w	8000c08 <__udivmoddi4+0x22c>
 8000a34:	429a      	cmp	r2, r3
 8000a36:	f240 80e7 	bls.w	8000c08 <__udivmoddi4+0x22c>
 8000a3a:	3902      	subs	r1, #2
 8000a3c:	443b      	add	r3, r7
 8000a3e:	1a9a      	subs	r2, r3, r2
 8000a40:	b2a3      	uxth	r3, r4
 8000a42:	fbb2 f0fe 	udiv	r0, r2, lr
 8000a46:	fb0e 2210 	mls	r2, lr, r0, r2
 8000a4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a4e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000a52:	459c      	cmp	ip, r3
 8000a54:	d909      	bls.n	8000a6a <__udivmoddi4+0x8e>
 8000a56:	18fb      	adds	r3, r7, r3
 8000a58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000a5c:	f080 80d6 	bcs.w	8000c0c <__udivmoddi4+0x230>
 8000a60:	459c      	cmp	ip, r3
 8000a62:	f240 80d3 	bls.w	8000c0c <__udivmoddi4+0x230>
 8000a66:	443b      	add	r3, r7
 8000a68:	3802      	subs	r0, #2
 8000a6a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000a6e:	eba3 030c 	sub.w	r3, r3, ip
 8000a72:	2100      	movs	r1, #0
 8000a74:	b11d      	cbz	r5, 8000a7e <__udivmoddi4+0xa2>
 8000a76:	40f3      	lsrs	r3, r6
 8000a78:	2200      	movs	r2, #0
 8000a7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000a7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a82:	428b      	cmp	r3, r1
 8000a84:	d905      	bls.n	8000a92 <__udivmoddi4+0xb6>
 8000a86:	b10d      	cbz	r5, 8000a8c <__udivmoddi4+0xb0>
 8000a88:	e9c5 0100 	strd	r0, r1, [r5]
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	4608      	mov	r0, r1
 8000a90:	e7f5      	b.n	8000a7e <__udivmoddi4+0xa2>
 8000a92:	fab3 f183 	clz	r1, r3
 8000a96:	2900      	cmp	r1, #0
 8000a98:	d146      	bne.n	8000b28 <__udivmoddi4+0x14c>
 8000a9a:	4573      	cmp	r3, lr
 8000a9c:	d302      	bcc.n	8000aa4 <__udivmoddi4+0xc8>
 8000a9e:	4282      	cmp	r2, r0
 8000aa0:	f200 8105 	bhi.w	8000cae <__udivmoddi4+0x2d2>
 8000aa4:	1a84      	subs	r4, r0, r2
 8000aa6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000aaa:	2001      	movs	r0, #1
 8000aac:	4690      	mov	r8, r2
 8000aae:	2d00      	cmp	r5, #0
 8000ab0:	d0e5      	beq.n	8000a7e <__udivmoddi4+0xa2>
 8000ab2:	e9c5 4800 	strd	r4, r8, [r5]
 8000ab6:	e7e2      	b.n	8000a7e <__udivmoddi4+0xa2>
 8000ab8:	2a00      	cmp	r2, #0
 8000aba:	f000 8090 	beq.w	8000bde <__udivmoddi4+0x202>
 8000abe:	fab2 f682 	clz	r6, r2
 8000ac2:	2e00      	cmp	r6, #0
 8000ac4:	f040 80a4 	bne.w	8000c10 <__udivmoddi4+0x234>
 8000ac8:	1a8a      	subs	r2, r1, r2
 8000aca:	0c03      	lsrs	r3, r0, #16
 8000acc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ad0:	b280      	uxth	r0, r0
 8000ad2:	b2bc      	uxth	r4, r7
 8000ad4:	2101      	movs	r1, #1
 8000ad6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ada:	fb0e 221c 	mls	r2, lr, ip, r2
 8000ade:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ae2:	fb04 f20c 	mul.w	r2, r4, ip
 8000ae6:	429a      	cmp	r2, r3
 8000ae8:	d907      	bls.n	8000afa <__udivmoddi4+0x11e>
 8000aea:	18fb      	adds	r3, r7, r3
 8000aec:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000af0:	d202      	bcs.n	8000af8 <__udivmoddi4+0x11c>
 8000af2:	429a      	cmp	r2, r3
 8000af4:	f200 80e0 	bhi.w	8000cb8 <__udivmoddi4+0x2dc>
 8000af8:	46c4      	mov	ip, r8
 8000afa:	1a9b      	subs	r3, r3, r2
 8000afc:	fbb3 f2fe 	udiv	r2, r3, lr
 8000b00:	fb0e 3312 	mls	r3, lr, r2, r3
 8000b04:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000b08:	fb02 f404 	mul.w	r4, r2, r4
 8000b0c:	429c      	cmp	r4, r3
 8000b0e:	d907      	bls.n	8000b20 <__udivmoddi4+0x144>
 8000b10:	18fb      	adds	r3, r7, r3
 8000b12:	f102 30ff 	add.w	r0, r2, #4294967295
 8000b16:	d202      	bcs.n	8000b1e <__udivmoddi4+0x142>
 8000b18:	429c      	cmp	r4, r3
 8000b1a:	f200 80ca 	bhi.w	8000cb2 <__udivmoddi4+0x2d6>
 8000b1e:	4602      	mov	r2, r0
 8000b20:	1b1b      	subs	r3, r3, r4
 8000b22:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000b26:	e7a5      	b.n	8000a74 <__udivmoddi4+0x98>
 8000b28:	f1c1 0620 	rsb	r6, r1, #32
 8000b2c:	408b      	lsls	r3, r1
 8000b2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000b32:	431f      	orrs	r7, r3
 8000b34:	fa0e f401 	lsl.w	r4, lr, r1
 8000b38:	fa20 f306 	lsr.w	r3, r0, r6
 8000b3c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000b40:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000b44:	4323      	orrs	r3, r4
 8000b46:	fa00 f801 	lsl.w	r8, r0, r1
 8000b4a:	fa1f fc87 	uxth.w	ip, r7
 8000b4e:	fbbe f0f9 	udiv	r0, lr, r9
 8000b52:	0c1c      	lsrs	r4, r3, #16
 8000b54:	fb09 ee10 	mls	lr, r9, r0, lr
 8000b58:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000b5c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000b60:	45a6      	cmp	lr, r4
 8000b62:	fa02 f201 	lsl.w	r2, r2, r1
 8000b66:	d909      	bls.n	8000b7c <__udivmoddi4+0x1a0>
 8000b68:	193c      	adds	r4, r7, r4
 8000b6a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000b6e:	f080 809c 	bcs.w	8000caa <__udivmoddi4+0x2ce>
 8000b72:	45a6      	cmp	lr, r4
 8000b74:	f240 8099 	bls.w	8000caa <__udivmoddi4+0x2ce>
 8000b78:	3802      	subs	r0, #2
 8000b7a:	443c      	add	r4, r7
 8000b7c:	eba4 040e 	sub.w	r4, r4, lr
 8000b80:	fa1f fe83 	uxth.w	lr, r3
 8000b84:	fbb4 f3f9 	udiv	r3, r4, r9
 8000b88:	fb09 4413 	mls	r4, r9, r3, r4
 8000b8c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000b90:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b94:	45a4      	cmp	ip, r4
 8000b96:	d908      	bls.n	8000baa <__udivmoddi4+0x1ce>
 8000b98:	193c      	adds	r4, r7, r4
 8000b9a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000b9e:	f080 8082 	bcs.w	8000ca6 <__udivmoddi4+0x2ca>
 8000ba2:	45a4      	cmp	ip, r4
 8000ba4:	d97f      	bls.n	8000ca6 <__udivmoddi4+0x2ca>
 8000ba6:	3b02      	subs	r3, #2
 8000ba8:	443c      	add	r4, r7
 8000baa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000bae:	eba4 040c 	sub.w	r4, r4, ip
 8000bb2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000bb6:	4564      	cmp	r4, ip
 8000bb8:	4673      	mov	r3, lr
 8000bba:	46e1      	mov	r9, ip
 8000bbc:	d362      	bcc.n	8000c84 <__udivmoddi4+0x2a8>
 8000bbe:	d05f      	beq.n	8000c80 <__udivmoddi4+0x2a4>
 8000bc0:	b15d      	cbz	r5, 8000bda <__udivmoddi4+0x1fe>
 8000bc2:	ebb8 0203 	subs.w	r2, r8, r3
 8000bc6:	eb64 0409 	sbc.w	r4, r4, r9
 8000bca:	fa04 f606 	lsl.w	r6, r4, r6
 8000bce:	fa22 f301 	lsr.w	r3, r2, r1
 8000bd2:	431e      	orrs	r6, r3
 8000bd4:	40cc      	lsrs	r4, r1
 8000bd6:	e9c5 6400 	strd	r6, r4, [r5]
 8000bda:	2100      	movs	r1, #0
 8000bdc:	e74f      	b.n	8000a7e <__udivmoddi4+0xa2>
 8000bde:	fbb1 fcf2 	udiv	ip, r1, r2
 8000be2:	0c01      	lsrs	r1, r0, #16
 8000be4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000be8:	b280      	uxth	r0, r0
 8000bea:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000bee:	463b      	mov	r3, r7
 8000bf0:	4638      	mov	r0, r7
 8000bf2:	463c      	mov	r4, r7
 8000bf4:	46b8      	mov	r8, r7
 8000bf6:	46be      	mov	lr, r7
 8000bf8:	2620      	movs	r6, #32
 8000bfa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000bfe:	eba2 0208 	sub.w	r2, r2, r8
 8000c02:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000c06:	e766      	b.n	8000ad6 <__udivmoddi4+0xfa>
 8000c08:	4601      	mov	r1, r0
 8000c0a:	e718      	b.n	8000a3e <__udivmoddi4+0x62>
 8000c0c:	4610      	mov	r0, r2
 8000c0e:	e72c      	b.n	8000a6a <__udivmoddi4+0x8e>
 8000c10:	f1c6 0220 	rsb	r2, r6, #32
 8000c14:	fa2e f302 	lsr.w	r3, lr, r2
 8000c18:	40b7      	lsls	r7, r6
 8000c1a:	40b1      	lsls	r1, r6
 8000c1c:	fa20 f202 	lsr.w	r2, r0, r2
 8000c20:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c24:	430a      	orrs	r2, r1
 8000c26:	fbb3 f8fe 	udiv	r8, r3, lr
 8000c2a:	b2bc      	uxth	r4, r7
 8000c2c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000c30:	0c11      	lsrs	r1, r2, #16
 8000c32:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c36:	fb08 f904 	mul.w	r9, r8, r4
 8000c3a:	40b0      	lsls	r0, r6
 8000c3c:	4589      	cmp	r9, r1
 8000c3e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000c42:	b280      	uxth	r0, r0
 8000c44:	d93e      	bls.n	8000cc4 <__udivmoddi4+0x2e8>
 8000c46:	1879      	adds	r1, r7, r1
 8000c48:	f108 3cff 	add.w	ip, r8, #4294967295
 8000c4c:	d201      	bcs.n	8000c52 <__udivmoddi4+0x276>
 8000c4e:	4589      	cmp	r9, r1
 8000c50:	d81f      	bhi.n	8000c92 <__udivmoddi4+0x2b6>
 8000c52:	eba1 0109 	sub.w	r1, r1, r9
 8000c56:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c5a:	fb09 f804 	mul.w	r8, r9, r4
 8000c5e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c62:	b292      	uxth	r2, r2
 8000c64:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c68:	4542      	cmp	r2, r8
 8000c6a:	d229      	bcs.n	8000cc0 <__udivmoddi4+0x2e4>
 8000c6c:	18ba      	adds	r2, r7, r2
 8000c6e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000c72:	d2c4      	bcs.n	8000bfe <__udivmoddi4+0x222>
 8000c74:	4542      	cmp	r2, r8
 8000c76:	d2c2      	bcs.n	8000bfe <__udivmoddi4+0x222>
 8000c78:	f1a9 0102 	sub.w	r1, r9, #2
 8000c7c:	443a      	add	r2, r7
 8000c7e:	e7be      	b.n	8000bfe <__udivmoddi4+0x222>
 8000c80:	45f0      	cmp	r8, lr
 8000c82:	d29d      	bcs.n	8000bc0 <__udivmoddi4+0x1e4>
 8000c84:	ebbe 0302 	subs.w	r3, lr, r2
 8000c88:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000c8c:	3801      	subs	r0, #1
 8000c8e:	46e1      	mov	r9, ip
 8000c90:	e796      	b.n	8000bc0 <__udivmoddi4+0x1e4>
 8000c92:	eba7 0909 	sub.w	r9, r7, r9
 8000c96:	4449      	add	r1, r9
 8000c98:	f1a8 0c02 	sub.w	ip, r8, #2
 8000c9c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ca0:	fb09 f804 	mul.w	r8, r9, r4
 8000ca4:	e7db      	b.n	8000c5e <__udivmoddi4+0x282>
 8000ca6:	4673      	mov	r3, lr
 8000ca8:	e77f      	b.n	8000baa <__udivmoddi4+0x1ce>
 8000caa:	4650      	mov	r0, sl
 8000cac:	e766      	b.n	8000b7c <__udivmoddi4+0x1a0>
 8000cae:	4608      	mov	r0, r1
 8000cb0:	e6fd      	b.n	8000aae <__udivmoddi4+0xd2>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3a02      	subs	r2, #2
 8000cb6:	e733      	b.n	8000b20 <__udivmoddi4+0x144>
 8000cb8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000cbc:	443b      	add	r3, r7
 8000cbe:	e71c      	b.n	8000afa <__udivmoddi4+0x11e>
 8000cc0:	4649      	mov	r1, r9
 8000cc2:	e79c      	b.n	8000bfe <__udivmoddi4+0x222>
 8000cc4:	eba1 0109 	sub.w	r1, r1, r9
 8000cc8:	46c4      	mov	ip, r8
 8000cca:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cce:	fb09 f804 	mul.w	r8, r9, r4
 8000cd2:	e7c4      	b.n	8000c5e <__udivmoddi4+0x282>

08000cd4 <__aeabi_idiv0>:
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <VL53L1X_SensorInit>:
	status |= VL53L1_WrByte(dev, VL53L1_I2C_SLAVE__DEVICE_ADDRESS, new_address >> 1);
	return status;
}

VL53L1X_ERROR VL53L1X_SensorInit(uint16_t dev)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b084      	sub	sp, #16
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	4603      	mov	r3, r0
 8000ce0:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	73fb      	strb	r3, [r7, #15]
	uint8_t Addr = 0x00, tmp =0;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	73bb      	strb	r3, [r7, #14]
 8000cea:	2300      	movs	r3, #0
 8000cec:	72fb      	strb	r3, [r7, #11]
	uint16_t timeout_counter = 0;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	81bb      	strh	r3, [r7, #12]

	for (Addr = 0x2D; Addr <= 0x87; Addr++){
 8000cf2:	232d      	movs	r3, #45	@ 0x2d
 8000cf4:	73bb      	strb	r3, [r7, #14]
 8000cf6:	e013      	b.n	8000d20 <VL53L1X_SensorInit+0x48>
		status |= VL53L1_WrByte(dev, Addr, VL51L1X_DEFAULT_CONFIGURATION[Addr - 0x2D]);
 8000cf8:	7bbb      	ldrb	r3, [r7, #14]
 8000cfa:	b299      	uxth	r1, r3
 8000cfc:	7bbb      	ldrb	r3, [r7, #14]
 8000cfe:	3b2d      	subs	r3, #45	@ 0x2d
 8000d00:	4a35      	ldr	r2, [pc, #212]	@ (8000dd8 <VL53L1X_SensorInit+0x100>)
 8000d02:	5cd2      	ldrb	r2, [r2, r3]
 8000d04:	88fb      	ldrh	r3, [r7, #6]
 8000d06:	4618      	mov	r0, r3
 8000d08:	f000 fc5e 	bl	80015c8 <VL53L1_WrByte>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	461a      	mov	r2, r3
 8000d10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d14:	4313      	orrs	r3, r2
 8000d16:	b25b      	sxtb	r3, r3
 8000d18:	73fb      	strb	r3, [r7, #15]
	for (Addr = 0x2D; Addr <= 0x87; Addr++){
 8000d1a:	7bbb      	ldrb	r3, [r7, #14]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	73bb      	strb	r3, [r7, #14]
 8000d20:	7bbb      	ldrb	r3, [r7, #14]
 8000d22:	2b87      	cmp	r3, #135	@ 0x87
 8000d24:	d9e8      	bls.n	8000cf8 <VL53L1X_SensorInit+0x20>
	}
	status |= VL53L1X_StartRanging(dev);
 8000d26:	88fb      	ldrh	r3, [r7, #6]
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f000 f89b 	bl	8000e64 <VL53L1X_StartRanging>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	461a      	mov	r2, r3
 8000d32:	7bfb      	ldrb	r3, [r7, #15]
 8000d34:	4313      	orrs	r3, r2
 8000d36:	73fb      	strb	r3, [r7, #15]
	while (tmp == 0)
 8000d38:	e01a      	b.n	8000d70 <VL53L1X_SensorInit+0x98>
	{
		status = VL53L1X_CheckForDataReady(dev, &tmp);
 8000d3a:	f107 020b 	add.w	r2, r7, #11
 8000d3e:	88fb      	ldrh	r3, [r7, #6]
 8000d40:	4611      	mov	r1, r2
 8000d42:	4618      	mov	r0, r3
 8000d44:	f000 f8c0 	bl	8000ec8 <VL53L1X_CheckForDataReady>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	73fb      	strb	r3, [r7, #15]
		timeout_counter++;
 8000d4c:	89bb      	ldrh	r3, [r7, #12]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	81bb      	strh	r3, [r7, #12]
		if (timeout_counter >= 1000)
 8000d52:	89bb      	ldrh	r3, [r7, #12]
 8000d54:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000d58:	d303      	bcc.n	8000d62 <VL53L1X_SensorInit+0x8a>
		{
			status = (uint8_t)VL53L1X_ERROR_TIMEOUT;
 8000d5a:	23ff      	movs	r3, #255	@ 0xff
 8000d5c:	73fb      	strb	r3, [r7, #15]
			return status;
 8000d5e:	7bfb      	ldrb	r3, [r7, #15]
 8000d60:	e036      	b.n	8000dd0 <VL53L1X_SensorInit+0xf8>
		}
		status = VL53L1_WaitMs(dev, 1);
 8000d62:	88fb      	ldrh	r3, [r7, #6]
 8000d64:	2101      	movs	r1, #1
 8000d66:	4618      	mov	r0, r3
 8000d68:	f000 fd42 	bl	80017f0 <VL53L1_WaitMs>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	73fb      	strb	r3, [r7, #15]
	while (tmp == 0)
 8000d70:	7afb      	ldrb	r3, [r7, #11]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d0e1      	beq.n	8000d3a <VL53L1X_SensorInit+0x62>
	}
	status |= VL53L1X_ClearInterrupt(dev);
 8000d76:	88fb      	ldrh	r3, [r7, #6]
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f000 f82f 	bl	8000ddc <VL53L1X_ClearInterrupt>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	461a      	mov	r2, r3
 8000d82:	7bfb      	ldrb	r3, [r7, #15]
 8000d84:	4313      	orrs	r3, r2
 8000d86:	73fb      	strb	r3, [r7, #15]
	status |= VL53L1X_StopRanging(dev);
 8000d88:	88fb      	ldrh	r3, [r7, #6]
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f000 f883 	bl	8000e96 <VL53L1X_StopRanging>
 8000d90:	4603      	mov	r3, r0
 8000d92:	461a      	mov	r2, r3
 8000d94:	7bfb      	ldrb	r3, [r7, #15]
 8000d96:	4313      	orrs	r3, r2
 8000d98:	73fb      	strb	r3, [r7, #15]
	status |= VL53L1_WrByte(dev, VL53L1_VHV_CONFIG__TIMEOUT_MACROP_LOOP_BOUND, 0x09); /* two bounds VHV */
 8000d9a:	88fb      	ldrh	r3, [r7, #6]
 8000d9c:	2209      	movs	r2, #9
 8000d9e:	2108      	movs	r1, #8
 8000da0:	4618      	mov	r0, r3
 8000da2:	f000 fc11 	bl	80015c8 <VL53L1_WrByte>
 8000da6:	4603      	mov	r3, r0
 8000da8:	461a      	mov	r2, r3
 8000daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dae:	4313      	orrs	r3, r2
 8000db0:	b25b      	sxtb	r3, r3
 8000db2:	73fb      	strb	r3, [r7, #15]
	status |= VL53L1_WrByte(dev, 0x0B, 0); /* start VHV from the previous temperature */
 8000db4:	88fb      	ldrh	r3, [r7, #6]
 8000db6:	2200      	movs	r2, #0
 8000db8:	210b      	movs	r1, #11
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f000 fc04 	bl	80015c8 <VL53L1_WrByte>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	461a      	mov	r2, r3
 8000dc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	b25b      	sxtb	r3, r3
 8000dcc:	73fb      	strb	r3, [r7, #15]
	return status;
 8000dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	3710      	adds	r7, #16
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	080101b4 	.word	0x080101b4

08000ddc <VL53L1X_ClearInterrupt>:

VL53L1X_ERROR VL53L1X_ClearInterrupt(uint16_t dev)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b084      	sub	sp, #16
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	4603      	mov	r3, r0
 8000de4:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 8000de6:	2300      	movs	r3, #0
 8000de8:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_WrByte(dev, SYSTEM__INTERRUPT_CLEAR, 0x01);
 8000dea:	88fb      	ldrh	r3, [r7, #6]
 8000dec:	2201      	movs	r2, #1
 8000dee:	2186      	movs	r1, #134	@ 0x86
 8000df0:	4618      	mov	r0, r3
 8000df2:	f000 fbe9 	bl	80015c8 <VL53L1_WrByte>
 8000df6:	4603      	mov	r3, r0
 8000df8:	461a      	mov	r2, r3
 8000dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	b25b      	sxtb	r3, r3
 8000e02:	73fb      	strb	r3, [r7, #15]
	return status;
 8000e04:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	3710      	adds	r7, #16
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}

08000e0e <VL53L1X_GetInterruptPolarity>:
	status |= VL53L1_WrByte(dev, GPIO_HV_MUX__CTRL, Temp | (!(NewPolarity & 1)) << 4);
	return status;
}

VL53L1X_ERROR VL53L1X_GetInterruptPolarity(uint16_t dev, uint8_t *pInterruptPolarity)
{
 8000e0e:	b580      	push	{r7, lr}
 8000e10:	b084      	sub	sp, #16
 8000e12:	af00      	add	r7, sp, #0
 8000e14:	4603      	mov	r3, r0
 8000e16:	6039      	str	r1, [r7, #0]
 8000e18:	80fb      	strh	r3, [r7, #6]
	uint8_t Temp;
	VL53L1X_ERROR status = 0;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_RdByte(dev, GPIO_HV_MUX__CTRL, &Temp);
 8000e1e:	f107 020e 	add.w	r2, r7, #14
 8000e22:	88fb      	ldrh	r3, [r7, #6]
 8000e24:	2130      	movs	r1, #48	@ 0x30
 8000e26:	4618      	mov	r0, r3
 8000e28:	f000 fc6a 	bl	8001700 <VL53L1_RdByte>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	461a      	mov	r2, r3
 8000e30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e34:	4313      	orrs	r3, r2
 8000e36:	b25b      	sxtb	r3, r3
 8000e38:	73fb      	strb	r3, [r7, #15]
	Temp = Temp & 0x10;
 8000e3a:	7bbb      	ldrb	r3, [r7, #14]
 8000e3c:	f003 0310 	and.w	r3, r3, #16
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	73bb      	strb	r3, [r7, #14]
	*pInterruptPolarity = !(Temp>>4);
 8000e44:	7bbb      	ldrb	r3, [r7, #14]
 8000e46:	091b      	lsrs	r3, r3, #4
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	bf0c      	ite	eq
 8000e4e:	2301      	moveq	r3, #1
 8000e50:	2300      	movne	r3, #0
 8000e52:	b2db      	uxtb	r3, r3
 8000e54:	461a      	mov	r2, r3
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	701a      	strb	r2, [r3, #0]
	return status;
 8000e5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	3710      	adds	r7, #16
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <VL53L1X_StartRanging>:

VL53L1X_ERROR VL53L1X_StartRanging(uint16_t dev)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_WrByte(dev, SYSTEM__MODE_START, 0x40);	/* Enable VL53L1X */
 8000e72:	88fb      	ldrh	r3, [r7, #6]
 8000e74:	2240      	movs	r2, #64	@ 0x40
 8000e76:	2187      	movs	r1, #135	@ 0x87
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f000 fba5 	bl	80015c8 <VL53L1_WrByte>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	461a      	mov	r2, r3
 8000e82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e86:	4313      	orrs	r3, r2
 8000e88:	b25b      	sxtb	r3, r3
 8000e8a:	73fb      	strb	r3, [r7, #15]
	return status;
 8000e8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	3710      	adds	r7, #16
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <VL53L1X_StopRanging>:

VL53L1X_ERROR VL53L1X_StopRanging(uint16_t dev)
{
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b084      	sub	sp, #16
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_WrByte(dev, SYSTEM__MODE_START, 0x00);	/* Disable VL53L1X */
 8000ea4:	88fb      	ldrh	r3, [r7, #6]
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	2187      	movs	r1, #135	@ 0x87
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f000 fb8c 	bl	80015c8 <VL53L1_WrByte>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	b25b      	sxtb	r3, r3
 8000ebc:	73fb      	strb	r3, [r7, #15]
	return status;
 8000ebe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3710      	adds	r7, #16
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}

08000ec8 <VL53L1X_CheckForDataReady>:

VL53L1X_ERROR VL53L1X_CheckForDataReady(uint16_t dev, uint8_t *isDataReady)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	6039      	str	r1, [r7, #0]
 8000ed2:	80fb      	strh	r3, [r7, #6]
	uint8_t Temp;
	uint8_t IntPol;
	VL53L1X_ERROR status = 0;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1X_GetInterruptPolarity(dev, &IntPol);
 8000ed8:	f107 020d 	add.w	r2, r7, #13
 8000edc:	88fb      	ldrh	r3, [r7, #6]
 8000ede:	4611      	mov	r1, r2
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f7ff ff94 	bl	8000e0e <VL53L1X_GetInterruptPolarity>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	461a      	mov	r2, r3
 8000eea:	7bfb      	ldrb	r3, [r7, #15]
 8000eec:	4313      	orrs	r3, r2
 8000eee:	73fb      	strb	r3, [r7, #15]
	status |= VL53L1_RdByte(dev, GPIO__TIO_HV_STATUS, &Temp);
 8000ef0:	f107 020e 	add.w	r2, r7, #14
 8000ef4:	88fb      	ldrh	r3, [r7, #6]
 8000ef6:	2131      	movs	r1, #49	@ 0x31
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f000 fc01 	bl	8001700 <VL53L1_RdByte>
 8000efe:	4603      	mov	r3, r0
 8000f00:	461a      	mov	r2, r3
 8000f02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f06:	4313      	orrs	r3, r2
 8000f08:	b25b      	sxtb	r3, r3
 8000f0a:	73fb      	strb	r3, [r7, #15]
	/* Read in the register to check if a new value is available */
	if (status == 0){
 8000f0c:	7bfb      	ldrb	r3, [r7, #15]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d10c      	bne.n	8000f2c <VL53L1X_CheckForDataReady+0x64>
		if ((Temp & 1) == IntPol)
 8000f12:	7bbb      	ldrb	r3, [r7, #14]
 8000f14:	f003 0301 	and.w	r3, r3, #1
 8000f18:	7b7a      	ldrb	r2, [r7, #13]
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d103      	bne.n	8000f26 <VL53L1X_CheckForDataReady+0x5e>
			*isDataReady = 1;
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	2201      	movs	r2, #1
 8000f22:	701a      	strb	r2, [r3, #0]
 8000f24:	e002      	b.n	8000f2c <VL53L1X_CheckForDataReady+0x64>
		else
			*isDataReady = 0;
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	2200      	movs	r2, #0
 8000f2a:	701a      	strb	r2, [r3, #0]
	}
	return status;
 8000f2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3710      	adds	r7, #16
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}

08000f36 <VL53L1X_SetTimingBudgetInMs>:

VL53L1X_ERROR VL53L1X_SetTimingBudgetInMs(uint16_t dev, uint16_t TimingBudgetInMs)
{
 8000f36:	b580      	push	{r7, lr}
 8000f38:	b084      	sub	sp, #16
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	460a      	mov	r2, r1
 8000f40:	80fb      	strh	r3, [r7, #6]
 8000f42:	4613      	mov	r3, r2
 8000f44:	80bb      	strh	r3, [r7, #4]
	uint16_t DM;
	VL53L1X_ERROR  status=0;
 8000f46:	2300      	movs	r3, #0
 8000f48:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1X_GetDistanceMode(dev, &DM);
 8000f4a:	f107 020c 	add.w	r2, r7, #12
 8000f4e:	88fb      	ldrh	r3, [r7, #6]
 8000f50:	4611      	mov	r1, r2
 8000f52:	4618      	mov	r0, r3
 8000f54:	f000 fa27 	bl	80013a6 <VL53L1X_GetDistanceMode>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	7bfb      	ldrb	r3, [r7, #15]
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	73fb      	strb	r3, [r7, #15]
	if (DM == 0)
 8000f62:	89bb      	ldrh	r3, [r7, #12]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d101      	bne.n	8000f6c <VL53L1X_SetTimingBudgetInMs+0x36>
		return 1;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	e0f5      	b.n	8001158 <VL53L1X_SetTimingBudgetInMs+0x222>
	else if (DM == 1) {	/* Short DistanceMode */
 8000f6c:	89bb      	ldrh	r3, [r7, #12]
 8000f6e:	2b01      	cmp	r3, #1
 8000f70:	f040 8082 	bne.w	8001078 <VL53L1X_SetTimingBudgetInMs+0x142>
		switch (TimingBudgetInMs) {
 8000f74:	88bb      	ldrh	r3, [r7, #4]
 8000f76:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000f7a:	d06b      	beq.n	8001054 <VL53L1X_SetTimingBudgetInMs+0x11e>
 8000f7c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000f80:	dc77      	bgt.n	8001072 <VL53L1X_SetTimingBudgetInMs+0x13c>
 8000f82:	2bc8      	cmp	r3, #200	@ 0xc8
 8000f84:	d057      	beq.n	8001036 <VL53L1X_SetTimingBudgetInMs+0x100>
 8000f86:	2bc8      	cmp	r3, #200	@ 0xc8
 8000f88:	dc73      	bgt.n	8001072 <VL53L1X_SetTimingBudgetInMs+0x13c>
 8000f8a:	2b64      	cmp	r3, #100	@ 0x64
 8000f8c:	d044      	beq.n	8001018 <VL53L1X_SetTimingBudgetInMs+0xe2>
 8000f8e:	2b64      	cmp	r3, #100	@ 0x64
 8000f90:	dc6f      	bgt.n	8001072 <VL53L1X_SetTimingBudgetInMs+0x13c>
 8000f92:	2b32      	cmp	r3, #50	@ 0x32
 8000f94:	d031      	beq.n	8000ffa <VL53L1X_SetTimingBudgetInMs+0xc4>
 8000f96:	2b32      	cmp	r3, #50	@ 0x32
 8000f98:	dc6b      	bgt.n	8001072 <VL53L1X_SetTimingBudgetInMs+0x13c>
 8000f9a:	2b21      	cmp	r3, #33	@ 0x21
 8000f9c:	d020      	beq.n	8000fe0 <VL53L1X_SetTimingBudgetInMs+0xaa>
 8000f9e:	2b21      	cmp	r3, #33	@ 0x21
 8000fa0:	dc67      	bgt.n	8001072 <VL53L1X_SetTimingBudgetInMs+0x13c>
 8000fa2:	2b0f      	cmp	r3, #15
 8000fa4:	d002      	beq.n	8000fac <VL53L1X_SetTimingBudgetInMs+0x76>
 8000fa6:	2b14      	cmp	r3, #20
 8000fa8:	d00d      	beq.n	8000fc6 <VL53L1X_SetTimingBudgetInMs+0x90>
 8000faa:	e062      	b.n	8001072 <VL53L1X_SetTimingBudgetInMs+0x13c>
		case 15: /* only available in short distance mode */
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8000fac:	88fb      	ldrh	r3, [r7, #6]
 8000fae:	221d      	movs	r2, #29
 8000fb0:	215e      	movs	r1, #94	@ 0x5e
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f000 fb34 	bl	8001620 <VL53L1_WrWord>
					0x01D);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8000fb8:	88fb      	ldrh	r3, [r7, #6]
 8000fba:	2227      	movs	r2, #39	@ 0x27
 8000fbc:	2161      	movs	r1, #97	@ 0x61
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f000 fb2e 	bl	8001620 <VL53L1_WrWord>
					0x0027);
			break;
 8000fc4:	e0c7      	b.n	8001156 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 20:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8000fc6:	88fb      	ldrh	r3, [r7, #6]
 8000fc8:	2251      	movs	r2, #81	@ 0x51
 8000fca:	215e      	movs	r1, #94	@ 0x5e
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f000 fb27 	bl	8001620 <VL53L1_WrWord>
					0x0051);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8000fd2:	88fb      	ldrh	r3, [r7, #6]
 8000fd4:	226e      	movs	r2, #110	@ 0x6e
 8000fd6:	2161      	movs	r1, #97	@ 0x61
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f000 fb21 	bl	8001620 <VL53L1_WrWord>
					0x006E);
			break;
 8000fde:	e0ba      	b.n	8001156 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 33:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8000fe0:	88fb      	ldrh	r3, [r7, #6]
 8000fe2:	22d6      	movs	r2, #214	@ 0xd6
 8000fe4:	215e      	movs	r1, #94	@ 0x5e
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f000 fb1a 	bl	8001620 <VL53L1_WrWord>
					0x00D6);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8000fec:	88fb      	ldrh	r3, [r7, #6]
 8000fee:	226e      	movs	r2, #110	@ 0x6e
 8000ff0:	2161      	movs	r1, #97	@ 0x61
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 fb14 	bl	8001620 <VL53L1_WrWord>
					0x006E);
			break;
 8000ff8:	e0ad      	b.n	8001156 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 50:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8000ffa:	88fb      	ldrh	r3, [r7, #6]
 8000ffc:	f44f 72d7 	mov.w	r2, #430	@ 0x1ae
 8001000:	215e      	movs	r1, #94	@ 0x5e
 8001002:	4618      	mov	r0, r3
 8001004:	f000 fb0c 	bl	8001620 <VL53L1_WrWord>
					0x1AE);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8001008:	88fb      	ldrh	r3, [r7, #6]
 800100a:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 800100e:	2161      	movs	r1, #97	@ 0x61
 8001010:	4618      	mov	r0, r3
 8001012:	f000 fb05 	bl	8001620 <VL53L1_WrWord>
					0x01E8);
			break;
 8001016:	e09e      	b.n	8001156 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 100:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8001018:	88fb      	ldrh	r3, [r7, #6]
 800101a:	f240 22e1 	movw	r2, #737	@ 0x2e1
 800101e:	215e      	movs	r1, #94	@ 0x5e
 8001020:	4618      	mov	r0, r3
 8001022:	f000 fafd 	bl	8001620 <VL53L1_WrWord>
					0x02E1);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8001026:	88fb      	ldrh	r3, [r7, #6]
 8001028:	f44f 7262 	mov.w	r2, #904	@ 0x388
 800102c:	2161      	movs	r1, #97	@ 0x61
 800102e:	4618      	mov	r0, r3
 8001030:	f000 faf6 	bl	8001620 <VL53L1_WrWord>
					0x0388);
			break;
 8001034:	e08f      	b.n	8001156 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 200:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8001036:	88fb      	ldrh	r3, [r7, #6]
 8001038:	f240 32e1 	movw	r2, #993	@ 0x3e1
 800103c:	215e      	movs	r1, #94	@ 0x5e
 800103e:	4618      	mov	r0, r3
 8001040:	f000 faee 	bl	8001620 <VL53L1_WrWord>
					0x03E1);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8001044:	88fb      	ldrh	r3, [r7, #6]
 8001046:	f240 4296 	movw	r2, #1174	@ 0x496
 800104a:	2161      	movs	r1, #97	@ 0x61
 800104c:	4618      	mov	r0, r3
 800104e:	f000 fae7 	bl	8001620 <VL53L1_WrWord>
					0x0496);
			break;
 8001052:	e080      	b.n	8001156 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 500:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8001054:	88fb      	ldrh	r3, [r7, #6]
 8001056:	f240 5291 	movw	r2, #1425	@ 0x591
 800105a:	215e      	movs	r1, #94	@ 0x5e
 800105c:	4618      	mov	r0, r3
 800105e:	f000 fadf 	bl	8001620 <VL53L1_WrWord>
					0x0591);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8001062:	88fb      	ldrh	r3, [r7, #6]
 8001064:	f240 52c1 	movw	r2, #1473	@ 0x5c1
 8001068:	2161      	movs	r1, #97	@ 0x61
 800106a:	4618      	mov	r0, r3
 800106c:	f000 fad8 	bl	8001620 <VL53L1_WrWord>
					0x05C1);
			break;
 8001070:	e071      	b.n	8001156 <VL53L1X_SetTimingBudgetInMs+0x220>
		default:
			status = 1;
 8001072:	2301      	movs	r3, #1
 8001074:	73fb      	strb	r3, [r7, #15]
			break;
 8001076:	e06e      	b.n	8001156 <VL53L1X_SetTimingBudgetInMs+0x220>
		}
	} else {
		switch (TimingBudgetInMs) {
 8001078:	88bb      	ldrh	r3, [r7, #4]
 800107a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800107e:	d058      	beq.n	8001132 <VL53L1X_SetTimingBudgetInMs+0x1fc>
 8001080:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001084:	dc64      	bgt.n	8001150 <VL53L1X_SetTimingBudgetInMs+0x21a>
 8001086:	2bc8      	cmp	r3, #200	@ 0xc8
 8001088:	d044      	beq.n	8001114 <VL53L1X_SetTimingBudgetInMs+0x1de>
 800108a:	2bc8      	cmp	r3, #200	@ 0xc8
 800108c:	dc60      	bgt.n	8001150 <VL53L1X_SetTimingBudgetInMs+0x21a>
 800108e:	2b64      	cmp	r3, #100	@ 0x64
 8001090:	d031      	beq.n	80010f6 <VL53L1X_SetTimingBudgetInMs+0x1c0>
 8001092:	2b64      	cmp	r3, #100	@ 0x64
 8001094:	dc5c      	bgt.n	8001150 <VL53L1X_SetTimingBudgetInMs+0x21a>
 8001096:	2b32      	cmp	r3, #50	@ 0x32
 8001098:	d020      	beq.n	80010dc <VL53L1X_SetTimingBudgetInMs+0x1a6>
 800109a:	2b32      	cmp	r3, #50	@ 0x32
 800109c:	dc58      	bgt.n	8001150 <VL53L1X_SetTimingBudgetInMs+0x21a>
 800109e:	2b14      	cmp	r3, #20
 80010a0:	d002      	beq.n	80010a8 <VL53L1X_SetTimingBudgetInMs+0x172>
 80010a2:	2b21      	cmp	r3, #33	@ 0x21
 80010a4:	d00d      	beq.n	80010c2 <VL53L1X_SetTimingBudgetInMs+0x18c>
 80010a6:	e053      	b.n	8001150 <VL53L1X_SetTimingBudgetInMs+0x21a>
		case 20:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 80010a8:	88fb      	ldrh	r3, [r7, #6]
 80010aa:	221e      	movs	r2, #30
 80010ac:	215e      	movs	r1, #94	@ 0x5e
 80010ae:	4618      	mov	r0, r3
 80010b0:	f000 fab6 	bl	8001620 <VL53L1_WrWord>
					0x001E);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 80010b4:	88fb      	ldrh	r3, [r7, #6]
 80010b6:	2222      	movs	r2, #34	@ 0x22
 80010b8:	2161      	movs	r1, #97	@ 0x61
 80010ba:	4618      	mov	r0, r3
 80010bc:	f000 fab0 	bl	8001620 <VL53L1_WrWord>
					0x0022);
			break;
 80010c0:	e049      	b.n	8001156 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 33:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 80010c2:	88fb      	ldrh	r3, [r7, #6]
 80010c4:	2260      	movs	r2, #96	@ 0x60
 80010c6:	215e      	movs	r1, #94	@ 0x5e
 80010c8:	4618      	mov	r0, r3
 80010ca:	f000 faa9 	bl	8001620 <VL53L1_WrWord>
					0x0060);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 80010ce:	88fb      	ldrh	r3, [r7, #6]
 80010d0:	226e      	movs	r2, #110	@ 0x6e
 80010d2:	2161      	movs	r1, #97	@ 0x61
 80010d4:	4618      	mov	r0, r3
 80010d6:	f000 faa3 	bl	8001620 <VL53L1_WrWord>
					0x006E);
			break;
 80010da:	e03c      	b.n	8001156 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 50:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 80010dc:	88fb      	ldrh	r3, [r7, #6]
 80010de:	22ad      	movs	r2, #173	@ 0xad
 80010e0:	215e      	movs	r1, #94	@ 0x5e
 80010e2:	4618      	mov	r0, r3
 80010e4:	f000 fa9c 	bl	8001620 <VL53L1_WrWord>
					0x00AD);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 80010e8:	88fb      	ldrh	r3, [r7, #6]
 80010ea:	22c6      	movs	r2, #198	@ 0xc6
 80010ec:	2161      	movs	r1, #97	@ 0x61
 80010ee:	4618      	mov	r0, r3
 80010f0:	f000 fa96 	bl	8001620 <VL53L1_WrWord>
					0x00C6);
			break;
 80010f4:	e02f      	b.n	8001156 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 100:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 80010f6:	88fb      	ldrh	r3, [r7, #6]
 80010f8:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 80010fc:	215e      	movs	r1, #94	@ 0x5e
 80010fe:	4618      	mov	r0, r3
 8001100:	f000 fa8e 	bl	8001620 <VL53L1_WrWord>
					0x01CC);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8001104:	88fb      	ldrh	r3, [r7, #6]
 8001106:	f44f 72f5 	mov.w	r2, #490	@ 0x1ea
 800110a:	2161      	movs	r1, #97	@ 0x61
 800110c:	4618      	mov	r0, r3
 800110e:	f000 fa87 	bl	8001620 <VL53L1_WrWord>
					0x01EA);
			break;
 8001112:	e020      	b.n	8001156 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 200:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8001114:	88fb      	ldrh	r3, [r7, #6]
 8001116:	f240 22d9 	movw	r2, #729	@ 0x2d9
 800111a:	215e      	movs	r1, #94	@ 0x5e
 800111c:	4618      	mov	r0, r3
 800111e:	f000 fa7f 	bl	8001620 <VL53L1_WrWord>
					0x02D9);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8001122:	88fb      	ldrh	r3, [r7, #6]
 8001124:	f44f 723e 	mov.w	r2, #760	@ 0x2f8
 8001128:	2161      	movs	r1, #97	@ 0x61
 800112a:	4618      	mov	r0, r3
 800112c:	f000 fa78 	bl	8001620 <VL53L1_WrWord>
					0x02F8);
			break;
 8001130:	e011      	b.n	8001156 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 500:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8001132:	88fb      	ldrh	r3, [r7, #6]
 8001134:	f240 428f 	movw	r2, #1167	@ 0x48f
 8001138:	215e      	movs	r1, #94	@ 0x5e
 800113a:	4618      	mov	r0, r3
 800113c:	f000 fa70 	bl	8001620 <VL53L1_WrWord>
					0x048F);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8001140:	88fb      	ldrh	r3, [r7, #6]
 8001142:	f240 42a4 	movw	r2, #1188	@ 0x4a4
 8001146:	2161      	movs	r1, #97	@ 0x61
 8001148:	4618      	mov	r0, r3
 800114a:	f000 fa69 	bl	8001620 <VL53L1_WrWord>
					0x04A4);
			break;
 800114e:	e002      	b.n	8001156 <VL53L1X_SetTimingBudgetInMs+0x220>
		default:
			status = 1;
 8001150:	2301      	movs	r3, #1
 8001152:	73fb      	strb	r3, [r7, #15]
			break;
 8001154:	bf00      	nop
		}
	}
	return status;
 8001156:	7bfb      	ldrb	r3, [r7, #15]
}
 8001158:	4618      	mov	r0, r3
 800115a:	3710      	adds	r7, #16
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}

08001160 <VL53L1X_GetTimingBudgetInMs>:

VL53L1X_ERROR VL53L1X_GetTimingBudgetInMs(uint16_t dev, uint16_t *pTimingBudget)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	6039      	str	r1, [r7, #0]
 800116a:	80fb      	strh	r3, [r7, #6]
	uint16_t Temp;
	VL53L1X_ERROR status = 0;
 800116c:	2300      	movs	r3, #0
 800116e:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_RdWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI, &Temp);
 8001170:	f107 020c 	add.w	r2, r7, #12
 8001174:	88fb      	ldrh	r3, [r7, #6]
 8001176:	215e      	movs	r1, #94	@ 0x5e
 8001178:	4618      	mov	r0, r3
 800117a:	f000 faf9 	bl	8001770 <VL53L1_RdWord>
 800117e:	4603      	mov	r3, r0
 8001180:	461a      	mov	r2, r3
 8001182:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001186:	4313      	orrs	r3, r2
 8001188:	b25b      	sxtb	r3, r3
 800118a:	73fb      	strb	r3, [r7, #15]
	switch (Temp) {
 800118c:	89bb      	ldrh	r3, [r7, #12]
 800118e:	f240 5291 	movw	r2, #1425	@ 0x591
 8001192:	4293      	cmp	r3, r2
 8001194:	d05b      	beq.n	800124e <VL53L1X_GetTimingBudgetInMs+0xee>
 8001196:	f240 5291 	movw	r2, #1425	@ 0x591
 800119a:	4293      	cmp	r3, r2
 800119c:	dc5c      	bgt.n	8001258 <VL53L1X_GetTimingBudgetInMs+0xf8>
 800119e:	f240 428f 	movw	r2, #1167	@ 0x48f
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d053      	beq.n	800124e <VL53L1X_GetTimingBudgetInMs+0xee>
 80011a6:	f5b3 6f92 	cmp.w	r3, #1168	@ 0x490
 80011aa:	da55      	bge.n	8001258 <VL53L1X_GetTimingBudgetInMs+0xf8>
 80011ac:	f240 32e1 	movw	r2, #993	@ 0x3e1
 80011b0:	4293      	cmp	r3, r2
 80011b2:	d048      	beq.n	8001246 <VL53L1X_GetTimingBudgetInMs+0xe6>
 80011b4:	f240 32e1 	movw	r2, #993	@ 0x3e1
 80011b8:	4293      	cmp	r3, r2
 80011ba:	dc4d      	bgt.n	8001258 <VL53L1X_GetTimingBudgetInMs+0xf8>
 80011bc:	f240 22e1 	movw	r2, #737	@ 0x2e1
 80011c0:	4293      	cmp	r3, r2
 80011c2:	d03c      	beq.n	800123e <VL53L1X_GetTimingBudgetInMs+0xde>
 80011c4:	f240 22e1 	movw	r2, #737	@ 0x2e1
 80011c8:	4293      	cmp	r3, r2
 80011ca:	dc45      	bgt.n	8001258 <VL53L1X_GetTimingBudgetInMs+0xf8>
 80011cc:	f240 22d9 	movw	r2, #729	@ 0x2d9
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d038      	beq.n	8001246 <VL53L1X_GetTimingBudgetInMs+0xe6>
 80011d4:	f240 22d9 	movw	r2, #729	@ 0x2d9
 80011d8:	4293      	cmp	r3, r2
 80011da:	dc3d      	bgt.n	8001258 <VL53L1X_GetTimingBudgetInMs+0xf8>
 80011dc:	f5b3 7fe6 	cmp.w	r3, #460	@ 0x1cc
 80011e0:	d02d      	beq.n	800123e <VL53L1X_GetTimingBudgetInMs+0xde>
 80011e2:	f5b3 7fe6 	cmp.w	r3, #460	@ 0x1cc
 80011e6:	dc37      	bgt.n	8001258 <VL53L1X_GetTimingBudgetInMs+0xf8>
 80011e8:	f5b3 7fd7 	cmp.w	r3, #430	@ 0x1ae
 80011ec:	d023      	beq.n	8001236 <VL53L1X_GetTimingBudgetInMs+0xd6>
 80011ee:	f5b3 7fd7 	cmp.w	r3, #430	@ 0x1ae
 80011f2:	dc31      	bgt.n	8001258 <VL53L1X_GetTimingBudgetInMs+0xf8>
 80011f4:	2bd6      	cmp	r3, #214	@ 0xd6
 80011f6:	d01a      	beq.n	800122e <VL53L1X_GetTimingBudgetInMs+0xce>
 80011f8:	2bd6      	cmp	r3, #214	@ 0xd6
 80011fa:	dc2d      	bgt.n	8001258 <VL53L1X_GetTimingBudgetInMs+0xf8>
 80011fc:	2bad      	cmp	r3, #173	@ 0xad
 80011fe:	d01a      	beq.n	8001236 <VL53L1X_GetTimingBudgetInMs+0xd6>
 8001200:	2bad      	cmp	r3, #173	@ 0xad
 8001202:	dc29      	bgt.n	8001258 <VL53L1X_GetTimingBudgetInMs+0xf8>
 8001204:	2b60      	cmp	r3, #96	@ 0x60
 8001206:	d012      	beq.n	800122e <VL53L1X_GetTimingBudgetInMs+0xce>
 8001208:	2b60      	cmp	r3, #96	@ 0x60
 800120a:	dc25      	bgt.n	8001258 <VL53L1X_GetTimingBudgetInMs+0xf8>
 800120c:	2b51      	cmp	r3, #81	@ 0x51
 800120e:	d00a      	beq.n	8001226 <VL53L1X_GetTimingBudgetInMs+0xc6>
 8001210:	2b51      	cmp	r3, #81	@ 0x51
 8001212:	dc21      	bgt.n	8001258 <VL53L1X_GetTimingBudgetInMs+0xf8>
 8001214:	2b1d      	cmp	r3, #29
 8001216:	d002      	beq.n	800121e <VL53L1X_GetTimingBudgetInMs+0xbe>
 8001218:	2b1e      	cmp	r3, #30
 800121a:	d004      	beq.n	8001226 <VL53L1X_GetTimingBudgetInMs+0xc6>
 800121c:	e01c      	b.n	8001258 <VL53L1X_GetTimingBudgetInMs+0xf8>
		case 0x001D :
			*pTimingBudget = 15;
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	220f      	movs	r2, #15
 8001222:	801a      	strh	r2, [r3, #0]
			break;
 8001224:	e01d      	b.n	8001262 <VL53L1X_GetTimingBudgetInMs+0x102>
		case 0x0051 :
		case 0x001E :
			*pTimingBudget = 20;
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	2214      	movs	r2, #20
 800122a:	801a      	strh	r2, [r3, #0]
			break;
 800122c:	e019      	b.n	8001262 <VL53L1X_GetTimingBudgetInMs+0x102>
		case 0x00D6 :
		case 0x0060 :
			*pTimingBudget = 33;
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	2221      	movs	r2, #33	@ 0x21
 8001232:	801a      	strh	r2, [r3, #0]
			break;
 8001234:	e015      	b.n	8001262 <VL53L1X_GetTimingBudgetInMs+0x102>
		case 0x1AE :
		case 0x00AD :
			*pTimingBudget = 50;
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	2232      	movs	r2, #50	@ 0x32
 800123a:	801a      	strh	r2, [r3, #0]
			break;
 800123c:	e011      	b.n	8001262 <VL53L1X_GetTimingBudgetInMs+0x102>
		case 0x02E1 :
		case 0x01CC :
			*pTimingBudget = 100;
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	2264      	movs	r2, #100	@ 0x64
 8001242:	801a      	strh	r2, [r3, #0]
			break;
 8001244:	e00d      	b.n	8001262 <VL53L1X_GetTimingBudgetInMs+0x102>
		case 0x03E1 :
		case 0x02D9 :
			*pTimingBudget = 200;
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	22c8      	movs	r2, #200	@ 0xc8
 800124a:	801a      	strh	r2, [r3, #0]
			break;
 800124c:	e009      	b.n	8001262 <VL53L1X_GetTimingBudgetInMs+0x102>
		case 0x0591 :
		case 0x048F :
			*pTimingBudget = 500;
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001254:	801a      	strh	r2, [r3, #0]
			break;
 8001256:	e004      	b.n	8001262 <VL53L1X_GetTimingBudgetInMs+0x102>
		default:
			status = 1;
 8001258:	2301      	movs	r3, #1
 800125a:	73fb      	strb	r3, [r7, #15]
			*pTimingBudget = 0;
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	2200      	movs	r2, #0
 8001260:	801a      	strh	r2, [r3, #0]
	}
	return status;
 8001262:	7bfb      	ldrb	r3, [r7, #15]
}
 8001264:	4618      	mov	r0, r3
 8001266:	3710      	adds	r7, #16
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}

0800126c <VL53L1X_SetDistanceMode>:

VL53L1X_ERROR VL53L1X_SetDistanceMode(uint16_t dev, uint16_t DM)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
 8001272:	4603      	mov	r3, r0
 8001274:	460a      	mov	r2, r1
 8001276:	80fb      	strh	r3, [r7, #6]
 8001278:	4613      	mov	r3, r2
 800127a:	80bb      	strh	r3, [r7, #4]
	uint16_t TB;
	VL53L1X_ERROR status = 0;
 800127c:	2300      	movs	r3, #0
 800127e:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1X_GetTimingBudgetInMs(dev, &TB);
 8001280:	f107 020c 	add.w	r2, r7, #12
 8001284:	88fb      	ldrh	r3, [r7, #6]
 8001286:	4611      	mov	r1, r2
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff ff69 	bl	8001160 <VL53L1X_GetTimingBudgetInMs>
 800128e:	4603      	mov	r3, r0
 8001290:	461a      	mov	r2, r3
 8001292:	7bfb      	ldrb	r3, [r7, #15]
 8001294:	4313      	orrs	r3, r2
 8001296:	73fb      	strb	r3, [r7, #15]
	if (status != 0)
 8001298:	7bfb      	ldrb	r3, [r7, #15]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <VL53L1X_SetDistanceMode+0x36>
		return 1;
 800129e:	2301      	movs	r3, #1
 80012a0:	e07d      	b.n	800139e <VL53L1X_SetDistanceMode+0x132>
	switch (DM) {
 80012a2:	88bb      	ldrh	r3, [r7, #4]
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d002      	beq.n	80012ae <VL53L1X_SetDistanceMode+0x42>
 80012a8:	2b02      	cmp	r3, #2
 80012aa:	d033      	beq.n	8001314 <VL53L1X_SetDistanceMode+0xa8>
 80012ac:	e065      	b.n	800137a <VL53L1X_SetDistanceMode+0x10e>
	case 1:
		status = VL53L1_WrByte(dev, PHASECAL_CONFIG__TIMEOUT_MACROP, 0x14);
 80012ae:	88fb      	ldrh	r3, [r7, #6]
 80012b0:	2214      	movs	r2, #20
 80012b2:	214b      	movs	r1, #75	@ 0x4b
 80012b4:	4618      	mov	r0, r3
 80012b6:	f000 f987 	bl	80015c8 <VL53L1_WrByte>
 80012ba:	4603      	mov	r3, r0
 80012bc:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VCSEL_PERIOD_A, 0x07);
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	2207      	movs	r2, #7
 80012c2:	2160      	movs	r1, #96	@ 0x60
 80012c4:	4618      	mov	r0, r3
 80012c6:	f000 f97f 	bl	80015c8 <VL53L1_WrByte>
 80012ca:	4603      	mov	r3, r0
 80012cc:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VCSEL_PERIOD_B, 0x05);
 80012ce:	88fb      	ldrh	r3, [r7, #6]
 80012d0:	2205      	movs	r2, #5
 80012d2:	2163      	movs	r1, #99	@ 0x63
 80012d4:	4618      	mov	r0, r3
 80012d6:	f000 f977 	bl	80015c8 <VL53L1_WrByte>
 80012da:	4603      	mov	r3, r0
 80012dc:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VALID_PHASE_HIGH, 0x38);
 80012de:	88fb      	ldrh	r3, [r7, #6]
 80012e0:	2238      	movs	r2, #56	@ 0x38
 80012e2:	2169      	movs	r1, #105	@ 0x69
 80012e4:	4618      	mov	r0, r3
 80012e6:	f000 f96f 	bl	80015c8 <VL53L1_WrByte>
 80012ea:	4603      	mov	r3, r0
 80012ec:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrWord(dev, SD_CONFIG__WOI_SD0, 0x0705);
 80012ee:	88fb      	ldrh	r3, [r7, #6]
 80012f0:	f240 7205 	movw	r2, #1797	@ 0x705
 80012f4:	2178      	movs	r1, #120	@ 0x78
 80012f6:	4618      	mov	r0, r3
 80012f8:	f000 f992 	bl	8001620 <VL53L1_WrWord>
 80012fc:	4603      	mov	r3, r0
 80012fe:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrWord(dev, SD_CONFIG__INITIAL_PHASE_SD0, 0x0606);
 8001300:	88fb      	ldrh	r3, [r7, #6]
 8001302:	f240 6206 	movw	r2, #1542	@ 0x606
 8001306:	217a      	movs	r1, #122	@ 0x7a
 8001308:	4618      	mov	r0, r3
 800130a:	f000 f989 	bl	8001620 <VL53L1_WrWord>
 800130e:	4603      	mov	r3, r0
 8001310:	73fb      	strb	r3, [r7, #15]
		break;
 8001312:	e035      	b.n	8001380 <VL53L1X_SetDistanceMode+0x114>
	case 2:
		status = VL53L1_WrByte(dev, PHASECAL_CONFIG__TIMEOUT_MACROP, 0x0A);
 8001314:	88fb      	ldrh	r3, [r7, #6]
 8001316:	220a      	movs	r2, #10
 8001318:	214b      	movs	r1, #75	@ 0x4b
 800131a:	4618      	mov	r0, r3
 800131c:	f000 f954 	bl	80015c8 <VL53L1_WrByte>
 8001320:	4603      	mov	r3, r0
 8001322:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VCSEL_PERIOD_A, 0x0F);
 8001324:	88fb      	ldrh	r3, [r7, #6]
 8001326:	220f      	movs	r2, #15
 8001328:	2160      	movs	r1, #96	@ 0x60
 800132a:	4618      	mov	r0, r3
 800132c:	f000 f94c 	bl	80015c8 <VL53L1_WrByte>
 8001330:	4603      	mov	r3, r0
 8001332:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VCSEL_PERIOD_B, 0x0D);
 8001334:	88fb      	ldrh	r3, [r7, #6]
 8001336:	220d      	movs	r2, #13
 8001338:	2163      	movs	r1, #99	@ 0x63
 800133a:	4618      	mov	r0, r3
 800133c:	f000 f944 	bl	80015c8 <VL53L1_WrByte>
 8001340:	4603      	mov	r3, r0
 8001342:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VALID_PHASE_HIGH, 0xB8);
 8001344:	88fb      	ldrh	r3, [r7, #6]
 8001346:	22b8      	movs	r2, #184	@ 0xb8
 8001348:	2169      	movs	r1, #105	@ 0x69
 800134a:	4618      	mov	r0, r3
 800134c:	f000 f93c 	bl	80015c8 <VL53L1_WrByte>
 8001350:	4603      	mov	r3, r0
 8001352:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrWord(dev, SD_CONFIG__WOI_SD0, 0x0F0D);
 8001354:	88fb      	ldrh	r3, [r7, #6]
 8001356:	f640 720d 	movw	r2, #3853	@ 0xf0d
 800135a:	2178      	movs	r1, #120	@ 0x78
 800135c:	4618      	mov	r0, r3
 800135e:	f000 f95f 	bl	8001620 <VL53L1_WrWord>
 8001362:	4603      	mov	r3, r0
 8001364:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrWord(dev, SD_CONFIG__INITIAL_PHASE_SD0, 0x0E0E);
 8001366:	88fb      	ldrh	r3, [r7, #6]
 8001368:	f640 620e 	movw	r2, #3598	@ 0xe0e
 800136c:	217a      	movs	r1, #122	@ 0x7a
 800136e:	4618      	mov	r0, r3
 8001370:	f000 f956 	bl	8001620 <VL53L1_WrWord>
 8001374:	4603      	mov	r3, r0
 8001376:	73fb      	strb	r3, [r7, #15]
		break;
 8001378:	e002      	b.n	8001380 <VL53L1X_SetDistanceMode+0x114>
	default:
		status = 1;
 800137a:	2301      	movs	r3, #1
 800137c:	73fb      	strb	r3, [r7, #15]
		break;
 800137e:	bf00      	nop
	}

	if (status == 0)
 8001380:	7bfb      	ldrb	r3, [r7, #15]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d10a      	bne.n	800139c <VL53L1X_SetDistanceMode+0x130>
		status |= VL53L1X_SetTimingBudgetInMs(dev, TB);
 8001386:	89ba      	ldrh	r2, [r7, #12]
 8001388:	88fb      	ldrh	r3, [r7, #6]
 800138a:	4611      	mov	r1, r2
 800138c:	4618      	mov	r0, r3
 800138e:	f7ff fdd2 	bl	8000f36 <VL53L1X_SetTimingBudgetInMs>
 8001392:	4603      	mov	r3, r0
 8001394:	461a      	mov	r2, r3
 8001396:	7bfb      	ldrb	r3, [r7, #15]
 8001398:	4313      	orrs	r3, r2
 800139a:	73fb      	strb	r3, [r7, #15]
	return status;
 800139c:	7bfb      	ldrb	r3, [r7, #15]
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}

080013a6 <VL53L1X_GetDistanceMode>:

VL53L1X_ERROR VL53L1X_GetDistanceMode(uint16_t dev, uint16_t *DM)
{
 80013a6:	b580      	push	{r7, lr}
 80013a8:	b084      	sub	sp, #16
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	4603      	mov	r3, r0
 80013ae:	6039      	str	r1, [r7, #0]
 80013b0:	80fb      	strh	r3, [r7, #6]
	uint8_t TempDM, status=0;
 80013b2:	2300      	movs	r3, #0
 80013b4:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_RdByte(dev,PHASECAL_CONFIG__TIMEOUT_MACROP, &TempDM);
 80013b6:	f107 020e 	add.w	r2, r7, #14
 80013ba:	88fb      	ldrh	r3, [r7, #6]
 80013bc:	214b      	movs	r1, #75	@ 0x4b
 80013be:	4618      	mov	r0, r3
 80013c0:	f000 f99e 	bl	8001700 <VL53L1_RdByte>
 80013c4:	4603      	mov	r3, r0
 80013c6:	461a      	mov	r2, r3
 80013c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	b25b      	sxtb	r3, r3
 80013d0:	73fb      	strb	r3, [r7, #15]
	if (TempDM == 0x14)
 80013d2:	7bbb      	ldrb	r3, [r7, #14]
 80013d4:	2b14      	cmp	r3, #20
 80013d6:	d102      	bne.n	80013de <VL53L1X_GetDistanceMode+0x38>
		*DM=1;
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	2201      	movs	r2, #1
 80013dc:	801a      	strh	r2, [r3, #0]
	if(TempDM == 0x0A)
 80013de:	7bbb      	ldrb	r3, [r7, #14]
 80013e0:	2b0a      	cmp	r3, #10
 80013e2:	d102      	bne.n	80013ea <VL53L1X_GetDistanceMode+0x44>
		*DM=2;
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	2202      	movs	r2, #2
 80013e8:	801a      	strh	r2, [r3, #0]
	return status;
 80013ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3710      	adds	r7, #16
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	0000      	movs	r0, r0
	...

080013f8 <VL53L1X_SetInterMeasurementInMs>:

VL53L1X_ERROR VL53L1X_SetInterMeasurementInMs(uint16_t dev, uint32_t InterMeasMs)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	4603      	mov	r3, r0
 8001400:	6039      	str	r1, [r7, #0]
 8001402:	80fb      	strh	r3, [r7, #6]
	uint16_t ClockPLL;
	VL53L1X_ERROR status = 0;
 8001404:	2300      	movs	r3, #0
 8001406:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_RdWord(dev, VL53L1_RESULT__OSC_CALIBRATE_VAL, &ClockPLL);
 8001408:	f107 020c 	add.w	r2, r7, #12
 800140c:	88fb      	ldrh	r3, [r7, #6]
 800140e:	21de      	movs	r1, #222	@ 0xde
 8001410:	4618      	mov	r0, r3
 8001412:	f000 f9ad 	bl	8001770 <VL53L1_RdWord>
 8001416:	4603      	mov	r3, r0
 8001418:	461a      	mov	r2, r3
 800141a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800141e:	4313      	orrs	r3, r2
 8001420:	b25b      	sxtb	r3, r3
 8001422:	73fb      	strb	r3, [r7, #15]
	ClockPLL = ClockPLL&0x3FF;
 8001424:	89bb      	ldrh	r3, [r7, #12]
 8001426:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800142a:	b29b      	uxth	r3, r3
 800142c:	81bb      	strh	r3, [r7, #12]
	VL53L1_WrDWord(dev, VL53L1_SYSTEM__INTERMEASUREMENT_PERIOD,
			(uint32_t)(ClockPLL * InterMeasMs * 1.075));
 800142e:	89bb      	ldrh	r3, [r7, #12]
 8001430:	461a      	mov	r2, r3
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	fb02 f303 	mul.w	r3, r2, r3
 8001438:	4618      	mov	r0, r3
 800143a:	f7ff f80b 	bl	8000454 <__aeabi_ui2d>
 800143e:	a30c      	add	r3, pc, #48	@ (adr r3, 8001470 <VL53L1X_SetInterMeasurementInMs+0x78>)
 8001440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001444:	f7ff f880 	bl	8000548 <__aeabi_dmul>
 8001448:	4602      	mov	r2, r0
 800144a:	460b      	mov	r3, r1
	VL53L1_WrDWord(dev, VL53L1_SYSTEM__INTERMEASUREMENT_PERIOD,
 800144c:	4610      	mov	r0, r2
 800144e:	4619      	mov	r1, r3
 8001450:	f7ff fa8c 	bl	800096c <__aeabi_d2uiz>
 8001454:	4602      	mov	r2, r0
 8001456:	88fb      	ldrh	r3, [r7, #6]
 8001458:	216c      	movs	r1, #108	@ 0x6c
 800145a:	4618      	mov	r0, r3
 800145c:	f000 f914 	bl	8001688 <VL53L1_WrDWord>
	return status;
 8001460:	7bfb      	ldrb	r3, [r7, #15]

}
 8001462:	4618      	mov	r0, r3
 8001464:	3710      	adds	r7, #16
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	f3af 8000 	nop.w
 8001470:	33333333 	.word	0x33333333
 8001474:	3ff13333 	.word	0x3ff13333

08001478 <VL53L1X_BootState>:
	*pIM= (uint16_t)(*pIM/(ClockPLL*1.065));
	return status;
}

VL53L1X_ERROR VL53L1X_BootState(uint16_t dev, uint8_t *state)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
 800147e:	4603      	mov	r3, r0
 8001480:	6039      	str	r1, [r7, #0]
 8001482:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 8001484:	2300      	movs	r3, #0
 8001486:	73fb      	strb	r3, [r7, #15]
	uint8_t tmp = 0;
 8001488:	2300      	movs	r3, #0
 800148a:	73bb      	strb	r3, [r7, #14]

	status |= VL53L1_RdByte(dev,VL53L1_FIRMWARE__SYSTEM_STATUS, &tmp);
 800148c:	f107 020e 	add.w	r2, r7, #14
 8001490:	88fb      	ldrh	r3, [r7, #6]
 8001492:	21e5      	movs	r1, #229	@ 0xe5
 8001494:	4618      	mov	r0, r3
 8001496:	f000 f933 	bl	8001700 <VL53L1_RdByte>
 800149a:	4603      	mov	r3, r0
 800149c:	461a      	mov	r2, r3
 800149e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	b25b      	sxtb	r3, r3
 80014a6:	73fb      	strb	r3, [r7, #15]
	*state = tmp;
 80014a8:	7bba      	ldrb	r2, [r7, #14]
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	701a      	strb	r2, [r3, #0]
	return status;
 80014ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3710      	adds	r7, #16
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <VL53L1X_GetDistance>:
	*sensorId = tmp;
	return status;
}

VL53L1X_ERROR VL53L1X_GetDistance(uint16_t dev, uint16_t *distance)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b084      	sub	sp, #16
 80014bc:	af00      	add	r7, sp, #0
 80014be:	4603      	mov	r3, r0
 80014c0:	6039      	str	r1, [r7, #0]
 80014c2:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 80014c4:	2300      	movs	r3, #0
 80014c6:	73fb      	strb	r3, [r7, #15]
	uint16_t tmp;

	status |= (VL53L1_RdWord(dev,
 80014c8:	f107 020c 	add.w	r2, r7, #12
 80014cc:	88fb      	ldrh	r3, [r7, #6]
 80014ce:	2196      	movs	r1, #150	@ 0x96
 80014d0:	4618      	mov	r0, r3
 80014d2:	f000 f94d 	bl	8001770 <VL53L1_RdWord>
 80014d6:	4603      	mov	r3, r0
 80014d8:	461a      	mov	r2, r3
 80014da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014de:	4313      	orrs	r3, r2
 80014e0:	b25b      	sxtb	r3, r3
 80014e2:	73fb      	strb	r3, [r7, #15]
			VL53L1_RESULT__FINAL_CROSSTALK_CORRECTED_RANGE_MM_SD0, &tmp));
	*distance = tmp;
 80014e4:	89ba      	ldrh	r2, [r7, #12]
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	801a      	strh	r2, [r3, #0]
	return status;
 80014ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3710      	adds	r7, #16
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <VL53L1X_GetRangeStatus>:
	*ambRate = tmp*8;
	return status;
}

VL53L1X_ERROR VL53L1X_GetRangeStatus(uint16_t dev, uint8_t *rangeStatus)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b084      	sub	sp, #16
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	6039      	str	r1, [r7, #0]
 80014fe:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 8001500:	2300      	movs	r3, #0
 8001502:	73fb      	strb	r3, [r7, #15]
	uint8_t RgSt;

	*rangeStatus = 255;
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	22ff      	movs	r2, #255	@ 0xff
 8001508:	701a      	strb	r2, [r3, #0]
	status |= VL53L1_RdByte(dev, VL53L1_RESULT__RANGE_STATUS, &RgSt);
 800150a:	f107 020e 	add.w	r2, r7, #14
 800150e:	88fb      	ldrh	r3, [r7, #6]
 8001510:	2189      	movs	r1, #137	@ 0x89
 8001512:	4618      	mov	r0, r3
 8001514:	f000 f8f4 	bl	8001700 <VL53L1_RdByte>
 8001518:	4603      	mov	r3, r0
 800151a:	461a      	mov	r2, r3
 800151c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001520:	4313      	orrs	r3, r2
 8001522:	b25b      	sxtb	r3, r3
 8001524:	73fb      	strb	r3, [r7, #15]
	RgSt = RgSt & 0x1F;
 8001526:	7bbb      	ldrb	r3, [r7, #14]
 8001528:	f003 031f 	and.w	r3, r3, #31
 800152c:	b2db      	uxtb	r3, r3
 800152e:	73bb      	strb	r3, [r7, #14]
	if (RgSt < 24)
 8001530:	7bbb      	ldrb	r3, [r7, #14]
 8001532:	2b17      	cmp	r3, #23
 8001534:	d805      	bhi.n	8001542 <VL53L1X_GetRangeStatus+0x4e>
		*rangeStatus = status_rtn[RgSt];
 8001536:	7bbb      	ldrb	r3, [r7, #14]
 8001538:	461a      	mov	r2, r3
 800153a:	4b04      	ldr	r3, [pc, #16]	@ (800154c <VL53L1X_GetRangeStatus+0x58>)
 800153c:	5c9a      	ldrb	r2, [r3, r2]
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	701a      	strb	r2, [r3, #0]
	return status;
 8001542:	7bfb      	ldrb	r3, [r7, #15]
}
 8001544:	4618      	mov	r0, r3
 8001546:	3710      	adds	r7, #16
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	08010210 	.word	0x08010210

08001550 <_I2CWrite>:
#   define VL53L1_PutI2cBus(...) (void)0
#endif

uint8_t _I2CBuffer[256];

int _I2CWrite(uint16_t Dev, uint8_t *pdata, uint32_t count) {
 8001550:	b580      	push	{r7, lr}
 8001552:	b088      	sub	sp, #32
 8001554:	af02      	add	r7, sp, #8
 8001556:	4603      	mov	r3, r0
 8001558:	60b9      	str	r1, [r7, #8]
 800155a:	607a      	str	r2, [r7, #4]
 800155c:	81fb      	strh	r3, [r7, #14]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	330a      	adds	r3, #10
 8001562:	617b      	str	r3, [r7, #20]

// DRIVER_MODIFICATION
//    status = HAL_I2C_Master_Transmit(&XNUCLEO53L1A1_hi2c, Dev, pdata, count, i2c_time_out);
    status = HAL_I2C_Master_Transmit(&hi2c1, Dev, pdata, count, i2c_time_out);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	b29a      	uxth	r2, r3
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	89f9      	ldrh	r1, [r7, #14]
 800156c:	9300      	str	r3, [sp, #0]
 800156e:	4613      	mov	r3, r2
 8001570:	68ba      	ldr	r2, [r7, #8]
 8001572:	4805      	ldr	r0, [pc, #20]	@ (8001588 <_I2CWrite+0x38>)
 8001574:	f004 f8ee 	bl	8005754 <HAL_I2C_Master_Transmit>
 8001578:	4603      	mov	r3, r0
 800157a:	613b      	str	r3, [r7, #16]

    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800157c:	693b      	ldr	r3, [r7, #16]
}
 800157e:	4618      	mov	r0, r3
 8001580:	3718      	adds	r7, #24
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	200001b0 	.word	0x200001b0

0800158c <_I2CRead>:

int _I2CRead(uint16_t Dev, uint8_t *pdata, uint32_t count) {
 800158c:	b580      	push	{r7, lr}
 800158e:	b088      	sub	sp, #32
 8001590:	af02      	add	r7, sp, #8
 8001592:	4603      	mov	r3, r0
 8001594:	60b9      	str	r1, [r7, #8]
 8001596:	607a      	str	r2, [r7, #4]
 8001598:	81fb      	strh	r3, [r7, #14]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	330a      	adds	r3, #10
 800159e:	617b      	str	r3, [r7, #20]

    // DRIVER_MODIFICATION
//    status = HAL_I2C_Master_Receive(&XNUCLEO53L1A1_hi2c, Dev|1, pdata, count, i2c_time_out);
    status = HAL_I2C_Master_Receive(&hi2c1, Dev, pdata, count, i2c_time_out);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	b29a      	uxth	r2, r3
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	89f9      	ldrh	r1, [r7, #14]
 80015a8:	9300      	str	r3, [sp, #0]
 80015aa:	4613      	mov	r3, r2
 80015ac:	68ba      	ldr	r2, [r7, #8]
 80015ae:	4805      	ldr	r0, [pc, #20]	@ (80015c4 <_I2CRead+0x38>)
 80015b0:	f004 f9ce 	bl	8005950 <HAL_I2C_Master_Receive>
 80015b4:	4603      	mov	r3, r0
 80015b6:	613b      	str	r3, [r7, #16]

    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 80015b8:	693b      	ldr	r3, [r7, #16]
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3718      	adds	r7, #24
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	200001b0 	.word	0x200001b0

080015c8 <VL53L1_WrByte>:
done:
    VL53L1_PutI2cBus();
    return Status;
}

VL53L1_Error VL53L1_WrByte(uint16_t Dev, uint16_t index, uint8_t data) {
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	4603      	mov	r3, r0
 80015d0:	80fb      	strh	r3, [r7, #6]
 80015d2:	460b      	mov	r3, r1
 80015d4:	80bb      	strh	r3, [r7, #4]
 80015d6:	4613      	mov	r3, r2
 80015d8:	70fb      	strb	r3, [r7, #3]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 80015da:	2300      	movs	r3, #0
 80015dc:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 80015de:	88bb      	ldrh	r3, [r7, #4]
 80015e0:	0a1b      	lsrs	r3, r3, #8
 80015e2:	b29b      	uxth	r3, r3
 80015e4:	b2da      	uxtb	r2, r3
 80015e6:	4b0d      	ldr	r3, [pc, #52]	@ (800161c <VL53L1_WrByte+0x54>)
 80015e8:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 80015ea:	88bb      	ldrh	r3, [r7, #4]
 80015ec:	b2da      	uxtb	r2, r3
 80015ee:	4b0b      	ldr	r3, [pc, #44]	@ (800161c <VL53L1_WrByte+0x54>)
 80015f0:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data;
 80015f2:	4a0a      	ldr	r2, [pc, #40]	@ (800161c <VL53L1_WrByte+0x54>)
 80015f4:	78fb      	ldrb	r3, [r7, #3]
 80015f6:	7093      	strb	r3, [r2, #2]

    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 80015f8:	88fb      	ldrh	r3, [r7, #6]
 80015fa:	2203      	movs	r2, #3
 80015fc:	4907      	ldr	r1, [pc, #28]	@ (800161c <VL53L1_WrByte+0x54>)
 80015fe:	4618      	mov	r0, r3
 8001600:	f7ff ffa6 	bl	8001550 <_I2CWrite>
 8001604:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <VL53L1_WrByte+0x48>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800160c:	23f3      	movs	r3, #243	@ 0xf3
 800160e:	73fb      	strb	r3, [r7, #15]
    }
    VL53L1_PutI2cBus();
    return Status;
 8001610:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001614:	4618      	mov	r0, r3
 8001616:	3710      	adds	r7, #16
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	200000b0 	.word	0x200000b0

08001620 <VL53L1_WrWord>:

VL53L1_Error VL53L1_WrWord(uint16_t Dev, uint16_t index, uint16_t data) {
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	4603      	mov	r3, r0
 8001628:	80fb      	strh	r3, [r7, #6]
 800162a:	460b      	mov	r3, r1
 800162c:	80bb      	strh	r3, [r7, #4]
 800162e:	4613      	mov	r3, r2
 8001630:	807b      	strh	r3, [r7, #2]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8001632:	2300      	movs	r3, #0
 8001634:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8001636:	88bb      	ldrh	r3, [r7, #4]
 8001638:	0a1b      	lsrs	r3, r3, #8
 800163a:	b29b      	uxth	r3, r3
 800163c:	b2da      	uxtb	r2, r3
 800163e:	4b11      	ldr	r3, [pc, #68]	@ (8001684 <VL53L1_WrWord+0x64>)
 8001640:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8001642:	88bb      	ldrh	r3, [r7, #4]
 8001644:	b2da      	uxtb	r2, r3
 8001646:	4b0f      	ldr	r3, [pc, #60]	@ (8001684 <VL53L1_WrWord+0x64>)
 8001648:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data >> 8;
 800164a:	887b      	ldrh	r3, [r7, #2]
 800164c:	0a1b      	lsrs	r3, r3, #8
 800164e:	b29b      	uxth	r3, r3
 8001650:	b2da      	uxtb	r2, r3
 8001652:	4b0c      	ldr	r3, [pc, #48]	@ (8001684 <VL53L1_WrWord+0x64>)
 8001654:	709a      	strb	r2, [r3, #2]
    _I2CBuffer[3] = data & 0x00FF;
 8001656:	887b      	ldrh	r3, [r7, #2]
 8001658:	b2da      	uxtb	r2, r3
 800165a:	4b0a      	ldr	r3, [pc, #40]	@ (8001684 <VL53L1_WrWord+0x64>)
 800165c:	70da      	strb	r2, [r3, #3]

    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 4);
 800165e:	88fb      	ldrh	r3, [r7, #6]
 8001660:	2204      	movs	r2, #4
 8001662:	4908      	ldr	r1, [pc, #32]	@ (8001684 <VL53L1_WrWord+0x64>)
 8001664:	4618      	mov	r0, r3
 8001666:	f7ff ff73 	bl	8001550 <_I2CWrite>
 800166a:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <VL53L1_WrWord+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8001672:	23f3      	movs	r3, #243	@ 0xf3
 8001674:	73fb      	strb	r3, [r7, #15]
    }
    VL53L1_PutI2cBus();
    return Status;
 8001676:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800167a:	4618      	mov	r0, r3
 800167c:	3710      	adds	r7, #16
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	200000b0 	.word	0x200000b0

08001688 <VL53L1_WrDWord>:

VL53L1_Error VL53L1_WrDWord(uint16_t Dev, uint16_t index, uint32_t data) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	4603      	mov	r3, r0
 8001690:	603a      	str	r2, [r7, #0]
 8001692:	80fb      	strh	r3, [r7, #6]
 8001694:	460b      	mov	r3, r1
 8001696:	80bb      	strh	r3, [r7, #4]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8001698:	2300      	movs	r3, #0
 800169a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;
    _I2CBuffer[0] = index>>8;
 800169c:	88bb      	ldrh	r3, [r7, #4]
 800169e:	0a1b      	lsrs	r3, r3, #8
 80016a0:	b29b      	uxth	r3, r3
 80016a2:	b2da      	uxtb	r2, r3
 80016a4:	4b15      	ldr	r3, [pc, #84]	@ (80016fc <VL53L1_WrDWord+0x74>)
 80016a6:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 80016a8:	88bb      	ldrh	r3, [r7, #4]
 80016aa:	b2da      	uxtb	r2, r3
 80016ac:	4b13      	ldr	r3, [pc, #76]	@ (80016fc <VL53L1_WrDWord+0x74>)
 80016ae:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = (data >> 24) & 0xFF;
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	0e1b      	lsrs	r3, r3, #24
 80016b4:	b2da      	uxtb	r2, r3
 80016b6:	4b11      	ldr	r3, [pc, #68]	@ (80016fc <VL53L1_WrDWord+0x74>)
 80016b8:	709a      	strb	r2, [r3, #2]
    _I2CBuffer[3] = (data >> 16) & 0xFF;
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	0c1b      	lsrs	r3, r3, #16
 80016be:	b2da      	uxtb	r2, r3
 80016c0:	4b0e      	ldr	r3, [pc, #56]	@ (80016fc <VL53L1_WrDWord+0x74>)
 80016c2:	70da      	strb	r2, [r3, #3]
    _I2CBuffer[4] = (data >> 8)  & 0xFF;
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	0a1b      	lsrs	r3, r3, #8
 80016c8:	b2da      	uxtb	r2, r3
 80016ca:	4b0c      	ldr	r3, [pc, #48]	@ (80016fc <VL53L1_WrDWord+0x74>)
 80016cc:	711a      	strb	r2, [r3, #4]
    _I2CBuffer[5] = (data >> 0 ) & 0xFF;
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	b2da      	uxtb	r2, r3
 80016d2:	4b0a      	ldr	r3, [pc, #40]	@ (80016fc <VL53L1_WrDWord+0x74>)
 80016d4:	715a      	strb	r2, [r3, #5]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 6);
 80016d6:	88fb      	ldrh	r3, [r7, #6]
 80016d8:	2206      	movs	r2, #6
 80016da:	4908      	ldr	r1, [pc, #32]	@ (80016fc <VL53L1_WrDWord+0x74>)
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff ff37 	bl	8001550 <_I2CWrite>
 80016e2:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <VL53L1_WrDWord+0x66>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 80016ea:	23f3      	movs	r3, #243	@ 0xf3
 80016ec:	73fb      	strb	r3, [r7, #15]
    }
    VL53L1_PutI2cBus();
    return Status;
 80016ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3710      	adds	r7, #16
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	200000b0 	.word	0x200000b0

08001700 <VL53L1_RdByte>:
    Status = VL53L1_WrByte(Dev, index, data);
done:
    return Status;
}

VL53L1_Error VL53L1_RdByte(uint16_t Dev, uint16_t index, uint8_t *data) {
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0
 8001706:	4603      	mov	r3, r0
 8001708:	603a      	str	r2, [r7, #0]
 800170a:	80fb      	strh	r3, [r7, #6]
 800170c:	460b      	mov	r3, r1
 800170e:	80bb      	strh	r3, [r7, #4]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8001710:	2300      	movs	r3, #0
 8001712:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

	_I2CBuffer[0] = index>>8;
 8001714:	88bb      	ldrh	r3, [r7, #4]
 8001716:	0a1b      	lsrs	r3, r3, #8
 8001718:	b29b      	uxth	r3, r3
 800171a:	b2da      	uxtb	r2, r3
 800171c:	4b13      	ldr	r3, [pc, #76]	@ (800176c <VL53L1_RdByte+0x6c>)
 800171e:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 8001720:	88bb      	ldrh	r3, [r7, #4]
 8001722:	b2da      	uxtb	r2, r3
 8001724:	4b11      	ldr	r3, [pc, #68]	@ (800176c <VL53L1_RdByte+0x6c>)
 8001726:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8001728:	88fb      	ldrh	r3, [r7, #6]
 800172a:	2202      	movs	r2, #2
 800172c:	490f      	ldr	r1, [pc, #60]	@ (800176c <VL53L1_RdByte+0x6c>)
 800172e:	4618      	mov	r0, r3
 8001730:	f7ff ff0e 	bl	8001550 <_I2CWrite>
 8001734:	60b8      	str	r0, [r7, #8]
    if( status_int ){
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d002      	beq.n	8001742 <VL53L1_RdByte+0x42>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800173c:	23f3      	movs	r3, #243	@ 0xf3
 800173e:	73fb      	strb	r3, [r7, #15]
        goto done;
 8001740:	e00d      	b.n	800175e <VL53L1_RdByte+0x5e>
    }
    status_int = _I2CRead(Dev, data, 1);
 8001742:	88fb      	ldrh	r3, [r7, #6]
 8001744:	2201      	movs	r2, #1
 8001746:	6839      	ldr	r1, [r7, #0]
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff ff1f 	bl	800158c <_I2CRead>
 800174e:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d002      	beq.n	800175c <VL53L1_RdByte+0x5c>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8001756:	23f3      	movs	r3, #243	@ 0xf3
 8001758:	73fb      	strb	r3, [r7, #15]
 800175a:	e000      	b.n	800175e <VL53L1_RdByte+0x5e>
    }
done:
 800175c:	bf00      	nop
    VL53L1_PutI2cBus();
    return Status;
 800175e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001762:	4618      	mov	r0, r3
 8001764:	3710      	adds	r7, #16
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	200000b0 	.word	0x200000b0

08001770 <VL53L1_RdWord>:

VL53L1_Error VL53L1_RdWord(uint16_t Dev, uint16_t index, uint16_t *data) {
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
 8001776:	4603      	mov	r3, r0
 8001778:	603a      	str	r2, [r7, #0]
 800177a:	80fb      	strh	r3, [r7, #6]
 800177c:	460b      	mov	r3, r1
 800177e:	80bb      	strh	r3, [r7, #4]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 8001780:	2300      	movs	r3, #0
 8001782:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8001784:	88bb      	ldrh	r3, [r7, #4]
 8001786:	0a1b      	lsrs	r3, r3, #8
 8001788:	b29b      	uxth	r3, r3
 800178a:	b2da      	uxtb	r2, r3
 800178c:	4b17      	ldr	r3, [pc, #92]	@ (80017ec <VL53L1_RdWord+0x7c>)
 800178e:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 8001790:	88bb      	ldrh	r3, [r7, #4]
 8001792:	b2da      	uxtb	r2, r3
 8001794:	4b15      	ldr	r3, [pc, #84]	@ (80017ec <VL53L1_RdWord+0x7c>)
 8001796:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8001798:	88fb      	ldrh	r3, [r7, #6]
 800179a:	2202      	movs	r2, #2
 800179c:	4913      	ldr	r1, [pc, #76]	@ (80017ec <VL53L1_RdWord+0x7c>)
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff fed6 	bl	8001550 <_I2CWrite>
 80017a4:	60b8      	str	r0, [r7, #8]

    if( status_int ){
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d002      	beq.n	80017b2 <VL53L1_RdWord+0x42>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 80017ac:	23f3      	movs	r3, #243	@ 0xf3
 80017ae:	73fb      	strb	r3, [r7, #15]
        goto done;
 80017b0:	e016      	b.n	80017e0 <VL53L1_RdWord+0x70>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 80017b2:	88fb      	ldrh	r3, [r7, #6]
 80017b4:	2202      	movs	r2, #2
 80017b6:	490d      	ldr	r1, [pc, #52]	@ (80017ec <VL53L1_RdWord+0x7c>)
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7ff fee7 	bl	800158c <_I2CRead>
 80017be:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d002      	beq.n	80017cc <VL53L1_RdWord+0x5c>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 80017c6:	23f3      	movs	r3, #243	@ 0xf3
 80017c8:	73fb      	strb	r3, [r7, #15]
        goto done;
 80017ca:	e009      	b.n	80017e0 <VL53L1_RdWord+0x70>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 80017cc:	4b07      	ldr	r3, [pc, #28]	@ (80017ec <VL53L1_RdWord+0x7c>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	021b      	lsls	r3, r3, #8
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	4a05      	ldr	r2, [pc, #20]	@ (80017ec <VL53L1_RdWord+0x7c>)
 80017d6:	7852      	ldrb	r2, [r2, #1]
 80017d8:	4413      	add	r3, r2
 80017da:	b29a      	uxth	r2, r3
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	801a      	strh	r2, [r3, #0]
done:
    VL53L1_PutI2cBus();
    return Status;
 80017e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3710      	adds	r7, #16
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	200000b0 	.word	0x200000b0

080017f0 <VL53L1_WaitMs>:
	trace_print(VL53L1_TRACE_LEVEL_INFO, "VL53L1_GetTimerFrequency: Freq : %dHz\n", *ptimer_freq_hz);
	return VL53L1_ERROR_NONE;
}


VL53L1_Error VL53L1_WaitMs(uint16_t dev, int32_t wait_ms){
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	6039      	str	r1, [r7, #0]
 80017fa:	80fb      	strh	r3, [r7, #6]
	(void)dev;
	HAL_Delay(wait_ms);
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	4618      	mov	r0, r3
 8001800:	f001 fa98 	bl	8002d34 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 8001804:	2300      	movs	r3, #0
}
 8001806:	4618      	mov	r0, r3
 8001808:	3708      	adds	r7, #8
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}

0800180e <dwm_reset>:
#include "stm32f4xx_hal.h"

extern SPI_HandleTypeDef hspi1;


void dwm_reset(DWM_Module *module) {
 800180e:	b580      	push	{r7, lr}
 8001810:	b082      	sub	sp, #8
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(module->reset_port, module->reset_pin, GPIO_PIN_RESET);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6898      	ldr	r0, [r3, #8]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	899b      	ldrh	r3, [r3, #12]
 800181e:	2200      	movs	r2, #0
 8001820:	4619      	mov	r1, r3
 8001822:	f001 fd29 	bl	8003278 <HAL_GPIO_WritePin>
    HAL_Delay(1);  // 1 ms minimum
 8001826:	2001      	movs	r0, #1
 8001828:	f001 fa84 	bl	8002d34 <HAL_Delay>

    // Release  to Hi-Z because open-drain
    HAL_GPIO_WritePin(module->reset_port, module->reset_pin, GPIO_PIN_SET);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6898      	ldr	r0, [r3, #8]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	899b      	ldrh	r3, [r3, #12]
 8001834:	2201      	movs	r2, #1
 8001836:	4619      	mov	r1, r3
 8001838:	f001 fd1e 	bl	8003278 <HAL_GPIO_WritePin>
    HAL_Delay(10); // Allow DW1000 to boot
 800183c:	200a      	movs	r0, #10
 800183e:	f001 fa79 	bl	8002d34 <HAL_Delay>
}
 8001842:	bf00      	nop
 8001844:	3708      	adds	r7, #8
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
	...

0800184c <dwm_read_reg>:


void dwm_read_reg(DWM_Module *module, uint8_t reg_id, uint8_t *data, uint8_t len) {
 800184c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001850:	b08d      	sub	sp, #52	@ 0x34
 8001852:	af02      	add	r7, sp, #8
 8001854:	6178      	str	r0, [r7, #20]
 8001856:	60fa      	str	r2, [r7, #12]
 8001858:	461a      	mov	r2, r3
 800185a:	460b      	mov	r3, r1
 800185c:	74fb      	strb	r3, [r7, #19]
 800185e:	4613      	mov	r3, r2
 8001860:	74bb      	strb	r3, [r7, #18]
 8001862:	466b      	mov	r3, sp
 8001864:	461e      	mov	r6, r3
    uint8_t tx[1 + len];
 8001866:	7cbb      	ldrb	r3, [r7, #18]
 8001868:	1c59      	adds	r1, r3, #1
 800186a:	1e4b      	subs	r3, r1, #1
 800186c:	627b      	str	r3, [r7, #36]	@ 0x24
 800186e:	460a      	mov	r2, r1
 8001870:	2300      	movs	r3, #0
 8001872:	603a      	str	r2, [r7, #0]
 8001874:	607b      	str	r3, [r7, #4]
 8001876:	f04f 0200 	mov.w	r2, #0
 800187a:	f04f 0300 	mov.w	r3, #0
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	00c3      	lsls	r3, r0, #3
 8001882:	6838      	ldr	r0, [r7, #0]
 8001884:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001888:	6838      	ldr	r0, [r7, #0]
 800188a:	00c2      	lsls	r2, r0, #3
 800188c:	460a      	mov	r2, r1
 800188e:	2300      	movs	r3, #0
 8001890:	4692      	mov	sl, r2
 8001892:	469b      	mov	fp, r3
 8001894:	f04f 0200 	mov.w	r2, #0
 8001898:	f04f 0300 	mov.w	r3, #0
 800189c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80018a0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80018a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80018a8:	460b      	mov	r3, r1
 80018aa:	3307      	adds	r3, #7
 80018ac:	08db      	lsrs	r3, r3, #3
 80018ae:	00db      	lsls	r3, r3, #3
 80018b0:	ebad 0d03 	sub.w	sp, sp, r3
 80018b4:	ab02      	add	r3, sp, #8
 80018b6:	3300      	adds	r3, #0
 80018b8:	623b      	str	r3, [r7, #32]
    uint8_t rx[1 + len];
 80018ba:	7cbb      	ldrb	r3, [r7, #18]
 80018bc:	1c59      	adds	r1, r3, #1
 80018be:	1e4b      	subs	r3, r1, #1
 80018c0:	61fb      	str	r3, [r7, #28]
 80018c2:	460a      	mov	r2, r1
 80018c4:	2300      	movs	r3, #0
 80018c6:	4690      	mov	r8, r2
 80018c8:	4699      	mov	r9, r3
 80018ca:	f04f 0200 	mov.w	r2, #0
 80018ce:	f04f 0300 	mov.w	r3, #0
 80018d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80018d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80018da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80018de:	460a      	mov	r2, r1
 80018e0:	2300      	movs	r3, #0
 80018e2:	4614      	mov	r4, r2
 80018e4:	461d      	mov	r5, r3
 80018e6:	f04f 0200 	mov.w	r2, #0
 80018ea:	f04f 0300 	mov.w	r3, #0
 80018ee:	00eb      	lsls	r3, r5, #3
 80018f0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80018f4:	00e2      	lsls	r2, r4, #3
 80018f6:	460b      	mov	r3, r1
 80018f8:	3307      	adds	r3, #7
 80018fa:	08db      	lsrs	r3, r3, #3
 80018fc:	00db      	lsls	r3, r3, #3
 80018fe:	ebad 0d03 	sub.w	sp, sp, r3
 8001902:	ab02      	add	r3, sp, #8
 8001904:	3300      	adds	r3, #0
 8001906:	61bb      	str	r3, [r7, #24]

    tx[0] = reg_id & 0x3F;
 8001908:	7cfb      	ldrb	r3, [r7, #19]
 800190a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800190e:	b2da      	uxtb	r2, r3
 8001910:	6a3b      	ldr	r3, [r7, #32]
 8001912:	701a      	strb	r2, [r3, #0]

    memset(&tx[1], 0, len);
 8001914:	6a3b      	ldr	r3, [r7, #32]
 8001916:	3301      	adds	r3, #1
 8001918:	7cba      	ldrb	r2, [r7, #18]
 800191a:	2100      	movs	r1, #0
 800191c:	4618      	mov	r0, r3
 800191e:	f00e fb23 	bl	800ff68 <memset>

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_RESET);
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	6818      	ldr	r0, [r3, #0]
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	889b      	ldrh	r3, [r3, #4]
 800192a:	2200      	movs	r2, #0
 800192c:	4619      	mov	r1, r3
 800192e:	f001 fca3 	bl	8003278 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1, tx, rx, 1 + len, HAL_MAX_DELAY);
 8001932:	7cbb      	ldrb	r3, [r7, #18]
 8001934:	b29b      	uxth	r3, r3
 8001936:	3301      	adds	r3, #1
 8001938:	b29b      	uxth	r3, r3
 800193a:	f04f 32ff 	mov.w	r2, #4294967295
 800193e:	9200      	str	r2, [sp, #0]
 8001940:	69ba      	ldr	r2, [r7, #24]
 8001942:	6a39      	ldr	r1, [r7, #32]
 8001944:	480b      	ldr	r0, [pc, #44]	@ (8001974 <dwm_read_reg+0x128>)
 8001946:	f006 fa34 	bl	8007db2 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_SET);
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	6818      	ldr	r0, [r3, #0]
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	889b      	ldrh	r3, [r3, #4]
 8001952:	2201      	movs	r2, #1
 8001954:	4619      	mov	r1, r3
 8001956:	f001 fc8f 	bl	8003278 <HAL_GPIO_WritePin>

    memcpy(data, &rx[1], len);
 800195a:	69bb      	ldr	r3, [r7, #24]
 800195c:	3301      	adds	r3, #1
 800195e:	7cba      	ldrb	r2, [r7, #18]
 8001960:	4619      	mov	r1, r3
 8001962:	68f8      	ldr	r0, [r7, #12]
 8001964:	f00e fba2 	bl	80100ac <memcpy>
 8001968:	46b5      	mov	sp, r6
}
 800196a:	bf00      	nop
 800196c:	372c      	adds	r7, #44	@ 0x2c
 800196e:	46bd      	mov	sp, r7
 8001970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001974:	2000024c 	.word	0x2000024c

08001978 <dwm_write_reg>:


void dwm_write_reg(DWM_Module *module, uint8_t reg_id, uint8_t *data, uint8_t len) {
 8001978:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800197c:	b087      	sub	sp, #28
 800197e:	af00      	add	r7, sp, #0
 8001980:	60f8      	str	r0, [r7, #12]
 8001982:	607a      	str	r2, [r7, #4]
 8001984:	461a      	mov	r2, r3
 8001986:	460b      	mov	r3, r1
 8001988:	72fb      	strb	r3, [r7, #11]
 800198a:	4613      	mov	r3, r2
 800198c:	72bb      	strb	r3, [r7, #10]
 800198e:	466b      	mov	r3, sp
 8001990:	461e      	mov	r6, r3
    uint8_t tx[1 + len];
 8001992:	7abb      	ldrb	r3, [r7, #10]
 8001994:	1c59      	adds	r1, r3, #1
 8001996:	1e4b      	subs	r3, r1, #1
 8001998:	617b      	str	r3, [r7, #20]
 800199a:	460a      	mov	r2, r1
 800199c:	2300      	movs	r3, #0
 800199e:	4690      	mov	r8, r2
 80019a0:	4699      	mov	r9, r3
 80019a2:	f04f 0200 	mov.w	r2, #0
 80019a6:	f04f 0300 	mov.w	r3, #0
 80019aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80019ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80019b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80019b6:	460a      	mov	r2, r1
 80019b8:	2300      	movs	r3, #0
 80019ba:	4614      	mov	r4, r2
 80019bc:	461d      	mov	r5, r3
 80019be:	f04f 0200 	mov.w	r2, #0
 80019c2:	f04f 0300 	mov.w	r3, #0
 80019c6:	00eb      	lsls	r3, r5, #3
 80019c8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80019cc:	00e2      	lsls	r2, r4, #3
 80019ce:	460b      	mov	r3, r1
 80019d0:	3307      	adds	r3, #7
 80019d2:	08db      	lsrs	r3, r3, #3
 80019d4:	00db      	lsls	r3, r3, #3
 80019d6:	ebad 0d03 	sub.w	sp, sp, r3
 80019da:	466b      	mov	r3, sp
 80019dc:	3300      	adds	r3, #0
 80019de:	613b      	str	r3, [r7, #16]
    tx[0] = 0x80 | (reg_id & 0x3F);
 80019e0:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80019e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80019e8:	b25b      	sxtb	r3, r3
 80019ea:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80019ee:	b25b      	sxtb	r3, r3
 80019f0:	b2da      	uxtb	r2, r3
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	701a      	strb	r2, [r3, #0]

    memcpy(&tx[1], data, len);
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	3301      	adds	r3, #1
 80019fa:	7aba      	ldrb	r2, [r7, #10]
 80019fc:	6879      	ldr	r1, [r7, #4]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f00e fb54 	bl	80100ac <memcpy>

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_RESET);
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	6818      	ldr	r0, [r3, #0]
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	889b      	ldrh	r3, [r3, #4]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	4619      	mov	r1, r3
 8001a10:	f001 fc32 	bl	8003278 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, tx, 1 + len, HAL_MAX_DELAY);
 8001a14:	7abb      	ldrb	r3, [r7, #10]
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	3301      	adds	r3, #1
 8001a1a:	b29a      	uxth	r2, r3
 8001a1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a20:	6939      	ldr	r1, [r7, #16]
 8001a22:	4808      	ldr	r0, [pc, #32]	@ (8001a44 <dwm_write_reg+0xcc>)
 8001a24:	f006 f881 	bl	8007b2a <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_SET);
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	6818      	ldr	r0, [r3, #0]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	889b      	ldrh	r3, [r3, #4]
 8001a30:	2201      	movs	r2, #1
 8001a32:	4619      	mov	r1, r3
 8001a34:	f001 fc20 	bl	8003278 <HAL_GPIO_WritePin>
 8001a38:	46b5      	mov	sp, r6
}
 8001a3a:	bf00      	nop
 8001a3c:	371c      	adds	r7, #28
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001a44:	2000024c 	.word	0x2000024c

08001a48 <dwm_write_reg_sub>:



void dwm_write_reg_sub(DWM_Module *module, uint8_t reg_id, uint16_t subaddr, uint8_t *data, uint16_t len) {
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b086      	sub	sp, #24
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	607b      	str	r3, [r7, #4]
 8001a52:	460b      	mov	r3, r1
 8001a54:	72fb      	strb	r3, [r7, #11]
 8001a56:	4613      	mov	r3, r2
 8001a58:	813b      	strh	r3, [r7, #8]

	uint8_t header[3];
    uint8_t header_len = 1;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	75fb      	strb	r3, [r7, #23]

    //first header byte - write + reg ID
    header[0] = 0x80 | (reg_id & 0x3F);
 8001a5e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001a62:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a66:	b25b      	sxtb	r3, r3
 8001a68:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001a6c:	b25b      	sxtb	r3, r3
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	753b      	strb	r3, [r7, #20]

    if (subaddr != 0xFFFF) {  // sentinel = no subaddr
 8001a72:	893b      	ldrh	r3, [r7, #8]
 8001a74:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d01b      	beq.n	8001ab4 <dwm_write_reg_sub+0x6c>
        header[0] |= 0x40;    // subaddress flag
 8001a7c:	7d3b      	ldrb	r3, [r7, #20]
 8001a7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	753b      	strb	r3, [r7, #20]

        header[1] = subaddr & 0x7F;
 8001a86:	893b      	ldrh	r3, [r7, #8]
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	757b      	strb	r3, [r7, #21]
        header_len = 2;
 8001a92:	2302      	movs	r3, #2
 8001a94:	75fb      	strb	r3, [r7, #23]

        if (subaddr > 0x7F) {
 8001a96:	893b      	ldrh	r3, [r7, #8]
 8001a98:	2b7f      	cmp	r3, #127	@ 0x7f
 8001a9a:	d90b      	bls.n	8001ab4 <dwm_write_reg_sub+0x6c>
            header[1] |= 0x80;
 8001a9c:	7d7b      	ldrb	r3, [r7, #21]
 8001a9e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	757b      	strb	r3, [r7, #21]
            header[2] = (subaddr >> 7) & 0xFF;
 8001aa6:	893b      	ldrh	r3, [r7, #8]
 8001aa8:	09db      	lsrs	r3, r3, #7
 8001aaa:	b29b      	uxth	r3, r3
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	75bb      	strb	r3, [r7, #22]
            header_len = 3;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	75fb      	strb	r3, [r7, #23]
        }
    }

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_RESET);
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	6818      	ldr	r0, [r3, #0]
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	889b      	ldrh	r3, [r3, #4]
 8001abc:	2200      	movs	r2, #0
 8001abe:	4619      	mov	r1, r3
 8001ac0:	f001 fbda 	bl	8003278 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, header, header_len, HAL_MAX_DELAY);
 8001ac4:	7dfb      	ldrb	r3, [r7, #23]
 8001ac6:	b29a      	uxth	r2, r3
 8001ac8:	f107 0114 	add.w	r1, r7, #20
 8001acc:	f04f 33ff 	mov.w	r3, #4294967295
 8001ad0:	480a      	ldr	r0, [pc, #40]	@ (8001afc <dwm_write_reg_sub+0xb4>)
 8001ad2:	f006 f82a 	bl	8007b2a <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, data, len, HAL_MAX_DELAY);
 8001ad6:	8c3a      	ldrh	r2, [r7, #32]
 8001ad8:	f04f 33ff 	mov.w	r3, #4294967295
 8001adc:	6879      	ldr	r1, [r7, #4]
 8001ade:	4807      	ldr	r0, [pc, #28]	@ (8001afc <dwm_write_reg_sub+0xb4>)
 8001ae0:	f006 f823 	bl	8007b2a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_SET);
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	6818      	ldr	r0, [r3, #0]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	889b      	ldrh	r3, [r3, #4]
 8001aec:	2201      	movs	r2, #1
 8001aee:	4619      	mov	r1, r3
 8001af0:	f001 fbc2 	bl	8003278 <HAL_GPIO_WritePin>
}
 8001af4:	bf00      	nop
 8001af6:	3718      	adds	r7, #24
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	2000024c 	.word	0x2000024c

08001b00 <dwm_read_reg_sub>:


void dwm_read_reg_sub(DWM_Module *module,uint8_t reg_id, uint16_t subaddr, uint8_t *data, uint16_t len) {
 8001b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b04:	b08f      	sub	sp, #60	@ 0x3c
 8001b06:	af02      	add	r7, sp, #8
 8001b08:	6178      	str	r0, [r7, #20]
 8001b0a:	60fb      	str	r3, [r7, #12]
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	74fb      	strb	r3, [r7, #19]
 8001b10:	4613      	mov	r3, r2
 8001b12:	823b      	strh	r3, [r7, #16]
 8001b14:	466b      	mov	r3, sp
 8001b16:	461e      	mov	r6, r3

	uint8_t header[3];
    uint8_t header_len = 1;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    header[0] = reg_id & 0x3F;
 8001b1e:	7cfb      	ldrb	r3, [r7, #19]
 8001b20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	763b      	strb	r3, [r7, #24]

    if (subaddr != 0xFFFF) {
 8001b28:	8a3b      	ldrh	r3, [r7, #16]
 8001b2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d01d      	beq.n	8001b6e <dwm_read_reg_sub+0x6e>
        header[0] |= 0x40;
 8001b32:	7e3b      	ldrb	r3, [r7, #24]
 8001b34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	763b      	strb	r3, [r7, #24]

        header[1] = subaddr & 0x7F;
 8001b3c:	8a3b      	ldrh	r3, [r7, #16]
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	767b      	strb	r3, [r7, #25]
        header_len = 2;
 8001b48:	2302      	movs	r3, #2
 8001b4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

        if (subaddr > 0x7F) {
 8001b4e:	8a3b      	ldrh	r3, [r7, #16]
 8001b50:	2b7f      	cmp	r3, #127	@ 0x7f
 8001b52:	d90c      	bls.n	8001b6e <dwm_read_reg_sub+0x6e>
            header[1] |= 0x80;
 8001b54:	7e7b      	ldrb	r3, [r7, #25]
 8001b56:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001b5a:	b2db      	uxtb	r3, r3
 8001b5c:	767b      	strb	r3, [r7, #25]
            header[2] = subaddr >> 7;
 8001b5e:	8a3b      	ldrh	r3, [r7, #16]
 8001b60:	09db      	lsrs	r3, r3, #7
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	76bb      	strb	r3, [r7, #26]
            header_len = 3;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }
    }

    //combine header + dummy
    uint8_t tx[header_len + len];
 8001b6e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001b72:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001b76:	18d1      	adds	r1, r2, r3
 8001b78:	1e4b      	subs	r3, r1, #1
 8001b7a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001b7c:	460a      	mov	r2, r1
 8001b7e:	2300      	movs	r3, #0
 8001b80:	603a      	str	r2, [r7, #0]
 8001b82:	607b      	str	r3, [r7, #4]
 8001b84:	f04f 0200 	mov.w	r2, #0
 8001b88:	f04f 0300 	mov.w	r3, #0
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	00c3      	lsls	r3, r0, #3
 8001b90:	6838      	ldr	r0, [r7, #0]
 8001b92:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001b96:	6838      	ldr	r0, [r7, #0]
 8001b98:	00c2      	lsls	r2, r0, #3
 8001b9a:	460a      	mov	r2, r1
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	4692      	mov	sl, r2
 8001ba0:	469b      	mov	fp, r3
 8001ba2:	f04f 0200 	mov.w	r2, #0
 8001ba6:	f04f 0300 	mov.w	r3, #0
 8001baa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001bae:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001bb2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	3307      	adds	r3, #7
 8001bba:	08db      	lsrs	r3, r3, #3
 8001bbc:	00db      	lsls	r3, r3, #3
 8001bbe:	ebad 0d03 	sub.w	sp, sp, r3
 8001bc2:	ab02      	add	r3, sp, #8
 8001bc4:	3300      	adds	r3, #0
 8001bc6:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t rx[header_len + len];
 8001bc8:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001bcc:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001bd0:	18d1      	adds	r1, r2, r3
 8001bd2:	1e4b      	subs	r3, r1, #1
 8001bd4:	623b      	str	r3, [r7, #32]
 8001bd6:	460a      	mov	r2, r1
 8001bd8:	2300      	movs	r3, #0
 8001bda:	4690      	mov	r8, r2
 8001bdc:	4699      	mov	r9, r3
 8001bde:	f04f 0200 	mov.w	r2, #0
 8001be2:	f04f 0300 	mov.w	r3, #0
 8001be6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001bea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001bee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001bf2:	460a      	mov	r2, r1
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	4614      	mov	r4, r2
 8001bf8:	461d      	mov	r5, r3
 8001bfa:	f04f 0200 	mov.w	r2, #0
 8001bfe:	f04f 0300 	mov.w	r3, #0
 8001c02:	00eb      	lsls	r3, r5, #3
 8001c04:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c08:	00e2      	lsls	r2, r4, #3
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	3307      	adds	r3, #7
 8001c0e:	08db      	lsrs	r3, r3, #3
 8001c10:	00db      	lsls	r3, r3, #3
 8001c12:	ebad 0d03 	sub.w	sp, sp, r3
 8001c16:	ab02      	add	r3, sp, #8
 8001c18:	3300      	adds	r3, #0
 8001c1a:	61fb      	str	r3, [r7, #28]

    memcpy(tx, header, header_len);
 8001c1c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001c20:	f107 0318 	add.w	r3, r7, #24
 8001c24:	4619      	mov	r1, r3
 8001c26:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001c28:	f00e fa40 	bl	80100ac <memcpy>
    memset(tx + header_len, 0, len);
 8001c2c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c32:	4413      	add	r3, r2
 8001c34:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8001c38:	2100      	movs	r1, #0
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f00e f994 	bl	800ff68 <memset>

    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_RESET);
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	6818      	ldr	r0, [r3, #0]
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	889b      	ldrh	r3, [r3, #4]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	f001 fb14 	bl	8003278 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1, tx, rx, header_len + len, HAL_MAX_DELAY);
 8001c50:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c54:	b29a      	uxth	r2, r3
 8001c56:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8001c5a:	4413      	add	r3, r2
 8001c5c:	b29b      	uxth	r3, r3
 8001c5e:	f04f 32ff 	mov.w	r2, #4294967295
 8001c62:	9200      	str	r2, [sp, #0]
 8001c64:	69fa      	ldr	r2, [r7, #28]
 8001c66:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001c68:	480d      	ldr	r0, [pc, #52]	@ (8001ca0 <dwm_read_reg_sub+0x1a0>)
 8001c6a:	f006 f8a2 	bl	8007db2 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(module->cs_port, module->cs_pin, GPIO_PIN_SET);
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	6818      	ldr	r0, [r3, #0]
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	889b      	ldrh	r3, [r3, #4]
 8001c76:	2201      	movs	r2, #1
 8001c78:	4619      	mov	r1, r3
 8001c7a:	f001 fafd 	bl	8003278 <HAL_GPIO_WritePin>

    memcpy(data, rx + header_len, len);
 8001c7e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001c82:	69fa      	ldr	r2, [r7, #28]
 8001c84:	4413      	add	r3, r2
 8001c86:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	68f8      	ldr	r0, [r7, #12]
 8001c8e:	f00e fa0d 	bl	80100ac <memcpy>
 8001c92:	46b5      	mov	sp, r6
}
 8001c94:	bf00      	nop
 8001c96:	3734      	adds	r7, #52	@ 0x34
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001c9e:	bf00      	nop
 8001ca0:	2000024c 	.word	0x2000024c

08001ca4 <dwm_configure>:

void dwm_configure(DWM_Module* module){
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b092      	sub	sp, #72	@ 0x48
 8001ca8:	af02      	add	r7, sp, #8
 8001caa:	6078      	str	r0, [r7, #4]

	//1. AGC Tune1 - 2 octets
	uint8_t current_agc1_config[2] = {0};
 8001cac:	2300      	movs	r3, #0
 8001cae:	87bb      	strh	r3, [r7, #60]	@ 0x3c
	dwm_read_reg_sub(module,0x23,0x04,current_agc1_config,2);
 8001cb0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001cb4:	2202      	movs	r2, #2
 8001cb6:	9200      	str	r2, [sp, #0]
 8001cb8:	2204      	movs	r2, #4
 8001cba:	2123      	movs	r1, #35	@ 0x23
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f7ff ff1f 	bl	8001b00 <dwm_read_reg_sub>

	current_agc1_config[0] = 0x70;
 8001cc2:	2370      	movs	r3, #112	@ 0x70
 8001cc4:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	current_agc1_config[1] = 0x88;
 8001cc8:	2388      	movs	r3, #136	@ 0x88
 8001cca:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	dwm_write_reg_sub(module, 0x23,0x04,current_agc1_config,2);
 8001cce:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001cd2:	2202      	movs	r2, #2
 8001cd4:	9200      	str	r2, [sp, #0]
 8001cd6:	2204      	movs	r2, #4
 8001cd8:	2123      	movs	r1, #35	@ 0x23
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f7ff feb4 	bl	8001a48 <dwm_write_reg_sub>
	dwm_read_reg_sub(module, 0x23,0x04,current_agc1_config,2);
 8001ce0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001ce4:	2202      	movs	r2, #2
 8001ce6:	9200      	str	r2, [sp, #0]
 8001ce8:	2204      	movs	r2, #4
 8001cea:	2123      	movs	r1, #35	@ 0x23
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f7ff ff07 	bl	8001b00 <dwm_read_reg_sub>


	//2.AGC Tune2 (4 oct)
	uint8_t new_agc2_config[4] = {0x07,0xa9,0x02,0x25};
 8001cf2:	4b5f      	ldr	r3, [pc, #380]	@ (8001e70 <dwm_configure+0x1cc>)
 8001cf4:	63bb      	str	r3, [r7, #56]	@ 0x38
	dwm_write_reg_sub(module, 0x23,0x0c,new_agc2_config,4);
 8001cf6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001cfa:	2204      	movs	r2, #4
 8001cfc:	9200      	str	r2, [sp, #0]
 8001cfe:	220c      	movs	r2, #12
 8001d00:	2123      	movs	r1, #35	@ 0x23
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f7ff fea0 	bl	8001a48 <dwm_write_reg_sub>

	//	//3. DRX_Tune_2 (4 oct)
	uint8_t new_drx2_config[4] = {0x2d,0x00,0x1a,0x31};
 8001d08:	4b5a      	ldr	r3, [pc, #360]	@ (8001e74 <dwm_configure+0x1d0>)
 8001d0a:	637b      	str	r3, [r7, #52]	@ 0x34
	dwm_write_reg_sub(module, 0x27,0x08,new_drx2_config,4);
 8001d0c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001d10:	2204      	movs	r2, #4
 8001d12:	9200      	str	r2, [sp, #0]
 8001d14:	2208      	movs	r2, #8
 8001d16:	2127      	movs	r1, #39	@ 0x27
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f7ff fe95 	bl	8001a48 <dwm_write_reg_sub>

	//4. NTM
	uint8_t lde_cfg_1[1] = {0};
 8001d1e:	2300      	movs	r3, #0
 8001d20:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	dwm_read_reg_sub(module, 0x2E,0x0806,lde_cfg_1,1);
 8001d24:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001d28:	2201      	movs	r2, #1
 8001d2a:	9200      	str	r2, [sp, #0]
 8001d2c:	f640 0206 	movw	r2, #2054	@ 0x806
 8001d30:	212e      	movs	r1, #46	@ 0x2e
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f7ff fee4 	bl	8001b00 <dwm_read_reg_sub>
	lde_cfg_1[0] = (lde_cfg_1[0] & ~0x1F) | (0x0D & 0x1F);
 8001d38:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001d3c:	b25b      	sxtb	r3, r3
 8001d3e:	f023 031f 	bic.w	r3, r3, #31
 8001d42:	b25b      	sxtb	r3, r3
 8001d44:	f043 030d 	orr.w	r3, r3, #13
 8001d48:	b25b      	sxtb	r3, r3
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	dwm_write_reg_sub(module, 0x2E,0x0806,lde_cfg_1,1);
 8001d50:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001d54:	2201      	movs	r2, #1
 8001d56:	9200      	str	r2, [sp, #0]
 8001d58:	f640 0206 	movw	r2, #2054	@ 0x806
 8001d5c:	212e      	movs	r1, #46	@ 0x2e
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f7ff fe72 	bl	8001a48 <dwm_write_reg_sub>

//	5.LDE Config 2
	uint8_t lde_cfg_2[2] = {0x07,0x16};
 8001d64:	f241 6307 	movw	r3, #5639	@ 0x1607
 8001d68:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	dwm_write_reg_sub(module, 0x2E,0x1806,lde_cfg_2,2);
 8001d6a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d6e:	2202      	movs	r2, #2
 8001d70:	9200      	str	r2, [sp, #0]
 8001d72:	f641 0206 	movw	r2, #6150	@ 0x1806
 8001d76:	212e      	movs	r1, #46	@ 0x2e
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f7ff fe65 	bl	8001a48 <dwm_write_reg_sub>

//	//6. Tx Power
	uint8_t tx_power_ctrl[4] ={0x48,0x28,0x08,0x0e};
 8001d7e:	4b3e      	ldr	r3, [pc, #248]	@ (8001e78 <dwm_configure+0x1d4>)
 8001d80:	62bb      	str	r3, [r7, #40]	@ 0x28
	dwm_write_reg_sub(module, 0x1E,0x00,tx_power_ctrl,4);
 8001d82:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d86:	2204      	movs	r2, #4
 8001d88:	9200      	str	r2, [sp, #0]
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	211e      	movs	r1, #30
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f7ff fe5a 	bl	8001a48 <dwm_write_reg_sub>


//	7. RF_TXCTRL (3 oct)
//	 DATASHEET_UNCLEAR (refer pg 153)
//	 The data sheet says set 24 bits,  last oct is reserved and set to 0x00 but when reading it has 0xde, might have to set to 0x00 of issues
	uint8_t rf_txctrl[3] = {0xe3,0x3f,0x1e};
 8001d94:	4a39      	ldr	r2, [pc, #228]	@ (8001e7c <dwm_configure+0x1d8>)
 8001d96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d9a:	6812      	ldr	r2, [r2, #0]
 8001d9c:	4611      	mov	r1, r2
 8001d9e:	8019      	strh	r1, [r3, #0]
 8001da0:	3302      	adds	r3, #2
 8001da2:	0c12      	lsrs	r2, r2, #16
 8001da4:	701a      	strb	r2, [r3, #0]
	dwm_write_reg_sub(module, 0x28,0x0c,rf_txctrl,3);
 8001da6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001daa:	2203      	movs	r2, #3
 8001dac:	9200      	str	r2, [sp, #0]
 8001dae:	220c      	movs	r2, #12
 8001db0:	2128      	movs	r1, #40	@ 0x28
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f7ff fe48 	bl	8001a48 <dwm_write_reg_sub>

//	8.TC_PGDELAY (1 oct)
	uint8_t tc_pgdelay[1] = {0xc0};
 8001db8:	23c0      	movs	r3, #192	@ 0xc0
 8001dba:	f887 3020 	strb.w	r3, [r7, #32]
	dwm_write_reg_sub(module, 0x2A,0x0b,tc_pgdelay,1);
 8001dbe:	f107 0320 	add.w	r3, r7, #32
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	9200      	str	r2, [sp, #0]
 8001dc6:	220b      	movs	r2, #11
 8001dc8:	212a      	movs	r1, #42	@ 0x2a
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f7ff fe3c 	bl	8001a48 <dwm_write_reg_sub>

//	9.PLL_TUNE (1 oct)
	uint8_t fs_pll_tune[1] = {0xbe};
 8001dd0:	23be      	movs	r3, #190	@ 0xbe
 8001dd2:	773b      	strb	r3, [r7, #28]
	dwm_write_reg_sub(module, 0x2b,0x0b,fs_pll_tune,1);
 8001dd4:	f107 031c 	add.w	r3, r7, #28
 8001dd8:	2201      	movs	r2, #1
 8001dda:	9200      	str	r2, [sp, #0]
 8001ddc:	220b      	movs	r2, #11
 8001dde:	212b      	movs	r1, #43	@ 0x2b
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f7ff fe31 	bl	8001a48 <dwm_write_reg_sub>

//	10. LDE_LOAD
	//NOTE: refer page 176 for ldeload instruction if waking up from sleep/deep sleep

	//L1 - write to PMSC Control0 lower 16 bits
	uint8_t pmsc_ctrl_0_lower_2_oct[2] = {0x01,0x03};
 8001de6:	f240 3301 	movw	r3, #769	@ 0x301
 8001dea:	833b      	strh	r3, [r7, #24]
	dwm_write_reg_sub(module, 0x36, 0x00, pmsc_ctrl_0_lower_2_oct, 2);
 8001dec:	f107 0318 	add.w	r3, r7, #24
 8001df0:	2202      	movs	r2, #2
 8001df2:	9200      	str	r2, [sp, #0]
 8001df4:	2200      	movs	r2, #0
 8001df6:	2136      	movs	r1, #54	@ 0x36
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f7ff fe25 	bl	8001a48 <dwm_write_reg_sub>

	//L2 - set OTP control LDELOAD bit (write entire reg)
	uint8_t otp_control[2] = {0x00,0x80};
 8001dfe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001e02:	82bb      	strh	r3, [r7, #20]
	dwm_write_reg_sub(module, 0x2d, 0x06, otp_control, 2);
 8001e04:	f107 0314 	add.w	r3, r7, #20
 8001e08:	2202      	movs	r2, #2
 8001e0a:	9200      	str	r2, [sp, #0]
 8001e0c:	2206      	movs	r2, #6
 8001e0e:	212d      	movs	r1, #45	@ 0x2d
 8001e10:	6878      	ldr	r0, [r7, #4]
 8001e12:	f7ff fe19 	bl	8001a48 <dwm_write_reg_sub>

	//Wait 150us
	HAL_Delay(1);
 8001e16:	2001      	movs	r0, #1
 8001e18:	f000 ff8c 	bl	8002d34 <HAL_Delay>

	// L-3
	uint8_t pmsc_ctrl_0_lower_2_oct_L3[2] = {0x00,0x02};
 8001e1c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e20:	823b      	strh	r3, [r7, #16]
	dwm_write_reg_sub(module, 0x36, 0x00, pmsc_ctrl_0_lower_2_oct_L3, 2);
 8001e22:	f107 0310 	add.w	r3, r7, #16
 8001e26:	2202      	movs	r2, #2
 8001e28:	9200      	str	r2, [sp, #0]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	2136      	movs	r1, #54	@ 0x36
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f7ff fe0a 	bl	8001a48 <dwm_write_reg_sub>

	// ADDDITIONAL - (not part of the recommended configs)

	//To fix the CLKPLL_LL bit not locking issue in reg 0x0f, the PLLDT bit of 0x24 must be set

	  uint8_t ec_ctrl_reg[4] = {0};
 8001e34:	2300      	movs	r3, #0
 8001e36:	60fb      	str	r3, [r7, #12]
	  dwm_read_reg_sub(module, 0x24,0x00,ec_ctrl_reg,4);
 8001e38:	f107 030c 	add.w	r3, r7, #12
 8001e3c:	2204      	movs	r2, #4
 8001e3e:	9200      	str	r2, [sp, #0]
 8001e40:	2200      	movs	r2, #0
 8001e42:	2124      	movs	r1, #36	@ 0x24
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f7ff fe5b 	bl	8001b00 <dwm_read_reg_sub>
	  ec_ctrl_reg[0] = ec_ctrl_reg[0]|0x04;
 8001e4a:	7b3b      	ldrb	r3, [r7, #12]
 8001e4c:	f043 0304 	orr.w	r3, r3, #4
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	733b      	strb	r3, [r7, #12]
	  dwm_write_reg_sub(module, 0x24,0x00,ec_ctrl_reg,4);
 8001e54:	f107 030c 	add.w	r3, r7, #12
 8001e58:	2204      	movs	r2, #4
 8001e5a:	9200      	str	r2, [sp, #0]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	2124      	movs	r1, #36	@ 0x24
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f7ff fdf1 	bl	8001a48 <dwm_write_reg_sub>

}
 8001e66:	bf00      	nop
 8001e68:	3740      	adds	r7, #64	@ 0x40
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	2502a907 	.word	0x2502a907
 8001e74:	311a002d 	.word	0x311a002d
 8001e78:	0e082848 	.word	0x0e082848
 8001e7c:	08010174 	.word	0x08010174

08001e80 <dwm_basic_transmit>:

void dwm_basic_transmit(DWM_Module* module){
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
	 */



	// WRITE DATA TO TX BUFFER
	uint8_t tx_data[4] ={0xAA,0xBB,0xCC,0xDD};
 8001e88:	4b24      	ldr	r3, [pc, #144]	@ (8001f1c <dwm_basic_transmit+0x9c>)
 8001e8a:	617b      	str	r3, [r7, #20]
	dwm_write_reg(module, 0x09, tx_data, 4);
 8001e8c:	f107 0214 	add.w	r2, r7, #20
 8001e90:	2304      	movs	r3, #4
 8001e92:	2109      	movs	r1, #9
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f7ff fd6f 	bl	8001978 <dwm_write_reg>

	//SET FRAME LENGTH AND PREAMBLE LENGTH
	uint8_t tx_frame_control[5] = {0};
 8001e9a:	f107 030c 	add.w	r3, r7, #12
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	601a      	str	r2, [r3, #0]
 8001ea2:	711a      	strb	r2, [r3, #4]
	dwm_read_reg(module, 0x08, tx_frame_control, 5);
 8001ea4:	f107 020c 	add.w	r2, r7, #12
 8001ea8:	2305      	movs	r3, #5
 8001eaa:	2108      	movs	r1, #8
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f7ff fccd 	bl	800184c <dwm_read_reg>
	// fr_len = 4 + 2 =
	// Set frame length
	tx_frame_control[0] &= 0x80;
 8001eb2:	7b3b      	ldrb	r3, [r7, #12]
 8001eb4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	733b      	strb	r3, [r7, #12]
	tx_frame_control[0] |= 6;
 8001ebc:	7b3b      	ldrb	r3, [r7, #12]
 8001ebe:	f043 0306 	orr.w	r3, r3, #6
 8001ec2:	b2db      	uxtb	r3, r3
 8001ec4:	733b      	strb	r3, [r7, #12]
	// Set TXPSR=10, PE=00
	tx_frame_control[2] &= ~(0x3C);
 8001ec6:	7bbb      	ldrb	r3, [r7, #14]
 8001ec8:	f023 033c 	bic.w	r3, r3, #60	@ 0x3c
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	73bb      	strb	r3, [r7, #14]
	tx_frame_control[2] |= (0b10 << 2);
 8001ed0:	7bbb      	ldrb	r3, [r7, #14]
 8001ed2:	f043 0308 	orr.w	r3, r3, #8
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	73bb      	strb	r3, [r7, #14]
	dwm_write_reg(module, 0x08, tx_frame_control, 5);
 8001eda:	f107 020c 	add.w	r2, r7, #12
 8001ede:	2305      	movs	r3, #5
 8001ee0:	2108      	movs	r1, #8
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f7ff fd48 	bl	8001978 <dwm_write_reg>


	//TRASMIT
	uint8_t sys_ctrl[4] = {0};
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60bb      	str	r3, [r7, #8]
	dwm_read_reg(module, 0x0D, sys_ctrl, 4);
 8001eec:	f107 0208 	add.w	r2, r7, #8
 8001ef0:	2304      	movs	r3, #4
 8001ef2:	210d      	movs	r1, #13
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f7ff fca9 	bl	800184c <dwm_read_reg>
	sys_ctrl[0] |= (1 << 1);
 8001efa:	7a3b      	ldrb	r3, [r7, #8]
 8001efc:	f043 0302 	orr.w	r3, r3, #2
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	723b      	strb	r3, [r7, #8]
	dwm_write_reg(module, 0x0D, sys_ctrl, 4);
 8001f04:	f107 0208 	add.w	r2, r7, #8
 8001f08:	2304      	movs	r3, #4
 8001f0a:	210d      	movs	r1, #13
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f7ff fd33 	bl	8001978 <dwm_write_reg>



}
 8001f12:	bf00      	nop
 8001f14:	3718      	adds	r7, #24
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	ddccbbaa 	.word	0xddccbbaa

08001f20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f24:	f000 fec4 	bl	8002cb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f28:	f000 f82e 	bl	8001f88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f2c:	f000 f9da 	bl	80022e4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001f30:	f000 f894 	bl	800205c <MX_I2C1_Init>
  MX_I2S3_Init();
 8001f34:	f000 f8c0 	bl	80020b8 <MX_I2S3_Init>
  MX_SPI1_Init();
 8001f38:	f000 f8ee 	bl	8002118 <MX_SPI1_Init>
  MX_TIM2_Init();
 8001f3c:	f000 f922 	bl	8002184 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001f40:	f000 f96c 	bl	800221c <MX_TIM3_Init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001f44:	f00a fc6a 	bl	800c81c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001f48:	4a09      	ldr	r2, [pc, #36]	@ (8001f70 <main+0x50>)
 8001f4a:	2100      	movs	r1, #0
 8001f4c:	4809      	ldr	r0, [pc, #36]	@ (8001f74 <main+0x54>)
 8001f4e:	f00a fcaf 	bl	800c8b0 <osThreadNew>
 8001f52:	4603      	mov	r3, r0
 8001f54:	4a08      	ldr	r2, [pc, #32]	@ (8001f78 <main+0x58>)
 8001f56:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  tofTaskHandle = osThreadNew(TimeOfFlighMeausure, NULL, &tofTask_attributes);
 8001f58:	4a08      	ldr	r2, [pc, #32]	@ (8001f7c <main+0x5c>)
 8001f5a:	2100      	movs	r1, #0
 8001f5c:	4808      	ldr	r0, [pc, #32]	@ (8001f80 <main+0x60>)
 8001f5e:	f00a fca7 	bl	800c8b0 <osThreadNew>
 8001f62:	4603      	mov	r3, r0
 8001f64:	4a07      	ldr	r2, [pc, #28]	@ (8001f84 <main+0x64>)
 8001f66:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001f68:	f00a fc7c 	bl	800c864 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001f6c:	bf00      	nop
 8001f6e:	e7fd      	b.n	8001f6c <main+0x4c>
 8001f70:	08010228 	.word	0x08010228
 8001f74:	08002621 	.word	0x08002621
 8001f78:	20000334 	.word	0x20000334
 8001f7c:	0801024c 	.word	0x0801024c
 8001f80:	08002531 	.word	0x08002531
 8001f84:	20000338 	.word	0x20000338

08001f88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b094      	sub	sp, #80	@ 0x50
 8001f8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f8e:	f107 0320 	add.w	r3, r7, #32
 8001f92:	2230      	movs	r2, #48	@ 0x30
 8001f94:	2100      	movs	r1, #0
 8001f96:	4618      	mov	r0, r3
 8001f98:	f00d ffe6 	bl	800ff68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f9c:	f107 030c 	add.w	r3, r7, #12
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
 8001faa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fac:	2300      	movs	r3, #0
 8001fae:	60bb      	str	r3, [r7, #8]
 8001fb0:	4b28      	ldr	r3, [pc, #160]	@ (8002054 <SystemClock_Config+0xcc>)
 8001fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb4:	4a27      	ldr	r2, [pc, #156]	@ (8002054 <SystemClock_Config+0xcc>)
 8001fb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fba:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fbc:	4b25      	ldr	r3, [pc, #148]	@ (8002054 <SystemClock_Config+0xcc>)
 8001fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fc4:	60bb      	str	r3, [r7, #8]
 8001fc6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001fc8:	2300      	movs	r3, #0
 8001fca:	607b      	str	r3, [r7, #4]
 8001fcc:	4b22      	ldr	r3, [pc, #136]	@ (8002058 <SystemClock_Config+0xd0>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a21      	ldr	r2, [pc, #132]	@ (8002058 <SystemClock_Config+0xd0>)
 8001fd2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fd6:	6013      	str	r3, [r2, #0]
 8001fd8:	4b1f      	ldr	r3, [pc, #124]	@ (8002058 <SystemClock_Config+0xd0>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fe0:	607b      	str	r3, [r7, #4]
 8001fe2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001fe8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001fec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fee:	2302      	movs	r3, #2
 8001ff0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ff2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001ff8:	2308      	movs	r3, #8
 8001ffa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001ffc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002000:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002002:	2302      	movs	r3, #2
 8002004:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002006:	2307      	movs	r3, #7
 8002008:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800200a:	f107 0320 	add.w	r3, r7, #32
 800200e:	4618      	mov	r0, r3
 8002010:	f004 fef6 	bl	8006e00 <HAL_RCC_OscConfig>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800201a:	f000 fb75 	bl	8002708 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800201e:	230f      	movs	r3, #15
 8002020:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002022:	2302      	movs	r3, #2
 8002024:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002026:	2300      	movs	r3, #0
 8002028:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800202a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800202e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002030:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002034:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002036:	f107 030c 	add.w	r3, r7, #12
 800203a:	2105      	movs	r1, #5
 800203c:	4618      	mov	r0, r3
 800203e:	f005 f957 	bl	80072f0 <HAL_RCC_ClockConfig>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002048:	f000 fb5e 	bl	8002708 <Error_Handler>
  }
}
 800204c:	bf00      	nop
 800204e:	3750      	adds	r7, #80	@ 0x50
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	40023800 	.word	0x40023800
 8002058:	40007000 	.word	0x40007000

0800205c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002060:	4b12      	ldr	r3, [pc, #72]	@ (80020ac <MX_I2C1_Init+0x50>)
 8002062:	4a13      	ldr	r2, [pc, #76]	@ (80020b0 <MX_I2C1_Init+0x54>)
 8002064:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002066:	4b11      	ldr	r3, [pc, #68]	@ (80020ac <MX_I2C1_Init+0x50>)
 8002068:	4a12      	ldr	r2, [pc, #72]	@ (80020b4 <MX_I2C1_Init+0x58>)
 800206a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800206c:	4b0f      	ldr	r3, [pc, #60]	@ (80020ac <MX_I2C1_Init+0x50>)
 800206e:	2200      	movs	r2, #0
 8002070:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002072:	4b0e      	ldr	r3, [pc, #56]	@ (80020ac <MX_I2C1_Init+0x50>)
 8002074:	2200      	movs	r2, #0
 8002076:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002078:	4b0c      	ldr	r3, [pc, #48]	@ (80020ac <MX_I2C1_Init+0x50>)
 800207a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800207e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002080:	4b0a      	ldr	r3, [pc, #40]	@ (80020ac <MX_I2C1_Init+0x50>)
 8002082:	2200      	movs	r2, #0
 8002084:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002086:	4b09      	ldr	r3, [pc, #36]	@ (80020ac <MX_I2C1_Init+0x50>)
 8002088:	2200      	movs	r2, #0
 800208a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800208c:	4b07      	ldr	r3, [pc, #28]	@ (80020ac <MX_I2C1_Init+0x50>)
 800208e:	2200      	movs	r2, #0
 8002090:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002092:	4b06      	ldr	r3, [pc, #24]	@ (80020ac <MX_I2C1_Init+0x50>)
 8002094:	2200      	movs	r2, #0
 8002096:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002098:	4804      	ldr	r0, [pc, #16]	@ (80020ac <MX_I2C1_Init+0x50>)
 800209a:	f003 fa17 	bl	80054cc <HAL_I2C_Init>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80020a4:	f000 fb30 	bl	8002708 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80020a8:	bf00      	nop
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	200001b0 	.word	0x200001b0
 80020b0:	40005400 	.word	0x40005400
 80020b4:	000186a0 	.word	0x000186a0

080020b8 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80020bc:	4b13      	ldr	r3, [pc, #76]	@ (800210c <MX_I2S3_Init+0x54>)
 80020be:	4a14      	ldr	r2, [pc, #80]	@ (8002110 <MX_I2S3_Init+0x58>)
 80020c0:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80020c2:	4b12      	ldr	r3, [pc, #72]	@ (800210c <MX_I2S3_Init+0x54>)
 80020c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020c8:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80020ca:	4b10      	ldr	r3, [pc, #64]	@ (800210c <MX_I2S3_Init+0x54>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80020d0:	4b0e      	ldr	r3, [pc, #56]	@ (800210c <MX_I2S3_Init+0x54>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80020d6:	4b0d      	ldr	r3, [pc, #52]	@ (800210c <MX_I2S3_Init+0x54>)
 80020d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020dc:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80020de:	4b0b      	ldr	r3, [pc, #44]	@ (800210c <MX_I2S3_Init+0x54>)
 80020e0:	4a0c      	ldr	r2, [pc, #48]	@ (8002114 <MX_I2S3_Init+0x5c>)
 80020e2:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80020e4:	4b09      	ldr	r3, [pc, #36]	@ (800210c <MX_I2S3_Init+0x54>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80020ea:	4b08      	ldr	r3, [pc, #32]	@ (800210c <MX_I2S3_Init+0x54>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80020f0:	4b06      	ldr	r3, [pc, #24]	@ (800210c <MX_I2S3_Init+0x54>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80020f6:	4805      	ldr	r0, [pc, #20]	@ (800210c <MX_I2S3_Init+0x54>)
 80020f8:	f004 f9e2 	bl	80064c0 <HAL_I2S_Init>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8002102:	f000 fb01 	bl	8002708 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8002106:	bf00      	nop
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	20000204 	.word	0x20000204
 8002110:	40003c00 	.word	0x40003c00
 8002114:	00017700 	.word	0x00017700

08002118 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800211c:	4b17      	ldr	r3, [pc, #92]	@ (800217c <MX_SPI1_Init+0x64>)
 800211e:	4a18      	ldr	r2, [pc, #96]	@ (8002180 <MX_SPI1_Init+0x68>)
 8002120:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002122:	4b16      	ldr	r3, [pc, #88]	@ (800217c <MX_SPI1_Init+0x64>)
 8002124:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002128:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800212a:	4b14      	ldr	r3, [pc, #80]	@ (800217c <MX_SPI1_Init+0x64>)
 800212c:	2200      	movs	r2, #0
 800212e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002130:	4b12      	ldr	r3, [pc, #72]	@ (800217c <MX_SPI1_Init+0x64>)
 8002132:	2200      	movs	r2, #0
 8002134:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002136:	4b11      	ldr	r3, [pc, #68]	@ (800217c <MX_SPI1_Init+0x64>)
 8002138:	2200      	movs	r2, #0
 800213a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800213c:	4b0f      	ldr	r3, [pc, #60]	@ (800217c <MX_SPI1_Init+0x64>)
 800213e:	2200      	movs	r2, #0
 8002140:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002142:	4b0e      	ldr	r3, [pc, #56]	@ (800217c <MX_SPI1_Init+0x64>)
 8002144:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002148:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800214a:	4b0c      	ldr	r3, [pc, #48]	@ (800217c <MX_SPI1_Init+0x64>)
 800214c:	2238      	movs	r2, #56	@ 0x38
 800214e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002150:	4b0a      	ldr	r3, [pc, #40]	@ (800217c <MX_SPI1_Init+0x64>)
 8002152:	2200      	movs	r2, #0
 8002154:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002156:	4b09      	ldr	r3, [pc, #36]	@ (800217c <MX_SPI1_Init+0x64>)
 8002158:	2200      	movs	r2, #0
 800215a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800215c:	4b07      	ldr	r3, [pc, #28]	@ (800217c <MX_SPI1_Init+0x64>)
 800215e:	2200      	movs	r2, #0
 8002160:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002162:	4b06      	ldr	r3, [pc, #24]	@ (800217c <MX_SPI1_Init+0x64>)
 8002164:	220a      	movs	r2, #10
 8002166:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002168:	4804      	ldr	r0, [pc, #16]	@ (800217c <MX_SPI1_Init+0x64>)
 800216a:	f005 fc55 	bl	8007a18 <HAL_SPI_Init>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002174:	f000 fac8 	bl	8002708 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002178:	bf00      	nop
 800217a:	bd80      	pop	{r7, pc}
 800217c:	2000024c 	.word	0x2000024c
 8002180:	40013000 	.word	0x40013000

08002184 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b086      	sub	sp, #24
 8002188:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800218a:	f107 0308 	add.w	r3, r7, #8
 800218e:	2200      	movs	r2, #0
 8002190:	601a      	str	r2, [r3, #0]
 8002192:	605a      	str	r2, [r3, #4]
 8002194:	609a      	str	r2, [r3, #8]
 8002196:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002198:	463b      	mov	r3, r7
 800219a:	2200      	movs	r2, #0
 800219c:	601a      	str	r2, [r3, #0]
 800219e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021a0:	4b1d      	ldr	r3, [pc, #116]	@ (8002218 <MX_TIM2_Init+0x94>)
 80021a2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80021a6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80021a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002218 <MX_TIM2_Init+0x94>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002218 <MX_TIM2_Init+0x94>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80021b4:	4b18      	ldr	r3, [pc, #96]	@ (8002218 <MX_TIM2_Init+0x94>)
 80021b6:	f04f 32ff 	mov.w	r2, #4294967295
 80021ba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021bc:	4b16      	ldr	r3, [pc, #88]	@ (8002218 <MX_TIM2_Init+0x94>)
 80021be:	2200      	movs	r2, #0
 80021c0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021c2:	4b15      	ldr	r3, [pc, #84]	@ (8002218 <MX_TIM2_Init+0x94>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80021c8:	4813      	ldr	r0, [pc, #76]	@ (8002218 <MX_TIM2_Init+0x94>)
 80021ca:	f006 f877 	bl	80082bc <HAL_TIM_Base_Init>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80021d4:	f000 fa98 	bl	8002708 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80021de:	f107 0308 	add.w	r3, r7, #8
 80021e2:	4619      	mov	r1, r3
 80021e4:	480c      	ldr	r0, [pc, #48]	@ (8002218 <MX_TIM2_Init+0x94>)
 80021e6:	f006 fb2b 	bl	8008840 <HAL_TIM_ConfigClockSource>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80021f0:	f000 fa8a 	bl	8002708 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021f4:	2300      	movs	r3, #0
 80021f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021f8:	2300      	movs	r3, #0
 80021fa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80021fc:	463b      	mov	r3, r7
 80021fe:	4619      	mov	r1, r3
 8002200:	4805      	ldr	r0, [pc, #20]	@ (8002218 <MX_TIM2_Init+0x94>)
 8002202:	f006 fefd 	bl	8009000 <HAL_TIMEx_MasterConfigSynchronization>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800220c:	f000 fa7c 	bl	8002708 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002210:	bf00      	nop
 8002212:	3718      	adds	r7, #24
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	200002a4 	.word	0x200002a4

0800221c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b08a      	sub	sp, #40	@ 0x28
 8002220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002222:	f107 0320 	add.w	r3, r7, #32
 8002226:	2200      	movs	r2, #0
 8002228:	601a      	str	r2, [r3, #0]
 800222a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800222c:	1d3b      	adds	r3, r7, #4
 800222e:	2200      	movs	r2, #0
 8002230:	601a      	str	r2, [r3, #0]
 8002232:	605a      	str	r2, [r3, #4]
 8002234:	609a      	str	r2, [r3, #8]
 8002236:	60da      	str	r2, [r3, #12]
 8002238:	611a      	str	r2, [r3, #16]
 800223a:	615a      	str	r2, [r3, #20]
 800223c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800223e:	4b27      	ldr	r3, [pc, #156]	@ (80022dc <MX_TIM3_Init+0xc0>)
 8002240:	4a27      	ldr	r2, [pc, #156]	@ (80022e0 <MX_TIM3_Init+0xc4>)
 8002242:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8002244:	4b25      	ldr	r3, [pc, #148]	@ (80022dc <MX_TIM3_Init+0xc0>)
 8002246:	2253      	movs	r2, #83	@ 0x53
 8002248:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800224a:	4b24      	ldr	r3, [pc, #144]	@ (80022dc <MX_TIM3_Init+0xc0>)
 800224c:	2200      	movs	r2, #0
 800224e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49;
 8002250:	4b22      	ldr	r3, [pc, #136]	@ (80022dc <MX_TIM3_Init+0xc0>)
 8002252:	2231      	movs	r2, #49	@ 0x31
 8002254:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002256:	4b21      	ldr	r3, [pc, #132]	@ (80022dc <MX_TIM3_Init+0xc0>)
 8002258:	2200      	movs	r2, #0
 800225a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800225c:	4b1f      	ldr	r3, [pc, #124]	@ (80022dc <MX_TIM3_Init+0xc0>)
 800225e:	2200      	movs	r2, #0
 8002260:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002262:	481e      	ldr	r0, [pc, #120]	@ (80022dc <MX_TIM3_Init+0xc0>)
 8002264:	f006 f8ea 	bl	800843c <HAL_TIM_PWM_Init>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d001      	beq.n	8002272 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 800226e:	f000 fa4b 	bl	8002708 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002272:	2300      	movs	r3, #0
 8002274:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002276:	2300      	movs	r3, #0
 8002278:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800227a:	f107 0320 	add.w	r3, r7, #32
 800227e:	4619      	mov	r1, r3
 8002280:	4816      	ldr	r0, [pc, #88]	@ (80022dc <MX_TIM3_Init+0xc0>)
 8002282:	f006 febd 	bl	8009000 <HAL_TIMEx_MasterConfigSynchronization>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 800228c:	f000 fa3c 	bl	8002708 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002290:	2360      	movs	r3, #96	@ 0x60
 8002292:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002294:	2300      	movs	r3, #0
 8002296:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002298:	2300      	movs	r3, #0
 800229a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800229c:	2300      	movs	r3, #0
 800229e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022a0:	1d3b      	adds	r3, r7, #4
 80022a2:	2200      	movs	r2, #0
 80022a4:	4619      	mov	r1, r3
 80022a6:	480d      	ldr	r0, [pc, #52]	@ (80022dc <MX_TIM3_Init+0xc0>)
 80022a8:	f006 fa08 	bl	80086bc <HAL_TIM_PWM_ConfigChannel>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80022b2:	f000 fa29 	bl	8002708 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80022b6:	1d3b      	adds	r3, r7, #4
 80022b8:	2204      	movs	r2, #4
 80022ba:	4619      	mov	r1, r3
 80022bc:	4807      	ldr	r0, [pc, #28]	@ (80022dc <MX_TIM3_Init+0xc0>)
 80022be:	f006 f9fd 	bl	80086bc <HAL_TIM_PWM_ConfigChannel>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80022c8:	f000 fa1e 	bl	8002708 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80022cc:	4803      	ldr	r0, [pc, #12]	@ (80022dc <MX_TIM3_Init+0xc0>)
 80022ce:	f000 fb9f 	bl	8002a10 <HAL_TIM_MspPostInit>

}
 80022d2:	bf00      	nop
 80022d4:	3728      	adds	r7, #40	@ 0x28
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	200002ec 	.word	0x200002ec
 80022e0:	40000400 	.word	0x40000400

080022e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b08c      	sub	sp, #48	@ 0x30
 80022e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ea:	f107 031c 	add.w	r3, r7, #28
 80022ee:	2200      	movs	r2, #0
 80022f0:	601a      	str	r2, [r3, #0]
 80022f2:	605a      	str	r2, [r3, #4]
 80022f4:	609a      	str	r2, [r3, #8]
 80022f6:	60da      	str	r2, [r3, #12]
 80022f8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80022fa:	2300      	movs	r3, #0
 80022fc:	61bb      	str	r3, [r7, #24]
 80022fe:	4b86      	ldr	r3, [pc, #536]	@ (8002518 <MX_GPIO_Init+0x234>)
 8002300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002302:	4a85      	ldr	r2, [pc, #532]	@ (8002518 <MX_GPIO_Init+0x234>)
 8002304:	f043 0310 	orr.w	r3, r3, #16
 8002308:	6313      	str	r3, [r2, #48]	@ 0x30
 800230a:	4b83      	ldr	r3, [pc, #524]	@ (8002518 <MX_GPIO_Init+0x234>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230e:	f003 0310 	and.w	r3, r3, #16
 8002312:	61bb      	str	r3, [r7, #24]
 8002314:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002316:	2300      	movs	r3, #0
 8002318:	617b      	str	r3, [r7, #20]
 800231a:	4b7f      	ldr	r3, [pc, #508]	@ (8002518 <MX_GPIO_Init+0x234>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231e:	4a7e      	ldr	r2, [pc, #504]	@ (8002518 <MX_GPIO_Init+0x234>)
 8002320:	f043 0304 	orr.w	r3, r3, #4
 8002324:	6313      	str	r3, [r2, #48]	@ 0x30
 8002326:	4b7c      	ldr	r3, [pc, #496]	@ (8002518 <MX_GPIO_Init+0x234>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232a:	f003 0304 	and.w	r3, r3, #4
 800232e:	617b      	str	r3, [r7, #20]
 8002330:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002332:	2300      	movs	r3, #0
 8002334:	613b      	str	r3, [r7, #16]
 8002336:	4b78      	ldr	r3, [pc, #480]	@ (8002518 <MX_GPIO_Init+0x234>)
 8002338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233a:	4a77      	ldr	r2, [pc, #476]	@ (8002518 <MX_GPIO_Init+0x234>)
 800233c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002340:	6313      	str	r3, [r2, #48]	@ 0x30
 8002342:	4b75      	ldr	r3, [pc, #468]	@ (8002518 <MX_GPIO_Init+0x234>)
 8002344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002346:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800234a:	613b      	str	r3, [r7, #16]
 800234c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800234e:	2300      	movs	r3, #0
 8002350:	60fb      	str	r3, [r7, #12]
 8002352:	4b71      	ldr	r3, [pc, #452]	@ (8002518 <MX_GPIO_Init+0x234>)
 8002354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002356:	4a70      	ldr	r2, [pc, #448]	@ (8002518 <MX_GPIO_Init+0x234>)
 8002358:	f043 0301 	orr.w	r3, r3, #1
 800235c:	6313      	str	r3, [r2, #48]	@ 0x30
 800235e:	4b6e      	ldr	r3, [pc, #440]	@ (8002518 <MX_GPIO_Init+0x234>)
 8002360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002362:	f003 0301 	and.w	r3, r3, #1
 8002366:	60fb      	str	r3, [r7, #12]
 8002368:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800236a:	2300      	movs	r3, #0
 800236c:	60bb      	str	r3, [r7, #8]
 800236e:	4b6a      	ldr	r3, [pc, #424]	@ (8002518 <MX_GPIO_Init+0x234>)
 8002370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002372:	4a69      	ldr	r2, [pc, #420]	@ (8002518 <MX_GPIO_Init+0x234>)
 8002374:	f043 0302 	orr.w	r3, r3, #2
 8002378:	6313      	str	r3, [r2, #48]	@ 0x30
 800237a:	4b67      	ldr	r3, [pc, #412]	@ (8002518 <MX_GPIO_Init+0x234>)
 800237c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237e:	f003 0302 	and.w	r3, r3, #2
 8002382:	60bb      	str	r3, [r7, #8]
 8002384:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002386:	2300      	movs	r3, #0
 8002388:	607b      	str	r3, [r7, #4]
 800238a:	4b63      	ldr	r3, [pc, #396]	@ (8002518 <MX_GPIO_Init+0x234>)
 800238c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238e:	4a62      	ldr	r2, [pc, #392]	@ (8002518 <MX_GPIO_Init+0x234>)
 8002390:	f043 0308 	orr.w	r3, r3, #8
 8002394:	6313      	str	r3, [r2, #48]	@ 0x30
 8002396:	4b60      	ldr	r3, [pc, #384]	@ (8002518 <MX_GPIO_Init+0x234>)
 8002398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239a:	f003 0308 	and.w	r3, r3, #8
 800239e:	607b      	str	r3, [r7, #4]
 80023a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80023a2:	2200      	movs	r2, #0
 80023a4:	f44f 61f1 	mov.w	r1, #1928	@ 0x788
 80023a8:	485c      	ldr	r0, [pc, #368]	@ (800251c <MX_GPIO_Init+0x238>)
 80023aa:	f000 ff65 	bl	8003278 <HAL_GPIO_WritePin>
                          |GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OTG_FS_PowerSwitchOn_Pin|DWM1_CS_N_Pin|DWM2_CS_N_Pin, GPIO_PIN_SET);
 80023ae:	2201      	movs	r2, #1
 80023b0:	2131      	movs	r1, #49	@ 0x31
 80023b2:	485b      	ldr	r0, [pc, #364]	@ (8002520 <MX_GPIO_Init+0x23c>)
 80023b4:	f000 ff60 	bl	8003278 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DWM2_RESET_N_Pin|DWM1_RESET_N_Pin|DWM3_RESET_N_Pin, GPIO_PIN_RESET);
 80023b8:	2200      	movs	r2, #0
 80023ba:	210e      	movs	r1, #14
 80023bc:	4859      	ldr	r0, [pc, #356]	@ (8002524 <MX_GPIO_Init+0x240>)
 80023be:	f000 ff5b 	bl	8003278 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DWM3_CS_N_GPIO_Port, DWM3_CS_N_Pin, GPIO_PIN_SET);
 80023c2:	2201      	movs	r2, #1
 80023c4:	2101      	movs	r1, #1
 80023c6:	4858      	ldr	r0, [pc, #352]	@ (8002528 <MX_GPIO_Init+0x244>)
 80023c8:	f000 ff56 	bl	8003278 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80023cc:	2200      	movs	r2, #0
 80023ce:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80023d2:	4856      	ldr	r0, [pc, #344]	@ (800252c <MX_GPIO_Init+0x248>)
 80023d4:	f000 ff50 	bl	8003278 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : CS_I2C_SPI_Pin PE7 PE8 PE9
                           PE10 */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 80023d8:	f44f 63f1 	mov.w	r3, #1928	@ 0x788
 80023dc:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023de:	2301      	movs	r3, #1
 80023e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e2:	2300      	movs	r3, #0
 80023e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e6:	2300      	movs	r3, #0
 80023e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023ea:	f107 031c 	add.w	r3, r7, #28
 80023ee:	4619      	mov	r1, r3
 80023f0:	484a      	ldr	r0, [pc, #296]	@ (800251c <MX_GPIO_Init+0x238>)
 80023f2:	f000 fda5 	bl	8002f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin DWM1_CS_N_Pin DWM2_CS_N_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|DWM1_CS_N_Pin|DWM2_CS_N_Pin;
 80023f6:	2331      	movs	r3, #49	@ 0x31
 80023f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023fa:	2301      	movs	r3, #1
 80023fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fe:	2300      	movs	r3, #0
 8002400:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002402:	2300      	movs	r3, #0
 8002404:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002406:	f107 031c 	add.w	r3, r7, #28
 800240a:	4619      	mov	r1, r3
 800240c:	4844      	ldr	r0, [pc, #272]	@ (8002520 <MX_GPIO_Init+0x23c>)
 800240e:	f000 fd97 	bl	8002f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8002412:	2308      	movs	r3, #8
 8002414:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002416:	2302      	movs	r3, #2
 8002418:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241a:	2300      	movs	r3, #0
 800241c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800241e:	2300      	movs	r3, #0
 8002420:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002422:	2305      	movs	r3, #5
 8002424:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8002426:	f107 031c 	add.w	r3, r7, #28
 800242a:	4619      	mov	r1, r3
 800242c:	483c      	ldr	r0, [pc, #240]	@ (8002520 <MX_GPIO_Init+0x23c>)
 800242e:	f000 fd87 	bl	8002f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002432:	2301      	movs	r3, #1
 8002434:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002436:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800243a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243c:	2300      	movs	r3, #0
 800243e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002440:	f107 031c 	add.w	r3, r7, #28
 8002444:	4619      	mov	r1, r3
 8002446:	4837      	ldr	r0, [pc, #220]	@ (8002524 <MX_GPIO_Init+0x240>)
 8002448:	f000 fd7a 	bl	8002f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : DWM2_RESET_N_Pin DWM1_RESET_N_Pin DWM3_RESET_N_Pin */
  GPIO_InitStruct.Pin = DWM2_RESET_N_Pin|DWM1_RESET_N_Pin|DWM3_RESET_N_Pin;
 800244c:	230e      	movs	r3, #14
 800244e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002450:	2311      	movs	r3, #17
 8002452:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002454:	2301      	movs	r3, #1
 8002456:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002458:	2300      	movs	r3, #0
 800245a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800245c:	f107 031c 	add.w	r3, r7, #28
 8002460:	4619      	mov	r1, r3
 8002462:	4830      	ldr	r0, [pc, #192]	@ (8002524 <MX_GPIO_Init+0x240>)
 8002464:	f000 fd6c 	bl	8002f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : DWM3_CS_N_Pin */
  GPIO_InitStruct.Pin = DWM3_CS_N_Pin;
 8002468:	2301      	movs	r3, #1
 800246a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800246c:	2301      	movs	r3, #1
 800246e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002470:	2300      	movs	r3, #0
 8002472:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002474:	2300      	movs	r3, #0
 8002476:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DWM3_CS_N_GPIO_Port, &GPIO_InitStruct);
 8002478:	f107 031c 	add.w	r3, r7, #28
 800247c:	4619      	mov	r1, r3
 800247e:	482a      	ldr	r0, [pc, #168]	@ (8002528 <MX_GPIO_Init+0x244>)
 8002480:	f000 fd5e 	bl	8002f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002484:	2304      	movs	r3, #4
 8002486:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002488:	2300      	movs	r3, #0
 800248a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248c:	2300      	movs	r3, #0
 800248e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8002490:	f107 031c 	add.w	r3, r7, #28
 8002494:	4619      	mov	r1, r3
 8002496:	4824      	ldr	r0, [pc, #144]	@ (8002528 <MX_GPIO_Init+0x244>)
 8002498:	f000 fd52 	bl	8002f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800249c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a2:	2302      	movs	r3, #2
 80024a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a6:	2300      	movs	r3, #0
 80024a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024aa:	2300      	movs	r3, #0
 80024ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80024ae:	2305      	movs	r3, #5
 80024b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80024b2:	f107 031c 	add.w	r3, r7, #28
 80024b6:	4619      	mov	r1, r3
 80024b8:	481b      	ldr	r0, [pc, #108]	@ (8002528 <MX_GPIO_Init+0x244>)
 80024ba:	f000 fd41 	bl	8002f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80024be:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80024c2:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024c4:	2301      	movs	r3, #1
 80024c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c8:	2300      	movs	r3, #0
 80024ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024cc:	2300      	movs	r3, #0
 80024ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024d0:	f107 031c 	add.w	r3, r7, #28
 80024d4:	4619      	mov	r1, r3
 80024d6:	4815      	ldr	r0, [pc, #84]	@ (800252c <MX_GPIO_Init+0x248>)
 80024d8:	f000 fd32 	bl	8002f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80024dc:	2320      	movs	r3, #32
 80024de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024e0:	2300      	movs	r3, #0
 80024e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e4:	2300      	movs	r3, #0
 80024e6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80024e8:	f107 031c 	add.w	r3, r7, #28
 80024ec:	4619      	mov	r1, r3
 80024ee:	480f      	ldr	r0, [pc, #60]	@ (800252c <MX_GPIO_Init+0x248>)
 80024f0:	f000 fd26 	bl	8002f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80024f4:	2302      	movs	r3, #2
 80024f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80024f8:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80024fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fe:	2300      	movs	r3, #0
 8002500:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8002502:	f107 031c 	add.w	r3, r7, #28
 8002506:	4619      	mov	r1, r3
 8002508:	4804      	ldr	r0, [pc, #16]	@ (800251c <MX_GPIO_Init+0x238>)
 800250a:	f000 fd19 	bl	8002f40 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800250e:	bf00      	nop
 8002510:	3730      	adds	r7, #48	@ 0x30
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	40023800 	.word	0x40023800
 800251c:	40021000 	.word	0x40021000
 8002520:	40020800 	.word	0x40020800
 8002524:	40020000 	.word	0x40020000
 8002528:	40020400 	.word	0x40020400
 800252c:	40020c00 	.word	0x40020c00

08002530 <TimeOfFlighMeausure>:

/* USER CODE BEGIN 4 */
void TimeOfFlighMeausure(void *argument) {
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]

	 while (sensorState == 0){
 8002538:	e00c      	b.n	8002554 <TimeOfFlighMeausure+0x24>
		 status = VL53L1X_BootState(dev, &sensorState);
 800253a:	4b33      	ldr	r3, [pc, #204]	@ (8002608 <TimeOfFlighMeausure+0xd8>)
 800253c:	881b      	ldrh	r3, [r3, #0]
 800253e:	4933      	ldr	r1, [pc, #204]	@ (800260c <TimeOfFlighMeausure+0xdc>)
 8002540:	4618      	mov	r0, r3
 8002542:	f7fe ff99 	bl	8001478 <VL53L1X_BootState>
 8002546:	4603      	mov	r3, r0
 8002548:	461a      	mov	r2, r3
 800254a:	4b31      	ldr	r3, [pc, #196]	@ (8002610 <TimeOfFlighMeausure+0xe0>)
 800254c:	601a      	str	r2, [r3, #0]
		 HAL_Delay(2);
 800254e:	2002      	movs	r0, #2
 8002550:	f000 fbf0 	bl	8002d34 <HAL_Delay>
	 while (sensorState == 0){
 8002554:	4b2d      	ldr	r3, [pc, #180]	@ (800260c <TimeOfFlighMeausure+0xdc>)
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d0ee      	beq.n	800253a <TimeOfFlighMeausure+0xa>
	  }

	  // Initialize sensor
	 status = VL53L1X_SensorInit(dev);
 800255c:	4b2a      	ldr	r3, [pc, #168]	@ (8002608 <TimeOfFlighMeausure+0xd8>)
 800255e:	881b      	ldrh	r3, [r3, #0]
 8002560:	4618      	mov	r0, r3
 8002562:	f7fe fbb9 	bl	8000cd8 <VL53L1X_SensorInit>
 8002566:	4603      	mov	r3, r0
 8002568:	461a      	mov	r2, r3
 800256a:	4b29      	ldr	r3, [pc, #164]	@ (8002610 <TimeOfFlighMeausure+0xe0>)
 800256c:	601a      	str	r2, [r3, #0]
	  // Configure ranging
	 status = VL53L1X_SetDistanceMode(dev, 1);      // 1=short, 2=long
 800256e:	4b26      	ldr	r3, [pc, #152]	@ (8002608 <TimeOfFlighMeausure+0xd8>)
 8002570:	881b      	ldrh	r3, [r3, #0]
 8002572:	2101      	movs	r1, #1
 8002574:	4618      	mov	r0, r3
 8002576:	f7fe fe79 	bl	800126c <VL53L1X_SetDistanceMode>
 800257a:	4603      	mov	r3, r0
 800257c:	461a      	mov	r2, r3
 800257e:	4b24      	ldr	r3, [pc, #144]	@ (8002610 <TimeOfFlighMeausure+0xe0>)
 8002580:	601a      	str	r2, [r3, #0]
	 status = VL53L1X_SetTimingBudgetInMs(dev, 100);
 8002582:	4b21      	ldr	r3, [pc, #132]	@ (8002608 <TimeOfFlighMeausure+0xd8>)
 8002584:	881b      	ldrh	r3, [r3, #0]
 8002586:	2164      	movs	r1, #100	@ 0x64
 8002588:	4618      	mov	r0, r3
 800258a:	f7fe fcd4 	bl	8000f36 <VL53L1X_SetTimingBudgetInMs>
 800258e:	4603      	mov	r3, r0
 8002590:	461a      	mov	r2, r3
 8002592:	4b1f      	ldr	r3, [pc, #124]	@ (8002610 <TimeOfFlighMeausure+0xe0>)
 8002594:	601a      	str	r2, [r3, #0]
	 status = VL53L1X_SetInterMeasurementInMs(dev, 100);
 8002596:	4b1c      	ldr	r3, [pc, #112]	@ (8002608 <TimeOfFlighMeausure+0xd8>)
 8002598:	881b      	ldrh	r3, [r3, #0]
 800259a:	2164      	movs	r1, #100	@ 0x64
 800259c:	4618      	mov	r0, r3
 800259e:	f7fe ff2b 	bl	80013f8 <VL53L1X_SetInterMeasurementInMs>
 80025a2:	4603      	mov	r3, r0
 80025a4:	461a      	mov	r2, r3
 80025a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002610 <TimeOfFlighMeausure+0xe0>)
 80025a8:	601a      	str	r2, [r3, #0]
	 status = VL53L1X_StartRanging(dev);
 80025aa:	4b17      	ldr	r3, [pc, #92]	@ (8002608 <TimeOfFlighMeausure+0xd8>)
 80025ac:	881b      	ldrh	r3, [r3, #0]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7fe fc58 	bl	8000e64 <VL53L1X_StartRanging>
 80025b4:	4603      	mov	r3, r0
 80025b6:	461a      	mov	r2, r3
 80025b8:	4b15      	ldr	r3, [pc, #84]	@ (8002610 <TimeOfFlighMeausure+0xe0>)
 80025ba:	601a      	str	r2, [r3, #0]

	for(;;){
		// tof
		while (dataReady == 0) {
 80025bc:	e008      	b.n	80025d0 <TimeOfFlighMeausure+0xa0>
			VL53L1X_CheckForDataReady(dev, &dataReady);
 80025be:	4b12      	ldr	r3, [pc, #72]	@ (8002608 <TimeOfFlighMeausure+0xd8>)
 80025c0:	881b      	ldrh	r3, [r3, #0]
 80025c2:	4914      	ldr	r1, [pc, #80]	@ (8002614 <TimeOfFlighMeausure+0xe4>)
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7fe fc7f 	bl	8000ec8 <VL53L1X_CheckForDataReady>
			HAL_Delay(1);
 80025ca:	2001      	movs	r0, #1
 80025cc:	f000 fbb2 	bl	8002d34 <HAL_Delay>
		while (dataReady == 0) {
 80025d0:	4b10      	ldr	r3, [pc, #64]	@ (8002614 <TimeOfFlighMeausure+0xe4>)
 80025d2:	781b      	ldrb	r3, [r3, #0]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d0f2      	beq.n	80025be <TimeOfFlighMeausure+0x8e>
		}

		dataReady = 0;
 80025d8:	4b0e      	ldr	r3, [pc, #56]	@ (8002614 <TimeOfFlighMeausure+0xe4>)
 80025da:	2200      	movs	r2, #0
 80025dc:	701a      	strb	r2, [r3, #0]

		// Read distance
		VL53L1X_GetDistance(dev, &distance);
 80025de:	4b0a      	ldr	r3, [pc, #40]	@ (8002608 <TimeOfFlighMeausure+0xd8>)
 80025e0:	881b      	ldrh	r3, [r3, #0]
 80025e2:	490d      	ldr	r1, [pc, #52]	@ (8002618 <TimeOfFlighMeausure+0xe8>)
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7fe ff67 	bl	80014b8 <VL53L1X_GetDistance>
		VL53L1X_GetRangeStatus(dev, &rangeStatus);
 80025ea:	4b07      	ldr	r3, [pc, #28]	@ (8002608 <TimeOfFlighMeausure+0xd8>)
 80025ec:	881b      	ldrh	r3, [r3, #0]
 80025ee:	490b      	ldr	r1, [pc, #44]	@ (800261c <TimeOfFlighMeausure+0xec>)
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7fe ff7f 	bl	80014f4 <VL53L1X_GetRangeStatus>

		// Clear interrupt
		VL53L1X_ClearInterrupt(dev);
 80025f6:	4b04      	ldr	r3, [pc, #16]	@ (8002608 <TimeOfFlighMeausure+0xd8>)
 80025f8:	881b      	ldrh	r3, [r3, #0]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7fe fbee 	bl	8000ddc <VL53L1X_ClearInterrupt>

	    osDelay(5);
 8002600:	2005      	movs	r0, #5
 8002602:	f00a f9e7 	bl	800c9d4 <osDelay>
		while (dataReady == 0) {
 8002606:	e7e3      	b.n	80025d0 <TimeOfFlighMeausure+0xa0>
 8002608:	20000000 	.word	0x20000000
 800260c:	2000034c 	.word	0x2000034c
 8002610:	20000354 	.word	0x20000354
 8002614:	2000034d 	.word	0x2000034d
 8002618:	2000034e 	.word	0x2000034e
 800261c:	20000350 	.word	0x20000350

08002620 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b088      	sub	sp, #32
 8002624:	af02      	add	r7, sp, #8
 8002626:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8002628:	f00d f8ee 	bl	800f808 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
//  uint8_t device_id[4] = {0};
  uint8_t sys_event_status_reg[5] = {0};
 800262c:	f107 0310 	add.w	r3, r7, #16
 8002630:	2200      	movs	r2, #0
 8002632:	601a      	str	r2, [r3, #0]
 8002634:	711a      	strb	r2, [r3, #4]

  uint8_t clear_tx[5] = {0};
 8002636:	f107 0308 	add.w	r3, r7, #8
 800263a:	2200      	movs	r2, #0
 800263c:	601a      	str	r2, [r3, #0]
 800263e:	711a      	strb	r2, [r3, #4]
  clear_tx[0] = 0xF0;  // only TX bits
 8002640:	23f0      	movs	r3, #240	@ 0xf0
 8002642:	723b      	strb	r3, [r7, #8]


  dwm_reset(&dwm1);
 8002644:	4822      	ldr	r0, [pc, #136]	@ (80026d0 <StartDefaultTask+0xb0>)
 8002646:	f7ff f8e2 	bl	800180e <dwm_reset>

  dwm_configure(&dwm1);
 800264a:	4821      	ldr	r0, [pc, #132]	@ (80026d0 <StartDefaultTask+0xb0>)
 800264c:	f7ff fb2a 	bl	8001ca4 <dwm_configure>
  /* Infinite loop */
  for(;;)
  {
	test_counter++;
 8002650:	4b20      	ldr	r3, [pc, #128]	@ (80026d4 <StartDefaultTask+0xb4>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	3301      	adds	r3, #1
 8002656:	4a1f      	ldr	r2, [pc, #124]	@ (80026d4 <StartDefaultTask+0xb4>)
 8002658:	6013      	str	r3, [r2, #0]
	dwm_read_reg(&dwm1, 0x00, device_id, 4);
 800265a:	2304      	movs	r3, #4
 800265c:	4a1e      	ldr	r2, [pc, #120]	@ (80026d8 <StartDefaultTask+0xb8>)
 800265e:	2100      	movs	r1, #0
 8002660:	481b      	ldr	r0, [pc, #108]	@ (80026d0 <StartDefaultTask+0xb0>)
 8002662:	f7ff f8f3 	bl	800184c <dwm_read_reg>
	dwm_read_reg_sub(&dwm1, 0x40, 0x02, device_id_low, 2);
 8002666:	2302      	movs	r3, #2
 8002668:	9300      	str	r3, [sp, #0]
 800266a:	4b1c      	ldr	r3, [pc, #112]	@ (80026dc <StartDefaultTask+0xbc>)
 800266c:	2202      	movs	r2, #2
 800266e:	2140      	movs	r1, #64	@ 0x40
 8002670:	4817      	ldr	r0, [pc, #92]	@ (80026d0 <StartDefaultTask+0xb0>)
 8002672:	f7ff fa45 	bl	8001b00 <dwm_read_reg_sub>
	dwm_basic_transmit(&dwm1);
 8002676:	4816      	ldr	r0, [pc, #88]	@ (80026d0 <StartDefaultTask+0xb0>)
 8002678:	f7ff fc02 	bl	8001e80 <dwm_basic_transmit>
	HAL_Delay(10);
 800267c:	200a      	movs	r0, #10
 800267e:	f000 fb59 	bl	8002d34 <HAL_Delay>
	dwm_read_reg(&dwm1, 0x0f, sys_event_status_reg, 5);
 8002682:	f107 0210 	add.w	r2, r7, #16
 8002686:	2305      	movs	r3, #5
 8002688:	210f      	movs	r1, #15
 800268a:	4811      	ldr	r0, [pc, #68]	@ (80026d0 <StartDefaultTask+0xb0>)
 800268c:	f7ff f8de 	bl	800184c <dwm_read_reg>

    if(!(sys_event_status_reg[0]&0x80)){
 8002690:	7c3b      	ldrb	r3, [r7, #16]
 8002692:	b25b      	sxtb	r3, r3
 8002694:	2b00      	cmp	r3, #0
 8002696:	db04      	blt.n	80026a2 <StartDefaultTask+0x82>
    	txfrs_error_count++;
 8002698:	4b11      	ldr	r3, [pc, #68]	@ (80026e0 <StartDefaultTask+0xc0>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	3301      	adds	r3, #1
 800269e:	4a10      	ldr	r2, [pc, #64]	@ (80026e0 <StartDefaultTask+0xc0>)
 80026a0:	6013      	str	r3, [r2, #0]
    }

	HAL_Delay(500);
 80026a2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80026a6:	f000 fb45 	bl	8002d34 <HAL_Delay>


    //clear tx flags
    dwm_write_reg(&dwm1, 0x0F, clear_tx, 5);
 80026aa:	f107 0208 	add.w	r2, r7, #8
 80026ae:	2305      	movs	r3, #5
 80026b0:	210f      	movs	r1, #15
 80026b2:	4807      	ldr	r0, [pc, #28]	@ (80026d0 <StartDefaultTask+0xb0>)
 80026b4:	f7ff f960 	bl	8001978 <dwm_write_reg>
	dwm_read_reg(&dwm1, 0x0f, sys_event_status_reg, 5);
 80026b8:	f107 0210 	add.w	r2, r7, #16
 80026bc:	2305      	movs	r3, #5
 80026be:	210f      	movs	r1, #15
 80026c0:	4803      	ldr	r0, [pc, #12]	@ (80026d0 <StartDefaultTask+0xb0>)
 80026c2:	f7ff f8c3 	bl	800184c <dwm_read_reg>


    osDelay(10);
 80026c6:	200a      	movs	r0, #10
 80026c8:	f00a f984 	bl	800c9d4 <osDelay>
	test_counter++;
 80026cc:	e7c0      	b.n	8002650 <StartDefaultTask+0x30>
 80026ce:	bf00      	nop
 80026d0:	20000004 	.word	0x20000004
 80026d4:	2000033c 	.word	0x2000033c
 80026d8:	20000340 	.word	0x20000340
 80026dc:	20000344 	.word	0x20000344
 80026e0:	20000348 	.word	0x20000348

080026e4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a04      	ldr	r2, [pc, #16]	@ (8002704 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d101      	bne.n	80026fa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80026f6:	f000 fafd 	bl	8002cf4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80026fa:	bf00      	nop
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	40010000 	.word	0x40010000

08002708 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800270c:	b672      	cpsid	i
}
 800270e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002710:	bf00      	nop
 8002712:	e7fd      	b.n	8002710 <Error_Handler+0x8>

08002714 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800271a:	2300      	movs	r3, #0
 800271c:	607b      	str	r3, [r7, #4]
 800271e:	4b12      	ldr	r3, [pc, #72]	@ (8002768 <HAL_MspInit+0x54>)
 8002720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002722:	4a11      	ldr	r2, [pc, #68]	@ (8002768 <HAL_MspInit+0x54>)
 8002724:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002728:	6453      	str	r3, [r2, #68]	@ 0x44
 800272a:	4b0f      	ldr	r3, [pc, #60]	@ (8002768 <HAL_MspInit+0x54>)
 800272c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800272e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002732:	607b      	str	r3, [r7, #4]
 8002734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002736:	2300      	movs	r3, #0
 8002738:	603b      	str	r3, [r7, #0]
 800273a:	4b0b      	ldr	r3, [pc, #44]	@ (8002768 <HAL_MspInit+0x54>)
 800273c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273e:	4a0a      	ldr	r2, [pc, #40]	@ (8002768 <HAL_MspInit+0x54>)
 8002740:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002744:	6413      	str	r3, [r2, #64]	@ 0x40
 8002746:	4b08      	ldr	r3, [pc, #32]	@ (8002768 <HAL_MspInit+0x54>)
 8002748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800274e:	603b      	str	r3, [r7, #0]
 8002750:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002752:	2200      	movs	r2, #0
 8002754:	210f      	movs	r1, #15
 8002756:	f06f 0001 	mvn.w	r0, #1
 800275a:	f000 fbc7 	bl	8002eec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800275e:	bf00      	nop
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	40023800 	.word	0x40023800

0800276c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b08a      	sub	sp, #40	@ 0x28
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002774:	f107 0314 	add.w	r3, r7, #20
 8002778:	2200      	movs	r2, #0
 800277a:	601a      	str	r2, [r3, #0]
 800277c:	605a      	str	r2, [r3, #4]
 800277e:	609a      	str	r2, [r3, #8]
 8002780:	60da      	str	r2, [r3, #12]
 8002782:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a19      	ldr	r2, [pc, #100]	@ (80027f0 <HAL_I2C_MspInit+0x84>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d12c      	bne.n	80027e8 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800278e:	2300      	movs	r3, #0
 8002790:	613b      	str	r3, [r7, #16]
 8002792:	4b18      	ldr	r3, [pc, #96]	@ (80027f4 <HAL_I2C_MspInit+0x88>)
 8002794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002796:	4a17      	ldr	r2, [pc, #92]	@ (80027f4 <HAL_I2C_MspInit+0x88>)
 8002798:	f043 0302 	orr.w	r3, r3, #2
 800279c:	6313      	str	r3, [r2, #48]	@ 0x30
 800279e:	4b15      	ldr	r3, [pc, #84]	@ (80027f4 <HAL_I2C_MspInit+0x88>)
 80027a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a2:	f003 0302 	and.w	r3, r3, #2
 80027a6:	613b      	str	r3, [r7, #16]
 80027a8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80027aa:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80027ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80027b0:	2312      	movs	r3, #18
 80027b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027b4:	2301      	movs	r3, #1
 80027b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b8:	2300      	movs	r3, #0
 80027ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80027bc:	2304      	movs	r3, #4
 80027be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027c0:	f107 0314 	add.w	r3, r7, #20
 80027c4:	4619      	mov	r1, r3
 80027c6:	480c      	ldr	r0, [pc, #48]	@ (80027f8 <HAL_I2C_MspInit+0x8c>)
 80027c8:	f000 fbba 	bl	8002f40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80027cc:	2300      	movs	r3, #0
 80027ce:	60fb      	str	r3, [r7, #12]
 80027d0:	4b08      	ldr	r3, [pc, #32]	@ (80027f4 <HAL_I2C_MspInit+0x88>)
 80027d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d4:	4a07      	ldr	r2, [pc, #28]	@ (80027f4 <HAL_I2C_MspInit+0x88>)
 80027d6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80027da:	6413      	str	r3, [r2, #64]	@ 0x40
 80027dc:	4b05      	ldr	r3, [pc, #20]	@ (80027f4 <HAL_I2C_MspInit+0x88>)
 80027de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027e4:	60fb      	str	r3, [r7, #12]
 80027e6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80027e8:	bf00      	nop
 80027ea:	3728      	adds	r7, #40	@ 0x28
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	40005400 	.word	0x40005400
 80027f4:	40023800 	.word	0x40023800
 80027f8:	40020400 	.word	0x40020400

080027fc <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b08e      	sub	sp, #56	@ 0x38
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002804:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002808:	2200      	movs	r2, #0
 800280a:	601a      	str	r2, [r3, #0]
 800280c:	605a      	str	r2, [r3, #4]
 800280e:	609a      	str	r2, [r3, #8]
 8002810:	60da      	str	r2, [r3, #12]
 8002812:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002814:	f107 0314 	add.w	r3, r7, #20
 8002818:	2200      	movs	r2, #0
 800281a:	601a      	str	r2, [r3, #0]
 800281c:	605a      	str	r2, [r3, #4]
 800281e:	609a      	str	r2, [r3, #8]
 8002820:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a31      	ldr	r2, [pc, #196]	@ (80028ec <HAL_I2S_MspInit+0xf0>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d15a      	bne.n	80028e2 <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800282c:	2301      	movs	r3, #1
 800282e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8002830:	23c0      	movs	r3, #192	@ 0xc0
 8002832:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8002834:	2302      	movs	r3, #2
 8002836:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002838:	f107 0314 	add.w	r3, r7, #20
 800283c:	4618      	mov	r0, r3
 800283e:	f004 ffa9 	bl	8007794 <HAL_RCCEx_PeriphCLKConfig>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8002848:	f7ff ff5e 	bl	8002708 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800284c:	2300      	movs	r3, #0
 800284e:	613b      	str	r3, [r7, #16]
 8002850:	4b27      	ldr	r3, [pc, #156]	@ (80028f0 <HAL_I2S_MspInit+0xf4>)
 8002852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002854:	4a26      	ldr	r2, [pc, #152]	@ (80028f0 <HAL_I2S_MspInit+0xf4>)
 8002856:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800285a:	6413      	str	r3, [r2, #64]	@ 0x40
 800285c:	4b24      	ldr	r3, [pc, #144]	@ (80028f0 <HAL_I2S_MspInit+0xf4>)
 800285e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002860:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002864:	613b      	str	r3, [r7, #16]
 8002866:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002868:	2300      	movs	r3, #0
 800286a:	60fb      	str	r3, [r7, #12]
 800286c:	4b20      	ldr	r3, [pc, #128]	@ (80028f0 <HAL_I2S_MspInit+0xf4>)
 800286e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002870:	4a1f      	ldr	r2, [pc, #124]	@ (80028f0 <HAL_I2S_MspInit+0xf4>)
 8002872:	f043 0301 	orr.w	r3, r3, #1
 8002876:	6313      	str	r3, [r2, #48]	@ 0x30
 8002878:	4b1d      	ldr	r3, [pc, #116]	@ (80028f0 <HAL_I2S_MspInit+0xf4>)
 800287a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287c:	f003 0301 	and.w	r3, r3, #1
 8002880:	60fb      	str	r3, [r7, #12]
 8002882:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002884:	2300      	movs	r3, #0
 8002886:	60bb      	str	r3, [r7, #8]
 8002888:	4b19      	ldr	r3, [pc, #100]	@ (80028f0 <HAL_I2S_MspInit+0xf4>)
 800288a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288c:	4a18      	ldr	r2, [pc, #96]	@ (80028f0 <HAL_I2S_MspInit+0xf4>)
 800288e:	f043 0304 	orr.w	r3, r3, #4
 8002892:	6313      	str	r3, [r2, #48]	@ 0x30
 8002894:	4b16      	ldr	r3, [pc, #88]	@ (80028f0 <HAL_I2S_MspInit+0xf4>)
 8002896:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002898:	f003 0304 	and.w	r3, r3, #4
 800289c:	60bb      	str	r3, [r7, #8]
 800289e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80028a0:	2310      	movs	r3, #16
 80028a2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a4:	2302      	movs	r3, #2
 80028a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a8:	2300      	movs	r3, #0
 80028aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ac:	2300      	movs	r3, #0
 80028ae:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80028b0:	2306      	movs	r3, #6
 80028b2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80028b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028b8:	4619      	mov	r1, r3
 80028ba:	480e      	ldr	r0, [pc, #56]	@ (80028f4 <HAL_I2S_MspInit+0xf8>)
 80028bc:	f000 fb40 	bl	8002f40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80028c0:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80028c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c6:	2302      	movs	r3, #2
 80028c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ca:	2300      	movs	r3, #0
 80028cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ce:	2300      	movs	r3, #0
 80028d0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80028d2:	2306      	movs	r3, #6
 80028d4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028da:	4619      	mov	r1, r3
 80028dc:	4806      	ldr	r0, [pc, #24]	@ (80028f8 <HAL_I2S_MspInit+0xfc>)
 80028de:	f000 fb2f 	bl	8002f40 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 80028e2:	bf00      	nop
 80028e4:	3738      	adds	r7, #56	@ 0x38
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	40003c00 	.word	0x40003c00
 80028f0:	40023800 	.word	0x40023800
 80028f4:	40020000 	.word	0x40020000
 80028f8:	40020800 	.word	0x40020800

080028fc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b08a      	sub	sp, #40	@ 0x28
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002904:	f107 0314 	add.w	r3, r7, #20
 8002908:	2200      	movs	r2, #0
 800290a:	601a      	str	r2, [r3, #0]
 800290c:	605a      	str	r2, [r3, #4]
 800290e:	609a      	str	r2, [r3, #8]
 8002910:	60da      	str	r2, [r3, #12]
 8002912:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a19      	ldr	r2, [pc, #100]	@ (8002980 <HAL_SPI_MspInit+0x84>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d12b      	bne.n	8002976 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800291e:	2300      	movs	r3, #0
 8002920:	613b      	str	r3, [r7, #16]
 8002922:	4b18      	ldr	r3, [pc, #96]	@ (8002984 <HAL_SPI_MspInit+0x88>)
 8002924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002926:	4a17      	ldr	r2, [pc, #92]	@ (8002984 <HAL_SPI_MspInit+0x88>)
 8002928:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800292c:	6453      	str	r3, [r2, #68]	@ 0x44
 800292e:	4b15      	ldr	r3, [pc, #84]	@ (8002984 <HAL_SPI_MspInit+0x88>)
 8002930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002932:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002936:	613b      	str	r3, [r7, #16]
 8002938:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800293a:	2300      	movs	r3, #0
 800293c:	60fb      	str	r3, [r7, #12]
 800293e:	4b11      	ldr	r3, [pc, #68]	@ (8002984 <HAL_SPI_MspInit+0x88>)
 8002940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002942:	4a10      	ldr	r2, [pc, #64]	@ (8002984 <HAL_SPI_MspInit+0x88>)
 8002944:	f043 0301 	orr.w	r3, r3, #1
 8002948:	6313      	str	r3, [r2, #48]	@ 0x30
 800294a:	4b0e      	ldr	r3, [pc, #56]	@ (8002984 <HAL_SPI_MspInit+0x88>)
 800294c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800294e:	f003 0301 	and.w	r3, r3, #1
 8002952:	60fb      	str	r3, [r7, #12]
 8002954:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8002956:	23e0      	movs	r3, #224	@ 0xe0
 8002958:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800295a:	2302      	movs	r3, #2
 800295c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800295e:	2300      	movs	r3, #0
 8002960:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002962:	2303      	movs	r3, #3
 8002964:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002966:	2305      	movs	r3, #5
 8002968:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800296a:	f107 0314 	add.w	r3, r7, #20
 800296e:	4619      	mov	r1, r3
 8002970:	4805      	ldr	r0, [pc, #20]	@ (8002988 <HAL_SPI_MspInit+0x8c>)
 8002972:	f000 fae5 	bl	8002f40 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002976:	bf00      	nop
 8002978:	3728      	adds	r7, #40	@ 0x28
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	40013000 	.word	0x40013000
 8002984:	40023800 	.word	0x40023800
 8002988:	40020000 	.word	0x40020000

0800298c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800299c:	d10d      	bne.n	80029ba <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800299e:	2300      	movs	r3, #0
 80029a0:	60fb      	str	r3, [r7, #12]
 80029a2:	4b09      	ldr	r3, [pc, #36]	@ (80029c8 <HAL_TIM_Base_MspInit+0x3c>)
 80029a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a6:	4a08      	ldr	r2, [pc, #32]	@ (80029c8 <HAL_TIM_Base_MspInit+0x3c>)
 80029a8:	f043 0301 	orr.w	r3, r3, #1
 80029ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80029ae:	4b06      	ldr	r3, [pc, #24]	@ (80029c8 <HAL_TIM_Base_MspInit+0x3c>)
 80029b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b2:	f003 0301 	and.w	r3, r3, #1
 80029b6:	60fb      	str	r3, [r7, #12]
 80029b8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80029ba:	bf00      	nop
 80029bc:	3714      	adds	r7, #20
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	40023800 	.word	0x40023800

080029cc <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b085      	sub	sp, #20
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a0b      	ldr	r2, [pc, #44]	@ (8002a08 <HAL_TIM_PWM_MspInit+0x3c>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d10d      	bne.n	80029fa <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80029de:	2300      	movs	r3, #0
 80029e0:	60fb      	str	r3, [r7, #12]
 80029e2:	4b0a      	ldr	r3, [pc, #40]	@ (8002a0c <HAL_TIM_PWM_MspInit+0x40>)
 80029e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e6:	4a09      	ldr	r2, [pc, #36]	@ (8002a0c <HAL_TIM_PWM_MspInit+0x40>)
 80029e8:	f043 0302 	orr.w	r3, r3, #2
 80029ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80029ee:	4b07      	ldr	r3, [pc, #28]	@ (8002a0c <HAL_TIM_PWM_MspInit+0x40>)
 80029f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f2:	f003 0302 	and.w	r3, r3, #2
 80029f6:	60fb      	str	r3, [r7, #12]
 80029f8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80029fa:	bf00      	nop
 80029fc:	3714      	adds	r7, #20
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	40000400 	.word	0x40000400
 8002a0c:	40023800 	.word	0x40023800

08002a10 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b088      	sub	sp, #32
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a18:	f107 030c 	add.w	r3, r7, #12
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	601a      	str	r2, [r3, #0]
 8002a20:	605a      	str	r2, [r3, #4]
 8002a22:	609a      	str	r2, [r3, #8]
 8002a24:	60da      	str	r2, [r3, #12]
 8002a26:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a12      	ldr	r2, [pc, #72]	@ (8002a78 <HAL_TIM_MspPostInit+0x68>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d11d      	bne.n	8002a6e <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a32:	2300      	movs	r3, #0
 8002a34:	60bb      	str	r3, [r7, #8]
 8002a36:	4b11      	ldr	r3, [pc, #68]	@ (8002a7c <HAL_TIM_MspPostInit+0x6c>)
 8002a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a3a:	4a10      	ldr	r2, [pc, #64]	@ (8002a7c <HAL_TIM_MspPostInit+0x6c>)
 8002a3c:	f043 0302 	orr.w	r3, r3, #2
 8002a40:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a42:	4b0e      	ldr	r3, [pc, #56]	@ (8002a7c <HAL_TIM_MspPostInit+0x6c>)
 8002a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	60bb      	str	r3, [r7, #8]
 8002a4c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002a4e:	2330      	movs	r3, #48	@ 0x30
 8002a50:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a52:	2302      	movs	r3, #2
 8002a54:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a56:	2300      	movs	r3, #0
 8002a58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002a5e:	2302      	movs	r3, #2
 8002a60:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a62:	f107 030c 	add.w	r3, r7, #12
 8002a66:	4619      	mov	r1, r3
 8002a68:	4805      	ldr	r0, [pc, #20]	@ (8002a80 <HAL_TIM_MspPostInit+0x70>)
 8002a6a:	f000 fa69 	bl	8002f40 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002a6e:	bf00      	nop
 8002a70:	3720      	adds	r7, #32
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	40000400 	.word	0x40000400
 8002a7c:	40023800 	.word	0x40023800
 8002a80:	40020400 	.word	0x40020400

08002a84 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b08c      	sub	sp, #48	@ 0x30
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002a90:	2300      	movs	r3, #0
 8002a92:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002a94:	2300      	movs	r3, #0
 8002a96:	60bb      	str	r3, [r7, #8]
 8002a98:	4b2f      	ldr	r3, [pc, #188]	@ (8002b58 <HAL_InitTick+0xd4>)
 8002a9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a9c:	4a2e      	ldr	r2, [pc, #184]	@ (8002b58 <HAL_InitTick+0xd4>)
 8002a9e:	f043 0301 	orr.w	r3, r3, #1
 8002aa2:	6453      	str	r3, [r2, #68]	@ 0x44
 8002aa4:	4b2c      	ldr	r3, [pc, #176]	@ (8002b58 <HAL_InitTick+0xd4>)
 8002aa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aa8:	f003 0301 	and.w	r3, r3, #1
 8002aac:	60bb      	str	r3, [r7, #8]
 8002aae:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002ab0:	f107 020c 	add.w	r2, r7, #12
 8002ab4:	f107 0310 	add.w	r3, r7, #16
 8002ab8:	4611      	mov	r1, r2
 8002aba:	4618      	mov	r0, r3
 8002abc:	f004 fe38 	bl	8007730 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002ac0:	f004 fe22 	bl	8007708 <HAL_RCC_GetPCLK2Freq>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002acc:	4a23      	ldr	r2, [pc, #140]	@ (8002b5c <HAL_InitTick+0xd8>)
 8002ace:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad2:	0c9b      	lsrs	r3, r3, #18
 8002ad4:	3b01      	subs	r3, #1
 8002ad6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002ad8:	4b21      	ldr	r3, [pc, #132]	@ (8002b60 <HAL_InitTick+0xdc>)
 8002ada:	4a22      	ldr	r2, [pc, #136]	@ (8002b64 <HAL_InitTick+0xe0>)
 8002adc:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002ade:	4b20      	ldr	r3, [pc, #128]	@ (8002b60 <HAL_InitTick+0xdc>)
 8002ae0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002ae4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002ae6:	4a1e      	ldr	r2, [pc, #120]	@ (8002b60 <HAL_InitTick+0xdc>)
 8002ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aea:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002aec:	4b1c      	ldr	r3, [pc, #112]	@ (8002b60 <HAL_InitTick+0xdc>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002af2:	4b1b      	ldr	r3, [pc, #108]	@ (8002b60 <HAL_InitTick+0xdc>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002af8:	4b19      	ldr	r3, [pc, #100]	@ (8002b60 <HAL_InitTick+0xdc>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002afe:	4818      	ldr	r0, [pc, #96]	@ (8002b60 <HAL_InitTick+0xdc>)
 8002b00:	f005 fbdc 	bl	80082bc <HAL_TIM_Base_Init>
 8002b04:	4603      	mov	r3, r0
 8002b06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002b0a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d11b      	bne.n	8002b4a <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002b12:	4813      	ldr	r0, [pc, #76]	@ (8002b60 <HAL_InitTick+0xdc>)
 8002b14:	f005 fc22 	bl	800835c <HAL_TIM_Base_Start_IT>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002b1e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d111      	bne.n	8002b4a <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002b26:	2019      	movs	r0, #25
 8002b28:	f000 f9fc 	bl	8002f24 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2b0f      	cmp	r3, #15
 8002b30:	d808      	bhi.n	8002b44 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002b32:	2200      	movs	r2, #0
 8002b34:	6879      	ldr	r1, [r7, #4]
 8002b36:	2019      	movs	r0, #25
 8002b38:	f000 f9d8 	bl	8002eec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002b3c:	4a0a      	ldr	r2, [pc, #40]	@ (8002b68 <HAL_InitTick+0xe4>)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6013      	str	r3, [r2, #0]
 8002b42:	e002      	b.n	8002b4a <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002b4a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3730      	adds	r7, #48	@ 0x30
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	bf00      	nop
 8002b58:	40023800 	.word	0x40023800
 8002b5c:	431bde83 	.word	0x431bde83
 8002b60:	20000358 	.word	0x20000358
 8002b64:	40010000 	.word	0x40010000
 8002b68:	20000018 	.word	0x20000018

08002b6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b70:	bf00      	nop
 8002b72:	e7fd      	b.n	8002b70 <NMI_Handler+0x4>

08002b74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b78:	bf00      	nop
 8002b7a:	e7fd      	b.n	8002b78 <HardFault_Handler+0x4>

08002b7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b80:	bf00      	nop
 8002b82:	e7fd      	b.n	8002b80 <MemManage_Handler+0x4>

08002b84 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b88:	bf00      	nop
 8002b8a:	e7fd      	b.n	8002b88 <BusFault_Handler+0x4>

08002b8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b90:	bf00      	nop
 8002b92:	e7fd      	b.n	8002b90 <UsageFault_Handler+0x4>

08002b94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b94:	b480      	push	{r7}
 8002b96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b98:	bf00      	nop
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr
	...

08002ba4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002ba8:	4802      	ldr	r0, [pc, #8]	@ (8002bb4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002baa:	f005 fc96 	bl	80084da <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002bae:	bf00      	nop
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	20000358 	.word	0x20000358

08002bb8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002bbc:	4802      	ldr	r0, [pc, #8]	@ (8002bc8 <OTG_FS_IRQHandler+0x10>)
 8002bbe:	f000 fe31 	bl	8003824 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002bc2:	bf00      	nop
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	2000519c 	.word	0x2000519c

08002bcc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b086      	sub	sp, #24
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bd4:	4a14      	ldr	r2, [pc, #80]	@ (8002c28 <_sbrk+0x5c>)
 8002bd6:	4b15      	ldr	r3, [pc, #84]	@ (8002c2c <_sbrk+0x60>)
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002be0:	4b13      	ldr	r3, [pc, #76]	@ (8002c30 <_sbrk+0x64>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d102      	bne.n	8002bee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002be8:	4b11      	ldr	r3, [pc, #68]	@ (8002c30 <_sbrk+0x64>)
 8002bea:	4a12      	ldr	r2, [pc, #72]	@ (8002c34 <_sbrk+0x68>)
 8002bec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bee:	4b10      	ldr	r3, [pc, #64]	@ (8002c30 <_sbrk+0x64>)
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d207      	bcs.n	8002c0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002bfc:	f00d fa2a 	bl	8010054 <__errno>
 8002c00:	4603      	mov	r3, r0
 8002c02:	220c      	movs	r2, #12
 8002c04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c06:	f04f 33ff 	mov.w	r3, #4294967295
 8002c0a:	e009      	b.n	8002c20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c0c:	4b08      	ldr	r3, [pc, #32]	@ (8002c30 <_sbrk+0x64>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c12:	4b07      	ldr	r3, [pc, #28]	@ (8002c30 <_sbrk+0x64>)
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4413      	add	r3, r2
 8002c1a:	4a05      	ldr	r2, [pc, #20]	@ (8002c30 <_sbrk+0x64>)
 8002c1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3718      	adds	r7, #24
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	20020000 	.word	0x20020000
 8002c2c:	00000400 	.word	0x00000400
 8002c30:	200003a0 	.word	0x200003a0
 8002c34:	200056c8 	.word	0x200056c8

08002c38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c3c:	4b06      	ldr	r3, [pc, #24]	@ (8002c58 <SystemInit+0x20>)
 8002c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c42:	4a05      	ldr	r2, [pc, #20]	@ (8002c58 <SystemInit+0x20>)
 8002c44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002c48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c4c:	bf00      	nop
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	e000ed00 	.word	0xe000ed00

08002c5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002c5c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c94 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002c60:	f7ff ffea 	bl	8002c38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c64:	480c      	ldr	r0, [pc, #48]	@ (8002c98 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002c66:	490d      	ldr	r1, [pc, #52]	@ (8002c9c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002c68:	4a0d      	ldr	r2, [pc, #52]	@ (8002ca0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002c6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c6c:	e002      	b.n	8002c74 <LoopCopyDataInit>

08002c6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c72:	3304      	adds	r3, #4

08002c74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c78:	d3f9      	bcc.n	8002c6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c7a:	4a0a      	ldr	r2, [pc, #40]	@ (8002ca4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002c7c:	4c0a      	ldr	r4, [pc, #40]	@ (8002ca8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002c7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c80:	e001      	b.n	8002c86 <LoopFillZerobss>

08002c82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c84:	3204      	adds	r2, #4

08002c86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c88:	d3fb      	bcc.n	8002c82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c8a:	f00d f9e9 	bl	8010060 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c8e:	f7ff f947 	bl	8001f20 <main>
  bx  lr    
 8002c92:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002c94:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c9c:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8002ca0:	08010298 	.word	0x08010298
  ldr r2, =_sbss
 8002ca4:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8002ca8:	200056c4 	.word	0x200056c4

08002cac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002cac:	e7fe      	b.n	8002cac <ADC_IRQHandler>
	...

08002cb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002cb4:	4b0e      	ldr	r3, [pc, #56]	@ (8002cf0 <HAL_Init+0x40>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a0d      	ldr	r2, [pc, #52]	@ (8002cf0 <HAL_Init+0x40>)
 8002cba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002cbe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8002cf0 <HAL_Init+0x40>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a0a      	ldr	r2, [pc, #40]	@ (8002cf0 <HAL_Init+0x40>)
 8002cc6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002cca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ccc:	4b08      	ldr	r3, [pc, #32]	@ (8002cf0 <HAL_Init+0x40>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a07      	ldr	r2, [pc, #28]	@ (8002cf0 <HAL_Init+0x40>)
 8002cd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cd6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cd8:	2003      	movs	r0, #3
 8002cda:	f000 f8fc 	bl	8002ed6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002cde:	200f      	movs	r0, #15
 8002ce0:	f7ff fed0 	bl	8002a84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ce4:	f7ff fd16 	bl	8002714 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ce8:	2300      	movs	r3, #0
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	40023c00 	.word	0x40023c00

08002cf4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cf8:	4b06      	ldr	r3, [pc, #24]	@ (8002d14 <HAL_IncTick+0x20>)
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	4b06      	ldr	r3, [pc, #24]	@ (8002d18 <HAL_IncTick+0x24>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4413      	add	r3, r2
 8002d04:	4a04      	ldr	r2, [pc, #16]	@ (8002d18 <HAL_IncTick+0x24>)
 8002d06:	6013      	str	r3, [r2, #0]
}
 8002d08:	bf00      	nop
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	2000001c 	.word	0x2000001c
 8002d18:	200003a4 	.word	0x200003a4

08002d1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0
  return uwTick;
 8002d20:	4b03      	ldr	r3, [pc, #12]	@ (8002d30 <HAL_GetTick+0x14>)
 8002d22:	681b      	ldr	r3, [r3, #0]
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	200003a4 	.word	0x200003a4

08002d34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d3c:	f7ff ffee 	bl	8002d1c <HAL_GetTick>
 8002d40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d4c:	d005      	beq.n	8002d5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d4e:	4b0a      	ldr	r3, [pc, #40]	@ (8002d78 <HAL_Delay+0x44>)
 8002d50:	781b      	ldrb	r3, [r3, #0]
 8002d52:	461a      	mov	r2, r3
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	4413      	add	r3, r2
 8002d58:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d5a:	bf00      	nop
 8002d5c:	f7ff ffde 	bl	8002d1c <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	68fa      	ldr	r2, [r7, #12]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d8f7      	bhi.n	8002d5c <HAL_Delay+0x28>
  {
  }
}
 8002d6c:	bf00      	nop
 8002d6e:	bf00      	nop
 8002d70:	3710      	adds	r7, #16
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	2000001c 	.word	0x2000001c

08002d7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b085      	sub	sp, #20
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f003 0307 	and.w	r3, r3, #7
 8002d8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002d8e:	68db      	ldr	r3, [r3, #12]
 8002d90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d92:	68ba      	ldr	r2, [r7, #8]
 8002d94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d98:	4013      	ands	r3, r2
 8002d9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002da4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002da8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dae:	4a04      	ldr	r2, [pc, #16]	@ (8002dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	60d3      	str	r3, [r2, #12]
}
 8002db4:	bf00      	nop
 8002db6:	3714      	adds	r7, #20
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr
 8002dc0:	e000ed00 	.word	0xe000ed00

08002dc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dc8:	4b04      	ldr	r3, [pc, #16]	@ (8002ddc <__NVIC_GetPriorityGrouping+0x18>)
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	0a1b      	lsrs	r3, r3, #8
 8002dce:	f003 0307 	and.w	r3, r3, #7
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr
 8002ddc:	e000ed00 	.word	0xe000ed00

08002de0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	4603      	mov	r3, r0
 8002de8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	db0b      	blt.n	8002e0a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002df2:	79fb      	ldrb	r3, [r7, #7]
 8002df4:	f003 021f 	and.w	r2, r3, #31
 8002df8:	4907      	ldr	r1, [pc, #28]	@ (8002e18 <__NVIC_EnableIRQ+0x38>)
 8002dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfe:	095b      	lsrs	r3, r3, #5
 8002e00:	2001      	movs	r0, #1
 8002e02:	fa00 f202 	lsl.w	r2, r0, r2
 8002e06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e0a:	bf00      	nop
 8002e0c:	370c      	adds	r7, #12
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	e000e100 	.word	0xe000e100

08002e1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	4603      	mov	r3, r0
 8002e24:	6039      	str	r1, [r7, #0]
 8002e26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	db0a      	blt.n	8002e46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	b2da      	uxtb	r2, r3
 8002e34:	490c      	ldr	r1, [pc, #48]	@ (8002e68 <__NVIC_SetPriority+0x4c>)
 8002e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e3a:	0112      	lsls	r2, r2, #4
 8002e3c:	b2d2      	uxtb	r2, r2
 8002e3e:	440b      	add	r3, r1
 8002e40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e44:	e00a      	b.n	8002e5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	b2da      	uxtb	r2, r3
 8002e4a:	4908      	ldr	r1, [pc, #32]	@ (8002e6c <__NVIC_SetPriority+0x50>)
 8002e4c:	79fb      	ldrb	r3, [r7, #7]
 8002e4e:	f003 030f 	and.w	r3, r3, #15
 8002e52:	3b04      	subs	r3, #4
 8002e54:	0112      	lsls	r2, r2, #4
 8002e56:	b2d2      	uxtb	r2, r2
 8002e58:	440b      	add	r3, r1
 8002e5a:	761a      	strb	r2, [r3, #24]
}
 8002e5c:	bf00      	nop
 8002e5e:	370c      	adds	r7, #12
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr
 8002e68:	e000e100 	.word	0xe000e100
 8002e6c:	e000ed00 	.word	0xe000ed00

08002e70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b089      	sub	sp, #36	@ 0x24
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	60f8      	str	r0, [r7, #12]
 8002e78:	60b9      	str	r1, [r7, #8]
 8002e7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f003 0307 	and.w	r3, r3, #7
 8002e82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	f1c3 0307 	rsb	r3, r3, #7
 8002e8a:	2b04      	cmp	r3, #4
 8002e8c:	bf28      	it	cs
 8002e8e:	2304      	movcs	r3, #4
 8002e90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	3304      	adds	r3, #4
 8002e96:	2b06      	cmp	r3, #6
 8002e98:	d902      	bls.n	8002ea0 <NVIC_EncodePriority+0x30>
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	3b03      	subs	r3, #3
 8002e9e:	e000      	b.n	8002ea2 <NVIC_EncodePriority+0x32>
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002eae:	43da      	mvns	r2, r3
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	401a      	ands	r2, r3
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002eb8:	f04f 31ff 	mov.w	r1, #4294967295
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec2:	43d9      	mvns	r1, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ec8:	4313      	orrs	r3, r2
         );
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3724      	adds	r7, #36	@ 0x24
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr

08002ed6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	b082      	sub	sp, #8
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f7ff ff4c 	bl	8002d7c <__NVIC_SetPriorityGrouping>
}
 8002ee4:	bf00      	nop
 8002ee6:	3708      	adds	r7, #8
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}

08002eec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b086      	sub	sp, #24
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	60b9      	str	r1, [r7, #8]
 8002ef6:	607a      	str	r2, [r7, #4]
 8002ef8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002efa:	2300      	movs	r3, #0
 8002efc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002efe:	f7ff ff61 	bl	8002dc4 <__NVIC_GetPriorityGrouping>
 8002f02:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f04:	687a      	ldr	r2, [r7, #4]
 8002f06:	68b9      	ldr	r1, [r7, #8]
 8002f08:	6978      	ldr	r0, [r7, #20]
 8002f0a:	f7ff ffb1 	bl	8002e70 <NVIC_EncodePriority>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f14:	4611      	mov	r1, r2
 8002f16:	4618      	mov	r0, r3
 8002f18:	f7ff ff80 	bl	8002e1c <__NVIC_SetPriority>
}
 8002f1c:	bf00      	nop
 8002f1e:	3718      	adds	r7, #24
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7ff ff54 	bl	8002de0 <__NVIC_EnableIRQ>
}
 8002f38:	bf00      	nop
 8002f3a:	3708      	adds	r7, #8
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}

08002f40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b089      	sub	sp, #36	@ 0x24
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
 8002f48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f52:	2300      	movs	r3, #0
 8002f54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f56:	2300      	movs	r3, #0
 8002f58:	61fb      	str	r3, [r7, #28]
 8002f5a:	e16b      	b.n	8003234 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	69fb      	ldr	r3, [r7, #28]
 8002f60:	fa02 f303 	lsl.w	r3, r2, r3
 8002f64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	697a      	ldr	r2, [r7, #20]
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f70:	693a      	ldr	r2, [r7, #16]
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	429a      	cmp	r2, r3
 8002f76:	f040 815a 	bne.w	800322e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	f003 0303 	and.w	r3, r3, #3
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d005      	beq.n	8002f92 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f8e:	2b02      	cmp	r3, #2
 8002f90:	d130      	bne.n	8002ff4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	005b      	lsls	r3, r3, #1
 8002f9c:	2203      	movs	r2, #3
 8002f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa2:	43db      	mvns	r3, r3
 8002fa4:	69ba      	ldr	r2, [r7, #24]
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	68da      	ldr	r2, [r3, #12]
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	005b      	lsls	r3, r3, #1
 8002fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb6:	69ba      	ldr	r2, [r7, #24]
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	69ba      	ldr	r2, [r7, #24]
 8002fc0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fc8:	2201      	movs	r2, #1
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd0:	43db      	mvns	r3, r3
 8002fd2:	69ba      	ldr	r2, [r7, #24]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	091b      	lsrs	r3, r3, #4
 8002fde:	f003 0201 	and.w	r2, r3, #1
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	69ba      	ldr	r2, [r7, #24]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	69ba      	ldr	r2, [r7, #24]
 8002ff2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	f003 0303 	and.w	r3, r3, #3
 8002ffc:	2b03      	cmp	r3, #3
 8002ffe:	d017      	beq.n	8003030 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	005b      	lsls	r3, r3, #1
 800300a:	2203      	movs	r2, #3
 800300c:	fa02 f303 	lsl.w	r3, r2, r3
 8003010:	43db      	mvns	r3, r3
 8003012:	69ba      	ldr	r2, [r7, #24]
 8003014:	4013      	ands	r3, r2
 8003016:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	689a      	ldr	r2, [r3, #8]
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	005b      	lsls	r3, r3, #1
 8003020:	fa02 f303 	lsl.w	r3, r2, r3
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	4313      	orrs	r3, r2
 8003028:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	69ba      	ldr	r2, [r7, #24]
 800302e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	f003 0303 	and.w	r3, r3, #3
 8003038:	2b02      	cmp	r3, #2
 800303a:	d123      	bne.n	8003084 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800303c:	69fb      	ldr	r3, [r7, #28]
 800303e:	08da      	lsrs	r2, r3, #3
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	3208      	adds	r2, #8
 8003044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003048:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	f003 0307 	and.w	r3, r3, #7
 8003050:	009b      	lsls	r3, r3, #2
 8003052:	220f      	movs	r2, #15
 8003054:	fa02 f303 	lsl.w	r3, r2, r3
 8003058:	43db      	mvns	r3, r3
 800305a:	69ba      	ldr	r2, [r7, #24]
 800305c:	4013      	ands	r3, r2
 800305e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	691a      	ldr	r2, [r3, #16]
 8003064:	69fb      	ldr	r3, [r7, #28]
 8003066:	f003 0307 	and.w	r3, r3, #7
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	fa02 f303 	lsl.w	r3, r2, r3
 8003070:	69ba      	ldr	r2, [r7, #24]
 8003072:	4313      	orrs	r3, r2
 8003074:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	08da      	lsrs	r2, r3, #3
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	3208      	adds	r2, #8
 800307e:	69b9      	ldr	r1, [r7, #24]
 8003080:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	005b      	lsls	r3, r3, #1
 800308e:	2203      	movs	r2, #3
 8003090:	fa02 f303 	lsl.w	r3, r2, r3
 8003094:	43db      	mvns	r3, r3
 8003096:	69ba      	ldr	r2, [r7, #24]
 8003098:	4013      	ands	r3, r2
 800309a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f003 0203 	and.w	r2, r3, #3
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	005b      	lsls	r3, r3, #1
 80030a8:	fa02 f303 	lsl.w	r3, r2, r3
 80030ac:	69ba      	ldr	r2, [r7, #24]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	69ba      	ldr	r2, [r7, #24]
 80030b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	f000 80b4 	beq.w	800322e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030c6:	2300      	movs	r3, #0
 80030c8:	60fb      	str	r3, [r7, #12]
 80030ca:	4b60      	ldr	r3, [pc, #384]	@ (800324c <HAL_GPIO_Init+0x30c>)
 80030cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030ce:	4a5f      	ldr	r2, [pc, #380]	@ (800324c <HAL_GPIO_Init+0x30c>)
 80030d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80030d6:	4b5d      	ldr	r3, [pc, #372]	@ (800324c <HAL_GPIO_Init+0x30c>)
 80030d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030de:	60fb      	str	r3, [r7, #12]
 80030e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030e2:	4a5b      	ldr	r2, [pc, #364]	@ (8003250 <HAL_GPIO_Init+0x310>)
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	089b      	lsrs	r3, r3, #2
 80030e8:	3302      	adds	r3, #2
 80030ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80030f0:	69fb      	ldr	r3, [r7, #28]
 80030f2:	f003 0303 	and.w	r3, r3, #3
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	220f      	movs	r2, #15
 80030fa:	fa02 f303 	lsl.w	r3, r2, r3
 80030fe:	43db      	mvns	r3, r3
 8003100:	69ba      	ldr	r2, [r7, #24]
 8003102:	4013      	ands	r3, r2
 8003104:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4a52      	ldr	r2, [pc, #328]	@ (8003254 <HAL_GPIO_Init+0x314>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d02b      	beq.n	8003166 <HAL_GPIO_Init+0x226>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	4a51      	ldr	r2, [pc, #324]	@ (8003258 <HAL_GPIO_Init+0x318>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d025      	beq.n	8003162 <HAL_GPIO_Init+0x222>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	4a50      	ldr	r2, [pc, #320]	@ (800325c <HAL_GPIO_Init+0x31c>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d01f      	beq.n	800315e <HAL_GPIO_Init+0x21e>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4a4f      	ldr	r2, [pc, #316]	@ (8003260 <HAL_GPIO_Init+0x320>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d019      	beq.n	800315a <HAL_GPIO_Init+0x21a>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4a4e      	ldr	r2, [pc, #312]	@ (8003264 <HAL_GPIO_Init+0x324>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d013      	beq.n	8003156 <HAL_GPIO_Init+0x216>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	4a4d      	ldr	r2, [pc, #308]	@ (8003268 <HAL_GPIO_Init+0x328>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d00d      	beq.n	8003152 <HAL_GPIO_Init+0x212>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	4a4c      	ldr	r2, [pc, #304]	@ (800326c <HAL_GPIO_Init+0x32c>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d007      	beq.n	800314e <HAL_GPIO_Init+0x20e>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	4a4b      	ldr	r2, [pc, #300]	@ (8003270 <HAL_GPIO_Init+0x330>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d101      	bne.n	800314a <HAL_GPIO_Init+0x20a>
 8003146:	2307      	movs	r3, #7
 8003148:	e00e      	b.n	8003168 <HAL_GPIO_Init+0x228>
 800314a:	2308      	movs	r3, #8
 800314c:	e00c      	b.n	8003168 <HAL_GPIO_Init+0x228>
 800314e:	2306      	movs	r3, #6
 8003150:	e00a      	b.n	8003168 <HAL_GPIO_Init+0x228>
 8003152:	2305      	movs	r3, #5
 8003154:	e008      	b.n	8003168 <HAL_GPIO_Init+0x228>
 8003156:	2304      	movs	r3, #4
 8003158:	e006      	b.n	8003168 <HAL_GPIO_Init+0x228>
 800315a:	2303      	movs	r3, #3
 800315c:	e004      	b.n	8003168 <HAL_GPIO_Init+0x228>
 800315e:	2302      	movs	r3, #2
 8003160:	e002      	b.n	8003168 <HAL_GPIO_Init+0x228>
 8003162:	2301      	movs	r3, #1
 8003164:	e000      	b.n	8003168 <HAL_GPIO_Init+0x228>
 8003166:	2300      	movs	r3, #0
 8003168:	69fa      	ldr	r2, [r7, #28]
 800316a:	f002 0203 	and.w	r2, r2, #3
 800316e:	0092      	lsls	r2, r2, #2
 8003170:	4093      	lsls	r3, r2
 8003172:	69ba      	ldr	r2, [r7, #24]
 8003174:	4313      	orrs	r3, r2
 8003176:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003178:	4935      	ldr	r1, [pc, #212]	@ (8003250 <HAL_GPIO_Init+0x310>)
 800317a:	69fb      	ldr	r3, [r7, #28]
 800317c:	089b      	lsrs	r3, r3, #2
 800317e:	3302      	adds	r3, #2
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003186:	4b3b      	ldr	r3, [pc, #236]	@ (8003274 <HAL_GPIO_Init+0x334>)
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	43db      	mvns	r3, r3
 8003190:	69ba      	ldr	r2, [r7, #24]
 8003192:	4013      	ands	r3, r2
 8003194:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d003      	beq.n	80031aa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80031a2:	69ba      	ldr	r2, [r7, #24]
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80031aa:	4a32      	ldr	r2, [pc, #200]	@ (8003274 <HAL_GPIO_Init+0x334>)
 80031ac:	69bb      	ldr	r3, [r7, #24]
 80031ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80031b0:	4b30      	ldr	r3, [pc, #192]	@ (8003274 <HAL_GPIO_Init+0x334>)
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	43db      	mvns	r3, r3
 80031ba:	69ba      	ldr	r2, [r7, #24]
 80031bc:	4013      	ands	r3, r2
 80031be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d003      	beq.n	80031d4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80031cc:	69ba      	ldr	r2, [r7, #24]
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031d4:	4a27      	ldr	r2, [pc, #156]	@ (8003274 <HAL_GPIO_Init+0x334>)
 80031d6:	69bb      	ldr	r3, [r7, #24]
 80031d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80031da:	4b26      	ldr	r3, [pc, #152]	@ (8003274 <HAL_GPIO_Init+0x334>)
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	43db      	mvns	r3, r3
 80031e4:	69ba      	ldr	r2, [r7, #24]
 80031e6:	4013      	ands	r3, r2
 80031e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d003      	beq.n	80031fe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80031f6:	69ba      	ldr	r2, [r7, #24]
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	4313      	orrs	r3, r2
 80031fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031fe:	4a1d      	ldr	r2, [pc, #116]	@ (8003274 <HAL_GPIO_Init+0x334>)
 8003200:	69bb      	ldr	r3, [r7, #24]
 8003202:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003204:	4b1b      	ldr	r3, [pc, #108]	@ (8003274 <HAL_GPIO_Init+0x334>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	43db      	mvns	r3, r3
 800320e:	69ba      	ldr	r2, [r7, #24]
 8003210:	4013      	ands	r3, r2
 8003212:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d003      	beq.n	8003228 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003220:	69ba      	ldr	r2, [r7, #24]
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	4313      	orrs	r3, r2
 8003226:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003228:	4a12      	ldr	r2, [pc, #72]	@ (8003274 <HAL_GPIO_Init+0x334>)
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800322e:	69fb      	ldr	r3, [r7, #28]
 8003230:	3301      	adds	r3, #1
 8003232:	61fb      	str	r3, [r7, #28]
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	2b0f      	cmp	r3, #15
 8003238:	f67f ae90 	bls.w	8002f5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800323c:	bf00      	nop
 800323e:	bf00      	nop
 8003240:	3724      	adds	r7, #36	@ 0x24
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	40023800 	.word	0x40023800
 8003250:	40013800 	.word	0x40013800
 8003254:	40020000 	.word	0x40020000
 8003258:	40020400 	.word	0x40020400
 800325c:	40020800 	.word	0x40020800
 8003260:	40020c00 	.word	0x40020c00
 8003264:	40021000 	.word	0x40021000
 8003268:	40021400 	.word	0x40021400
 800326c:	40021800 	.word	0x40021800
 8003270:	40021c00 	.word	0x40021c00
 8003274:	40013c00 	.word	0x40013c00

08003278 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003278:	b480      	push	{r7}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	460b      	mov	r3, r1
 8003282:	807b      	strh	r3, [r7, #2]
 8003284:	4613      	mov	r3, r2
 8003286:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003288:	787b      	ldrb	r3, [r7, #1]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d003      	beq.n	8003296 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800328e:	887a      	ldrh	r2, [r7, #2]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003294:	e003      	b.n	800329e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003296:	887b      	ldrh	r3, [r7, #2]
 8003298:	041a      	lsls	r2, r3, #16
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	619a      	str	r2, [r3, #24]
}
 800329e:	bf00      	nop
 80032a0:	370c      	adds	r7, #12
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr

080032aa <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80032aa:	b580      	push	{r7, lr}
 80032ac:	b086      	sub	sp, #24
 80032ae:	af02      	add	r7, sp, #8
 80032b0:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d101      	bne.n	80032bc <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e059      	b.n	8003370 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d106      	bne.n	80032dc <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f00c faea 	bl	800f8b0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2203      	movs	r2, #3
 80032e0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032ea:	d102      	bne.n	80032f2 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4618      	mov	r0, r3
 80032f8:	f005 ff87 	bl	800920a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6818      	ldr	r0, [r3, #0]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	7c1a      	ldrb	r2, [r3, #16]
 8003304:	f88d 2000 	strb.w	r2, [sp]
 8003308:	3304      	adds	r3, #4
 800330a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800330c:	f005 ff08 	bl	8009120 <USB_CoreInit>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d005      	beq.n	8003322 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2202      	movs	r2, #2
 800331a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e026      	b.n	8003370 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	2101      	movs	r1, #1
 8003328:	4618      	mov	r0, r3
 800332a:	f005 ff7f 	bl	800922c <USB_SetCurrentMode>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d005      	beq.n	8003340 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2202      	movs	r2, #2
 8003338:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	e017      	b.n	8003370 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6818      	ldr	r0, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	7c1a      	ldrb	r2, [r3, #16]
 8003348:	f88d 2000 	strb.w	r2, [sp]
 800334c:	3304      	adds	r3, #4
 800334e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003350:	f006 f928 	bl	80095a4 <USB_HostInit>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d005      	beq.n	8003366 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2202      	movs	r2, #2
 800335e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e004      	b.n	8003370 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2201      	movs	r2, #1
 800336a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800336e:	2300      	movs	r3, #0
}
 8003370:	4618      	mov	r0, r3
 8003372:	3710      	adds	r7, #16
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}

08003378 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8003378:	b590      	push	{r4, r7, lr}
 800337a:	b08b      	sub	sp, #44	@ 0x2c
 800337c:	af04      	add	r7, sp, #16
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	4608      	mov	r0, r1
 8003382:	4611      	mov	r1, r2
 8003384:	461a      	mov	r2, r3
 8003386:	4603      	mov	r3, r0
 8003388:	70fb      	strb	r3, [r7, #3]
 800338a:	460b      	mov	r3, r1
 800338c:	70bb      	strb	r3, [r7, #2]
 800338e:	4613      	mov	r3, r2
 8003390:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8003392:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003394:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800339c:	2b01      	cmp	r3, #1
 800339e:	d101      	bne.n	80033a4 <HAL_HCD_HC_Init+0x2c>
 80033a0:	2302      	movs	r3, #2
 80033a2:	e09d      	b.n	80034e0 <HAL_HCD_HC_Init+0x168>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80033ac:	78fa      	ldrb	r2, [r7, #3]
 80033ae:	6879      	ldr	r1, [r7, #4]
 80033b0:	4613      	mov	r3, r2
 80033b2:	011b      	lsls	r3, r3, #4
 80033b4:	1a9b      	subs	r3, r3, r2
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	440b      	add	r3, r1
 80033ba:	3319      	adds	r3, #25
 80033bc:	2200      	movs	r2, #0
 80033be:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80033c0:	78fa      	ldrb	r2, [r7, #3]
 80033c2:	6879      	ldr	r1, [r7, #4]
 80033c4:	4613      	mov	r3, r2
 80033c6:	011b      	lsls	r3, r3, #4
 80033c8:	1a9b      	subs	r3, r3, r2
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	440b      	add	r3, r1
 80033ce:	3314      	adds	r3, #20
 80033d0:	787a      	ldrb	r2, [r7, #1]
 80033d2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80033d4:	78fa      	ldrb	r2, [r7, #3]
 80033d6:	6879      	ldr	r1, [r7, #4]
 80033d8:	4613      	mov	r3, r2
 80033da:	011b      	lsls	r3, r3, #4
 80033dc:	1a9b      	subs	r3, r3, r2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	440b      	add	r3, r1
 80033e2:	3315      	adds	r3, #21
 80033e4:	78fa      	ldrb	r2, [r7, #3]
 80033e6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80033e8:	78fa      	ldrb	r2, [r7, #3]
 80033ea:	6879      	ldr	r1, [r7, #4]
 80033ec:	4613      	mov	r3, r2
 80033ee:	011b      	lsls	r3, r3, #4
 80033f0:	1a9b      	subs	r3, r3, r2
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	440b      	add	r3, r1
 80033f6:	3326      	adds	r3, #38	@ 0x26
 80033f8:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80033fc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80033fe:	78fa      	ldrb	r2, [r7, #3]
 8003400:	78bb      	ldrb	r3, [r7, #2]
 8003402:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003406:	b2d8      	uxtb	r0, r3
 8003408:	6879      	ldr	r1, [r7, #4]
 800340a:	4613      	mov	r3, r2
 800340c:	011b      	lsls	r3, r3, #4
 800340e:	1a9b      	subs	r3, r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	440b      	add	r3, r1
 8003414:	3316      	adds	r3, #22
 8003416:	4602      	mov	r2, r0
 8003418:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 800341a:	78fb      	ldrb	r3, [r7, #3]
 800341c:	4619      	mov	r1, r3
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f000 fba4 	bl	8003b6c <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8003424:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003428:	2b00      	cmp	r3, #0
 800342a:	da0a      	bge.n	8003442 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800342c:	78fa      	ldrb	r2, [r7, #3]
 800342e:	6879      	ldr	r1, [r7, #4]
 8003430:	4613      	mov	r3, r2
 8003432:	011b      	lsls	r3, r3, #4
 8003434:	1a9b      	subs	r3, r3, r2
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	440b      	add	r3, r1
 800343a:	3317      	adds	r3, #23
 800343c:	2201      	movs	r2, #1
 800343e:	701a      	strb	r2, [r3, #0]
 8003440:	e009      	b.n	8003456 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8003442:	78fa      	ldrb	r2, [r7, #3]
 8003444:	6879      	ldr	r1, [r7, #4]
 8003446:	4613      	mov	r3, r2
 8003448:	011b      	lsls	r3, r3, #4
 800344a:	1a9b      	subs	r3, r3, r2
 800344c:	009b      	lsls	r3, r3, #2
 800344e:	440b      	add	r3, r1
 8003450:	3317      	adds	r3, #23
 8003452:	2200      	movs	r2, #0
 8003454:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4618      	mov	r0, r3
 800345c:	f006 fa06 	bl	800986c <USB_GetHostSpeed>
 8003460:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8003462:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003466:	2b01      	cmp	r3, #1
 8003468:	d10b      	bne.n	8003482 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800346a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800346e:	2b01      	cmp	r3, #1
 8003470:	d107      	bne.n	8003482 <HAL_HCD_HC_Init+0x10a>
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d104      	bne.n	8003482 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	2bbc      	cmp	r3, #188	@ 0xbc
 800347c:	d901      	bls.n	8003482 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800347e:	23bc      	movs	r3, #188	@ 0xbc
 8003480:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8003482:	78fa      	ldrb	r2, [r7, #3]
 8003484:	6879      	ldr	r1, [r7, #4]
 8003486:	4613      	mov	r3, r2
 8003488:	011b      	lsls	r3, r3, #4
 800348a:	1a9b      	subs	r3, r3, r2
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	440b      	add	r3, r1
 8003490:	3318      	adds	r3, #24
 8003492:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8003496:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8003498:	78fa      	ldrb	r2, [r7, #3]
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	b298      	uxth	r0, r3
 800349e:	6879      	ldr	r1, [r7, #4]
 80034a0:	4613      	mov	r3, r2
 80034a2:	011b      	lsls	r3, r3, #4
 80034a4:	1a9b      	subs	r3, r3, r2
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	440b      	add	r3, r1
 80034aa:	3328      	adds	r3, #40	@ 0x28
 80034ac:	4602      	mov	r2, r0
 80034ae:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6818      	ldr	r0, [r3, #0]
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	787c      	ldrb	r4, [r7, #1]
 80034ba:	78ba      	ldrb	r2, [r7, #2]
 80034bc:	78f9      	ldrb	r1, [r7, #3]
 80034be:	9302      	str	r3, [sp, #8]
 80034c0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80034c4:	9301      	str	r3, [sp, #4]
 80034c6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80034ca:	9300      	str	r3, [sp, #0]
 80034cc:	4623      	mov	r3, r4
 80034ce:	f006 f9f5 	bl	80098bc <USB_HC_Init>
 80034d2:	4603      	mov	r3, r0
 80034d4:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2200      	movs	r2, #0
 80034da:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80034de:	7bfb      	ldrb	r3, [r7, #15]
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	371c      	adds	r7, #28
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd90      	pop	{r4, r7, pc}

080034e8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b082      	sub	sp, #8
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	4608      	mov	r0, r1
 80034f2:	4611      	mov	r1, r2
 80034f4:	461a      	mov	r2, r3
 80034f6:	4603      	mov	r3, r0
 80034f8:	70fb      	strb	r3, [r7, #3]
 80034fa:	460b      	mov	r3, r1
 80034fc:	70bb      	strb	r3, [r7, #2]
 80034fe:	4613      	mov	r3, r2
 8003500:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003502:	78fa      	ldrb	r2, [r7, #3]
 8003504:	6879      	ldr	r1, [r7, #4]
 8003506:	4613      	mov	r3, r2
 8003508:	011b      	lsls	r3, r3, #4
 800350a:	1a9b      	subs	r3, r3, r2
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	440b      	add	r3, r1
 8003510:	3317      	adds	r3, #23
 8003512:	78ba      	ldrb	r2, [r7, #2]
 8003514:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003516:	78fa      	ldrb	r2, [r7, #3]
 8003518:	6879      	ldr	r1, [r7, #4]
 800351a:	4613      	mov	r3, r2
 800351c:	011b      	lsls	r3, r3, #4
 800351e:	1a9b      	subs	r3, r3, r2
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	440b      	add	r3, r1
 8003524:	3326      	adds	r3, #38	@ 0x26
 8003526:	787a      	ldrb	r2, [r7, #1]
 8003528:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800352a:	7c3b      	ldrb	r3, [r7, #16]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d114      	bne.n	800355a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003530:	78fa      	ldrb	r2, [r7, #3]
 8003532:	6879      	ldr	r1, [r7, #4]
 8003534:	4613      	mov	r3, r2
 8003536:	011b      	lsls	r3, r3, #4
 8003538:	1a9b      	subs	r3, r3, r2
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	440b      	add	r3, r1
 800353e:	332a      	adds	r3, #42	@ 0x2a
 8003540:	2203      	movs	r2, #3
 8003542:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003544:	78fa      	ldrb	r2, [r7, #3]
 8003546:	6879      	ldr	r1, [r7, #4]
 8003548:	4613      	mov	r3, r2
 800354a:	011b      	lsls	r3, r3, #4
 800354c:	1a9b      	subs	r3, r3, r2
 800354e:	009b      	lsls	r3, r3, #2
 8003550:	440b      	add	r3, r1
 8003552:	3319      	adds	r3, #25
 8003554:	7f3a      	ldrb	r2, [r7, #28]
 8003556:	701a      	strb	r2, [r3, #0]
 8003558:	e009      	b.n	800356e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800355a:	78fa      	ldrb	r2, [r7, #3]
 800355c:	6879      	ldr	r1, [r7, #4]
 800355e:	4613      	mov	r3, r2
 8003560:	011b      	lsls	r3, r3, #4
 8003562:	1a9b      	subs	r3, r3, r2
 8003564:	009b      	lsls	r3, r3, #2
 8003566:	440b      	add	r3, r1
 8003568:	332a      	adds	r3, #42	@ 0x2a
 800356a:	2202      	movs	r2, #2
 800356c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800356e:	787b      	ldrb	r3, [r7, #1]
 8003570:	2b03      	cmp	r3, #3
 8003572:	f200 8102 	bhi.w	800377a <HAL_HCD_HC_SubmitRequest+0x292>
 8003576:	a201      	add	r2, pc, #4	@ (adr r2, 800357c <HAL_HCD_HC_SubmitRequest+0x94>)
 8003578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800357c:	0800358d 	.word	0x0800358d
 8003580:	08003765 	.word	0x08003765
 8003584:	08003651 	.word	0x08003651
 8003588:	080036db 	.word	0x080036db
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 800358c:	7c3b      	ldrb	r3, [r7, #16]
 800358e:	2b01      	cmp	r3, #1
 8003590:	f040 80f5 	bne.w	800377e <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8003594:	78bb      	ldrb	r3, [r7, #2]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d12d      	bne.n	80035f6 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800359a:	8b3b      	ldrh	r3, [r7, #24]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d109      	bne.n	80035b4 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80035a0:	78fa      	ldrb	r2, [r7, #3]
 80035a2:	6879      	ldr	r1, [r7, #4]
 80035a4:	4613      	mov	r3, r2
 80035a6:	011b      	lsls	r3, r3, #4
 80035a8:	1a9b      	subs	r3, r3, r2
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	440b      	add	r3, r1
 80035ae:	333d      	adds	r3, #61	@ 0x3d
 80035b0:	2201      	movs	r2, #1
 80035b2:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80035b4:	78fa      	ldrb	r2, [r7, #3]
 80035b6:	6879      	ldr	r1, [r7, #4]
 80035b8:	4613      	mov	r3, r2
 80035ba:	011b      	lsls	r3, r3, #4
 80035bc:	1a9b      	subs	r3, r3, r2
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	440b      	add	r3, r1
 80035c2:	333d      	adds	r3, #61	@ 0x3d
 80035c4:	781b      	ldrb	r3, [r3, #0]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d10a      	bne.n	80035e0 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80035ca:	78fa      	ldrb	r2, [r7, #3]
 80035cc:	6879      	ldr	r1, [r7, #4]
 80035ce:	4613      	mov	r3, r2
 80035d0:	011b      	lsls	r3, r3, #4
 80035d2:	1a9b      	subs	r3, r3, r2
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	440b      	add	r3, r1
 80035d8:	332a      	adds	r3, #42	@ 0x2a
 80035da:	2200      	movs	r2, #0
 80035dc:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80035de:	e0ce      	b.n	800377e <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80035e0:	78fa      	ldrb	r2, [r7, #3]
 80035e2:	6879      	ldr	r1, [r7, #4]
 80035e4:	4613      	mov	r3, r2
 80035e6:	011b      	lsls	r3, r3, #4
 80035e8:	1a9b      	subs	r3, r3, r2
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	440b      	add	r3, r1
 80035ee:	332a      	adds	r3, #42	@ 0x2a
 80035f0:	2202      	movs	r2, #2
 80035f2:	701a      	strb	r2, [r3, #0]
      break;
 80035f4:	e0c3      	b.n	800377e <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80035f6:	78fa      	ldrb	r2, [r7, #3]
 80035f8:	6879      	ldr	r1, [r7, #4]
 80035fa:	4613      	mov	r3, r2
 80035fc:	011b      	lsls	r3, r3, #4
 80035fe:	1a9b      	subs	r3, r3, r2
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	440b      	add	r3, r1
 8003604:	331a      	adds	r3, #26
 8003606:	781b      	ldrb	r3, [r3, #0]
 8003608:	2b01      	cmp	r3, #1
 800360a:	f040 80b8 	bne.w	800377e <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800360e:	78fa      	ldrb	r2, [r7, #3]
 8003610:	6879      	ldr	r1, [r7, #4]
 8003612:	4613      	mov	r3, r2
 8003614:	011b      	lsls	r3, r3, #4
 8003616:	1a9b      	subs	r3, r3, r2
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	440b      	add	r3, r1
 800361c:	333c      	adds	r3, #60	@ 0x3c
 800361e:	781b      	ldrb	r3, [r3, #0]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d10a      	bne.n	800363a <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003624:	78fa      	ldrb	r2, [r7, #3]
 8003626:	6879      	ldr	r1, [r7, #4]
 8003628:	4613      	mov	r3, r2
 800362a:	011b      	lsls	r3, r3, #4
 800362c:	1a9b      	subs	r3, r3, r2
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	440b      	add	r3, r1
 8003632:	332a      	adds	r3, #42	@ 0x2a
 8003634:	2200      	movs	r2, #0
 8003636:	701a      	strb	r2, [r3, #0]
      break;
 8003638:	e0a1      	b.n	800377e <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800363a:	78fa      	ldrb	r2, [r7, #3]
 800363c:	6879      	ldr	r1, [r7, #4]
 800363e:	4613      	mov	r3, r2
 8003640:	011b      	lsls	r3, r3, #4
 8003642:	1a9b      	subs	r3, r3, r2
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	440b      	add	r3, r1
 8003648:	332a      	adds	r3, #42	@ 0x2a
 800364a:	2202      	movs	r2, #2
 800364c:	701a      	strb	r2, [r3, #0]
      break;
 800364e:	e096      	b.n	800377e <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003650:	78bb      	ldrb	r3, [r7, #2]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d120      	bne.n	8003698 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003656:	78fa      	ldrb	r2, [r7, #3]
 8003658:	6879      	ldr	r1, [r7, #4]
 800365a:	4613      	mov	r3, r2
 800365c:	011b      	lsls	r3, r3, #4
 800365e:	1a9b      	subs	r3, r3, r2
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	440b      	add	r3, r1
 8003664:	333d      	adds	r3, #61	@ 0x3d
 8003666:	781b      	ldrb	r3, [r3, #0]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d10a      	bne.n	8003682 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800366c:	78fa      	ldrb	r2, [r7, #3]
 800366e:	6879      	ldr	r1, [r7, #4]
 8003670:	4613      	mov	r3, r2
 8003672:	011b      	lsls	r3, r3, #4
 8003674:	1a9b      	subs	r3, r3, r2
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	440b      	add	r3, r1
 800367a:	332a      	adds	r3, #42	@ 0x2a
 800367c:	2200      	movs	r2, #0
 800367e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003680:	e07e      	b.n	8003780 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003682:	78fa      	ldrb	r2, [r7, #3]
 8003684:	6879      	ldr	r1, [r7, #4]
 8003686:	4613      	mov	r3, r2
 8003688:	011b      	lsls	r3, r3, #4
 800368a:	1a9b      	subs	r3, r3, r2
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	440b      	add	r3, r1
 8003690:	332a      	adds	r3, #42	@ 0x2a
 8003692:	2202      	movs	r2, #2
 8003694:	701a      	strb	r2, [r3, #0]
      break;
 8003696:	e073      	b.n	8003780 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003698:	78fa      	ldrb	r2, [r7, #3]
 800369a:	6879      	ldr	r1, [r7, #4]
 800369c:	4613      	mov	r3, r2
 800369e:	011b      	lsls	r3, r3, #4
 80036a0:	1a9b      	subs	r3, r3, r2
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	440b      	add	r3, r1
 80036a6:	333c      	adds	r3, #60	@ 0x3c
 80036a8:	781b      	ldrb	r3, [r3, #0]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d10a      	bne.n	80036c4 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80036ae:	78fa      	ldrb	r2, [r7, #3]
 80036b0:	6879      	ldr	r1, [r7, #4]
 80036b2:	4613      	mov	r3, r2
 80036b4:	011b      	lsls	r3, r3, #4
 80036b6:	1a9b      	subs	r3, r3, r2
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	440b      	add	r3, r1
 80036bc:	332a      	adds	r3, #42	@ 0x2a
 80036be:	2200      	movs	r2, #0
 80036c0:	701a      	strb	r2, [r3, #0]
      break;
 80036c2:	e05d      	b.n	8003780 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80036c4:	78fa      	ldrb	r2, [r7, #3]
 80036c6:	6879      	ldr	r1, [r7, #4]
 80036c8:	4613      	mov	r3, r2
 80036ca:	011b      	lsls	r3, r3, #4
 80036cc:	1a9b      	subs	r3, r3, r2
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	440b      	add	r3, r1
 80036d2:	332a      	adds	r3, #42	@ 0x2a
 80036d4:	2202      	movs	r2, #2
 80036d6:	701a      	strb	r2, [r3, #0]
      break;
 80036d8:	e052      	b.n	8003780 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80036da:	78bb      	ldrb	r3, [r7, #2]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d120      	bne.n	8003722 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80036e0:	78fa      	ldrb	r2, [r7, #3]
 80036e2:	6879      	ldr	r1, [r7, #4]
 80036e4:	4613      	mov	r3, r2
 80036e6:	011b      	lsls	r3, r3, #4
 80036e8:	1a9b      	subs	r3, r3, r2
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	440b      	add	r3, r1
 80036ee:	333d      	adds	r3, #61	@ 0x3d
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d10a      	bne.n	800370c <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80036f6:	78fa      	ldrb	r2, [r7, #3]
 80036f8:	6879      	ldr	r1, [r7, #4]
 80036fa:	4613      	mov	r3, r2
 80036fc:	011b      	lsls	r3, r3, #4
 80036fe:	1a9b      	subs	r3, r3, r2
 8003700:	009b      	lsls	r3, r3, #2
 8003702:	440b      	add	r3, r1
 8003704:	332a      	adds	r3, #42	@ 0x2a
 8003706:	2200      	movs	r2, #0
 8003708:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800370a:	e039      	b.n	8003780 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800370c:	78fa      	ldrb	r2, [r7, #3]
 800370e:	6879      	ldr	r1, [r7, #4]
 8003710:	4613      	mov	r3, r2
 8003712:	011b      	lsls	r3, r3, #4
 8003714:	1a9b      	subs	r3, r3, r2
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	440b      	add	r3, r1
 800371a:	332a      	adds	r3, #42	@ 0x2a
 800371c:	2202      	movs	r2, #2
 800371e:	701a      	strb	r2, [r3, #0]
      break;
 8003720:	e02e      	b.n	8003780 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003722:	78fa      	ldrb	r2, [r7, #3]
 8003724:	6879      	ldr	r1, [r7, #4]
 8003726:	4613      	mov	r3, r2
 8003728:	011b      	lsls	r3, r3, #4
 800372a:	1a9b      	subs	r3, r3, r2
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	440b      	add	r3, r1
 8003730:	333c      	adds	r3, #60	@ 0x3c
 8003732:	781b      	ldrb	r3, [r3, #0]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d10a      	bne.n	800374e <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003738:	78fa      	ldrb	r2, [r7, #3]
 800373a:	6879      	ldr	r1, [r7, #4]
 800373c:	4613      	mov	r3, r2
 800373e:	011b      	lsls	r3, r3, #4
 8003740:	1a9b      	subs	r3, r3, r2
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	440b      	add	r3, r1
 8003746:	332a      	adds	r3, #42	@ 0x2a
 8003748:	2200      	movs	r2, #0
 800374a:	701a      	strb	r2, [r3, #0]
      break;
 800374c:	e018      	b.n	8003780 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800374e:	78fa      	ldrb	r2, [r7, #3]
 8003750:	6879      	ldr	r1, [r7, #4]
 8003752:	4613      	mov	r3, r2
 8003754:	011b      	lsls	r3, r3, #4
 8003756:	1a9b      	subs	r3, r3, r2
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	440b      	add	r3, r1
 800375c:	332a      	adds	r3, #42	@ 0x2a
 800375e:	2202      	movs	r2, #2
 8003760:	701a      	strb	r2, [r3, #0]
      break;
 8003762:	e00d      	b.n	8003780 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003764:	78fa      	ldrb	r2, [r7, #3]
 8003766:	6879      	ldr	r1, [r7, #4]
 8003768:	4613      	mov	r3, r2
 800376a:	011b      	lsls	r3, r3, #4
 800376c:	1a9b      	subs	r3, r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	440b      	add	r3, r1
 8003772:	332a      	adds	r3, #42	@ 0x2a
 8003774:	2200      	movs	r2, #0
 8003776:	701a      	strb	r2, [r3, #0]
      break;
 8003778:	e002      	b.n	8003780 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800377a:	bf00      	nop
 800377c:	e000      	b.n	8003780 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800377e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003780:	78fa      	ldrb	r2, [r7, #3]
 8003782:	6879      	ldr	r1, [r7, #4]
 8003784:	4613      	mov	r3, r2
 8003786:	011b      	lsls	r3, r3, #4
 8003788:	1a9b      	subs	r3, r3, r2
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	440b      	add	r3, r1
 800378e:	332c      	adds	r3, #44	@ 0x2c
 8003790:	697a      	ldr	r2, [r7, #20]
 8003792:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003794:	78fa      	ldrb	r2, [r7, #3]
 8003796:	8b39      	ldrh	r1, [r7, #24]
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	4613      	mov	r3, r2
 800379c:	011b      	lsls	r3, r3, #4
 800379e:	1a9b      	subs	r3, r3, r2
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	4403      	add	r3, r0
 80037a4:	3334      	adds	r3, #52	@ 0x34
 80037a6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80037a8:	78fa      	ldrb	r2, [r7, #3]
 80037aa:	6879      	ldr	r1, [r7, #4]
 80037ac:	4613      	mov	r3, r2
 80037ae:	011b      	lsls	r3, r3, #4
 80037b0:	1a9b      	subs	r3, r3, r2
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	440b      	add	r3, r1
 80037b6:	334c      	adds	r3, #76	@ 0x4c
 80037b8:	2200      	movs	r2, #0
 80037ba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80037bc:	78fa      	ldrb	r2, [r7, #3]
 80037be:	6879      	ldr	r1, [r7, #4]
 80037c0:	4613      	mov	r3, r2
 80037c2:	011b      	lsls	r3, r3, #4
 80037c4:	1a9b      	subs	r3, r3, r2
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	440b      	add	r3, r1
 80037ca:	3338      	adds	r3, #56	@ 0x38
 80037cc:	2200      	movs	r2, #0
 80037ce:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80037d0:	78fa      	ldrb	r2, [r7, #3]
 80037d2:	6879      	ldr	r1, [r7, #4]
 80037d4:	4613      	mov	r3, r2
 80037d6:	011b      	lsls	r3, r3, #4
 80037d8:	1a9b      	subs	r3, r3, r2
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	440b      	add	r3, r1
 80037de:	3315      	adds	r3, #21
 80037e0:	78fa      	ldrb	r2, [r7, #3]
 80037e2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80037e4:	78fa      	ldrb	r2, [r7, #3]
 80037e6:	6879      	ldr	r1, [r7, #4]
 80037e8:	4613      	mov	r3, r2
 80037ea:	011b      	lsls	r3, r3, #4
 80037ec:	1a9b      	subs	r3, r3, r2
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	440b      	add	r3, r1
 80037f2:	334d      	adds	r3, #77	@ 0x4d
 80037f4:	2200      	movs	r2, #0
 80037f6:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6818      	ldr	r0, [r3, #0]
 80037fc:	78fa      	ldrb	r2, [r7, #3]
 80037fe:	4613      	mov	r3, r2
 8003800:	011b      	lsls	r3, r3, #4
 8003802:	1a9b      	subs	r3, r3, r2
 8003804:	009b      	lsls	r3, r3, #2
 8003806:	3310      	adds	r3, #16
 8003808:	687a      	ldr	r2, [r7, #4]
 800380a:	4413      	add	r3, r2
 800380c:	1d19      	adds	r1, r3, #4
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	799b      	ldrb	r3, [r3, #6]
 8003812:	461a      	mov	r2, r3
 8003814:	f006 f97e 	bl	8009b14 <USB_HC_StartXfer>
 8003818:	4603      	mov	r3, r0
}
 800381a:	4618      	mov	r0, r3
 800381c:	3708      	adds	r7, #8
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop

08003824 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b086      	sub	sp, #24
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4618      	mov	r0, r3
 800383c:	f005 fe6c 	bl	8009518 <USB_GetMode>
 8003840:	4603      	mov	r3, r0
 8003842:	2b01      	cmp	r3, #1
 8003844:	f040 80fb 	bne.w	8003a3e <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4618      	mov	r0, r3
 800384e:	f005 fe2f 	bl	80094b0 <USB_ReadInterrupts>
 8003852:	4603      	mov	r3, r0
 8003854:	2b00      	cmp	r3, #0
 8003856:	f000 80f1 	beq.w	8003a3c <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4618      	mov	r0, r3
 8003860:	f005 fe26 	bl	80094b0 <USB_ReadInterrupts>
 8003864:	4603      	mov	r3, r0
 8003866:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800386a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800386e:	d104      	bne.n	800387a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003878:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4618      	mov	r0, r3
 8003880:	f005 fe16 	bl	80094b0 <USB_ReadInterrupts>
 8003884:	4603      	mov	r3, r0
 8003886:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800388a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800388e:	d104      	bne.n	800389a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003898:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4618      	mov	r0, r3
 80038a0:	f005 fe06 	bl	80094b0 <USB_ReadInterrupts>
 80038a4:	4603      	mov	r3, r0
 80038a6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80038aa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80038ae:	d104      	bne.n	80038ba <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80038b8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4618      	mov	r0, r3
 80038c0:	f005 fdf6 	bl	80094b0 <USB_ReadInterrupts>
 80038c4:	4603      	mov	r3, r0
 80038c6:	f003 0302 	and.w	r3, r3, #2
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d103      	bne.n	80038d6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	2202      	movs	r2, #2
 80038d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4618      	mov	r0, r3
 80038dc:	f005 fde8 	bl	80094b0 <USB_ReadInterrupts>
 80038e0:	4603      	mov	r3, r0
 80038e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80038e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80038ea:	d120      	bne.n	800392e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80038f4:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0301 	and.w	r3, r3, #1
 8003902:	2b00      	cmp	r3, #0
 8003904:	d113      	bne.n	800392e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003906:	2110      	movs	r1, #16
 8003908:	6938      	ldr	r0, [r7, #16]
 800390a:	f005 fcdb 	bl	80092c4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800390e:	6938      	ldr	r0, [r7, #16]
 8003910:	f005 fd0a 	bl	8009328 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	7a5b      	ldrb	r3, [r3, #9]
 8003918:	2b02      	cmp	r3, #2
 800391a:	d105      	bne.n	8003928 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	2101      	movs	r1, #1
 8003922:	4618      	mov	r0, r3
 8003924:	f005 ff02 	bl	800972c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f00c f83f 	bl	800f9ac <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4618      	mov	r0, r3
 8003934:	f005 fdbc 	bl	80094b0 <USB_ReadInterrupts>
 8003938:	4603      	mov	r3, r0
 800393a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800393e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003942:	d102      	bne.n	800394a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f001 fd4d 	bl	80053e4 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4618      	mov	r0, r3
 8003950:	f005 fdae 	bl	80094b0 <USB_ReadInterrupts>
 8003954:	4603      	mov	r3, r0
 8003956:	f003 0308 	and.w	r3, r3, #8
 800395a:	2b08      	cmp	r3, #8
 800395c:	d106      	bne.n	800396c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	f00c f808 	bl	800f974 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2208      	movs	r2, #8
 800396a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4618      	mov	r0, r3
 8003972:	f005 fd9d 	bl	80094b0 <USB_ReadInterrupts>
 8003976:	4603      	mov	r3, r0
 8003978:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800397c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003980:	d139      	bne.n	80039f6 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4618      	mov	r0, r3
 8003988:	f006 fb3e 	bl	800a008 <USB_HC_ReadInterrupt>
 800398c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800398e:	2300      	movs	r3, #0
 8003990:	617b      	str	r3, [r7, #20]
 8003992:	e025      	b.n	80039e0 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	f003 030f 	and.w	r3, r3, #15
 800399a:	68ba      	ldr	r2, [r7, #8]
 800399c:	fa22 f303 	lsr.w	r3, r2, r3
 80039a0:	f003 0301 	and.w	r3, r3, #1
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d018      	beq.n	80039da <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	015a      	lsls	r2, r3, #5
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	4413      	add	r3, r2
 80039b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80039ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039be:	d106      	bne.n	80039ce <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	4619      	mov	r1, r3
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f000 f905 	bl	8003bd6 <HCD_HC_IN_IRQHandler>
 80039cc:	e005      	b.n	80039da <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	4619      	mov	r1, r3
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	f000 ff67 	bl	80048a8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	3301      	adds	r3, #1
 80039de:	617b      	str	r3, [r7, #20]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	795b      	ldrb	r3, [r3, #5]
 80039e4:	461a      	mov	r2, r3
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d3d3      	bcc.n	8003994 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80039f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4618      	mov	r0, r3
 80039fc:	f005 fd58 	bl	80094b0 <USB_ReadInterrupts>
 8003a00:	4603      	mov	r3, r0
 8003a02:	f003 0310 	and.w	r3, r3, #16
 8003a06:	2b10      	cmp	r3, #16
 8003a08:	d101      	bne.n	8003a0e <HAL_HCD_IRQHandler+0x1ea>
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e000      	b.n	8003a10 <HAL_HCD_IRQHandler+0x1ec>
 8003a0e:	2300      	movs	r3, #0
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d014      	beq.n	8003a3e <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	699a      	ldr	r2, [r3, #24]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f022 0210 	bic.w	r2, r2, #16
 8003a22:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f001 fbfe 	bl	8005226 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	699a      	ldr	r2, [r3, #24]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f042 0210 	orr.w	r2, r2, #16
 8003a38:	619a      	str	r2, [r3, #24]
 8003a3a:	e000      	b.n	8003a3e <HAL_HCD_IRQHandler+0x21a>
      return;
 8003a3c:	bf00      	nop
    }
  }
}
 8003a3e:	3718      	adds	r7, #24
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b082      	sub	sp, #8
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d101      	bne.n	8003a5a <HAL_HCD_Start+0x16>
 8003a56:	2302      	movs	r3, #2
 8003a58:	e013      	b.n	8003a82 <HAL_HCD_Start+0x3e>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	2101      	movs	r1, #1
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f005 fec6 	bl	80097fa <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4618      	mov	r0, r3
 8003a74:	f005 fbb8 	bl	80091e8 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003a80:	2300      	movs	r3, #0
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3708      	adds	r7, #8
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}

08003a8a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003a8a:	b580      	push	{r7, lr}
 8003a8c:	b082      	sub	sp, #8
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d101      	bne.n	8003aa0 <HAL_HCD_Stop+0x16>
 8003a9c:	2302      	movs	r3, #2
 8003a9e:	e00d      	b.n	8003abc <HAL_HCD_Stop+0x32>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4618      	mov	r0, r3
 8003aae:	f006 fc19 	bl	800a2e4 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003aba:	2300      	movs	r3, #0
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3708      	adds	r7, #8
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bd80      	pop	{r7, pc}

08003ac4 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b082      	sub	sp, #8
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f005 fe68 	bl	80097a6 <USB_ResetPort>
 8003ad6:	4603      	mov	r3, r0
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	3708      	adds	r7, #8
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}

08003ae0 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
 8003ae8:	460b      	mov	r3, r1
 8003aea:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003aec:	78fa      	ldrb	r2, [r7, #3]
 8003aee:	6879      	ldr	r1, [r7, #4]
 8003af0:	4613      	mov	r3, r2
 8003af2:	011b      	lsls	r3, r3, #4
 8003af4:	1a9b      	subs	r3, r3, r2
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	440b      	add	r3, r1
 8003afa:	334c      	adds	r3, #76	@ 0x4c
 8003afc:	781b      	ldrb	r3, [r3, #0]
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	370c      	adds	r7, #12
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr

08003b0a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003b0a:	b480      	push	{r7}
 8003b0c:	b083      	sub	sp, #12
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	6078      	str	r0, [r7, #4]
 8003b12:	460b      	mov	r3, r1
 8003b14:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003b16:	78fa      	ldrb	r2, [r7, #3]
 8003b18:	6879      	ldr	r1, [r7, #4]
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	011b      	lsls	r3, r3, #4
 8003b1e:	1a9b      	subs	r3, r3, r2
 8003b20:	009b      	lsls	r3, r3, #2
 8003b22:	440b      	add	r3, r1
 8003b24:	3338      	adds	r3, #56	@ 0x38
 8003b26:	681b      	ldr	r3, [r3, #0]
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	370c      	adds	r7, #12
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr

08003b34 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b082      	sub	sp, #8
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4618      	mov	r0, r3
 8003b42:	f005 feaa 	bl	800989a <USB_GetCurrentFrame>
 8003b46:	4603      	mov	r3, r0
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3708      	adds	r7, #8
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}

08003b50 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b082      	sub	sp, #8
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f005 fe85 	bl	800986c <USB_GetHostSpeed>
 8003b62:	4603      	mov	r3, r0
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3708      	adds	r7, #8
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b083      	sub	sp, #12
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	460b      	mov	r3, r1
 8003b76:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8003b78:	78fa      	ldrb	r2, [r7, #3]
 8003b7a:	6879      	ldr	r1, [r7, #4]
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	011b      	lsls	r3, r3, #4
 8003b80:	1a9b      	subs	r3, r3, r2
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	440b      	add	r3, r1
 8003b86:	331a      	adds	r3, #26
 8003b88:	2200      	movs	r2, #0
 8003b8a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8003b8c:	78fa      	ldrb	r2, [r7, #3]
 8003b8e:	6879      	ldr	r1, [r7, #4]
 8003b90:	4613      	mov	r3, r2
 8003b92:	011b      	lsls	r3, r3, #4
 8003b94:	1a9b      	subs	r3, r3, r2
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	440b      	add	r3, r1
 8003b9a:	331b      	adds	r3, #27
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003ba0:	78fa      	ldrb	r2, [r7, #3]
 8003ba2:	6879      	ldr	r1, [r7, #4]
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	011b      	lsls	r3, r3, #4
 8003ba8:	1a9b      	subs	r3, r3, r2
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	440b      	add	r3, r1
 8003bae:	3325      	adds	r3, #37	@ 0x25
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003bb4:	78fa      	ldrb	r2, [r7, #3]
 8003bb6:	6879      	ldr	r1, [r7, #4]
 8003bb8:	4613      	mov	r3, r2
 8003bba:	011b      	lsls	r3, r3, #4
 8003bbc:	1a9b      	subs	r3, r3, r2
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	440b      	add	r3, r1
 8003bc2:	3324      	adds	r3, #36	@ 0x24
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8003bc8:	2300      	movs	r3, #0
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	370c      	adds	r7, #12
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr

08003bd6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003bd6:	b580      	push	{r7, lr}
 8003bd8:	b086      	sub	sp, #24
 8003bda:	af00      	add	r7, sp, #0
 8003bdc:	6078      	str	r0, [r7, #4]
 8003bde:	460b      	mov	r3, r1
 8003be0:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	78fa      	ldrb	r2, [r7, #3]
 8003bf2:	4611      	mov	r1, r2
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f005 fc6e 	bl	80094d6 <USB_ReadChInterrupts>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	f003 0304 	and.w	r3, r3, #4
 8003c00:	2b04      	cmp	r3, #4
 8003c02:	d11a      	bne.n	8003c3a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003c04:	78fb      	ldrb	r3, [r7, #3]
 8003c06:	015a      	lsls	r2, r3, #5
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	4413      	add	r3, r2
 8003c0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c10:	461a      	mov	r2, r3
 8003c12:	2304      	movs	r3, #4
 8003c14:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003c16:	78fa      	ldrb	r2, [r7, #3]
 8003c18:	6879      	ldr	r1, [r7, #4]
 8003c1a:	4613      	mov	r3, r2
 8003c1c:	011b      	lsls	r3, r3, #4
 8003c1e:	1a9b      	subs	r3, r3, r2
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	440b      	add	r3, r1
 8003c24:	334d      	adds	r3, #77	@ 0x4d
 8003c26:	2207      	movs	r2, #7
 8003c28:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	78fa      	ldrb	r2, [r7, #3]
 8003c30:	4611      	mov	r1, r2
 8003c32:	4618      	mov	r0, r3
 8003c34:	f006 f9f9 	bl	800a02a <USB_HC_Halt>
 8003c38:	e09e      	b.n	8003d78 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	78fa      	ldrb	r2, [r7, #3]
 8003c40:	4611      	mov	r1, r2
 8003c42:	4618      	mov	r0, r3
 8003c44:	f005 fc47 	bl	80094d6 <USB_ReadChInterrupts>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c52:	d11b      	bne.n	8003c8c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8003c54:	78fb      	ldrb	r3, [r7, #3]
 8003c56:	015a      	lsls	r2, r3, #5
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	4413      	add	r3, r2
 8003c5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c60:	461a      	mov	r2, r3
 8003c62:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003c66:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8003c68:	78fa      	ldrb	r2, [r7, #3]
 8003c6a:	6879      	ldr	r1, [r7, #4]
 8003c6c:	4613      	mov	r3, r2
 8003c6e:	011b      	lsls	r3, r3, #4
 8003c70:	1a9b      	subs	r3, r3, r2
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	440b      	add	r3, r1
 8003c76:	334d      	adds	r3, #77	@ 0x4d
 8003c78:	2208      	movs	r2, #8
 8003c7a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	78fa      	ldrb	r2, [r7, #3]
 8003c82:	4611      	mov	r1, r2
 8003c84:	4618      	mov	r0, r3
 8003c86:	f006 f9d0 	bl	800a02a <USB_HC_Halt>
 8003c8a:	e075      	b.n	8003d78 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	78fa      	ldrb	r2, [r7, #3]
 8003c92:	4611      	mov	r1, r2
 8003c94:	4618      	mov	r0, r3
 8003c96:	f005 fc1e 	bl	80094d6 <USB_ReadChInterrupts>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	f003 0308 	and.w	r3, r3, #8
 8003ca0:	2b08      	cmp	r3, #8
 8003ca2:	d11a      	bne.n	8003cda <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003ca4:	78fb      	ldrb	r3, [r7, #3]
 8003ca6:	015a      	lsls	r2, r3, #5
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	4413      	add	r3, r2
 8003cac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	2308      	movs	r3, #8
 8003cb4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003cb6:	78fa      	ldrb	r2, [r7, #3]
 8003cb8:	6879      	ldr	r1, [r7, #4]
 8003cba:	4613      	mov	r3, r2
 8003cbc:	011b      	lsls	r3, r3, #4
 8003cbe:	1a9b      	subs	r3, r3, r2
 8003cc0:	009b      	lsls	r3, r3, #2
 8003cc2:	440b      	add	r3, r1
 8003cc4:	334d      	adds	r3, #77	@ 0x4d
 8003cc6:	2206      	movs	r2, #6
 8003cc8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	78fa      	ldrb	r2, [r7, #3]
 8003cd0:	4611      	mov	r1, r2
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f006 f9a9 	bl	800a02a <USB_HC_Halt>
 8003cd8:	e04e      	b.n	8003d78 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	78fa      	ldrb	r2, [r7, #3]
 8003ce0:	4611      	mov	r1, r2
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f005 fbf7 	bl	80094d6 <USB_ReadChInterrupts>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cf2:	d11b      	bne.n	8003d2c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003cf4:	78fb      	ldrb	r3, [r7, #3]
 8003cf6:	015a      	lsls	r2, r3, #5
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	4413      	add	r3, r2
 8003cfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d00:	461a      	mov	r2, r3
 8003d02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003d06:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003d08:	78fa      	ldrb	r2, [r7, #3]
 8003d0a:	6879      	ldr	r1, [r7, #4]
 8003d0c:	4613      	mov	r3, r2
 8003d0e:	011b      	lsls	r3, r3, #4
 8003d10:	1a9b      	subs	r3, r3, r2
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	440b      	add	r3, r1
 8003d16:	334d      	adds	r3, #77	@ 0x4d
 8003d18:	2209      	movs	r2, #9
 8003d1a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	78fa      	ldrb	r2, [r7, #3]
 8003d22:	4611      	mov	r1, r2
 8003d24:	4618      	mov	r0, r3
 8003d26:	f006 f980 	bl	800a02a <USB_HC_Halt>
 8003d2a:	e025      	b.n	8003d78 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	78fa      	ldrb	r2, [r7, #3]
 8003d32:	4611      	mov	r1, r2
 8003d34:	4618      	mov	r0, r3
 8003d36:	f005 fbce 	bl	80094d6 <USB_ReadChInterrupts>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d40:	2b80      	cmp	r3, #128	@ 0x80
 8003d42:	d119      	bne.n	8003d78 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003d44:	78fb      	ldrb	r3, [r7, #3]
 8003d46:	015a      	lsls	r2, r3, #5
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	4413      	add	r3, r2
 8003d4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d50:	461a      	mov	r2, r3
 8003d52:	2380      	movs	r3, #128	@ 0x80
 8003d54:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003d56:	78fa      	ldrb	r2, [r7, #3]
 8003d58:	6879      	ldr	r1, [r7, #4]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	011b      	lsls	r3, r3, #4
 8003d5e:	1a9b      	subs	r3, r3, r2
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	440b      	add	r3, r1
 8003d64:	334d      	adds	r3, #77	@ 0x4d
 8003d66:	2207      	movs	r2, #7
 8003d68:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	78fa      	ldrb	r2, [r7, #3]
 8003d70:	4611      	mov	r1, r2
 8003d72:	4618      	mov	r0, r3
 8003d74:	f006 f959 	bl	800a02a <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	78fa      	ldrb	r2, [r7, #3]
 8003d7e:	4611      	mov	r1, r2
 8003d80:	4618      	mov	r0, r3
 8003d82:	f005 fba8 	bl	80094d6 <USB_ReadChInterrupts>
 8003d86:	4603      	mov	r3, r0
 8003d88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d90:	d112      	bne.n	8003db8 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	78fa      	ldrb	r2, [r7, #3]
 8003d98:	4611      	mov	r1, r2
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f006 f945 	bl	800a02a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003da0:	78fb      	ldrb	r3, [r7, #3]
 8003da2:	015a      	lsls	r2, r3, #5
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	4413      	add	r3, r2
 8003da8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dac:	461a      	mov	r2, r3
 8003dae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003db2:	6093      	str	r3, [r2, #8]
 8003db4:	f000 bd75 	b.w	80048a2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	78fa      	ldrb	r2, [r7, #3]
 8003dbe:	4611      	mov	r1, r2
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f005 fb88 	bl	80094d6 <USB_ReadChInterrupts>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	f003 0301 	and.w	r3, r3, #1
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	f040 8128 	bne.w	8004022 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003dd2:	78fb      	ldrb	r3, [r7, #3]
 8003dd4:	015a      	lsls	r2, r3, #5
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	4413      	add	r3, r2
 8003dda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dde:	461a      	mov	r2, r3
 8003de0:	2320      	movs	r3, #32
 8003de2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003de4:	78fa      	ldrb	r2, [r7, #3]
 8003de6:	6879      	ldr	r1, [r7, #4]
 8003de8:	4613      	mov	r3, r2
 8003dea:	011b      	lsls	r3, r3, #4
 8003dec:	1a9b      	subs	r3, r3, r2
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	440b      	add	r3, r1
 8003df2:	331b      	adds	r3, #27
 8003df4:	781b      	ldrb	r3, [r3, #0]
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d119      	bne.n	8003e2e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003dfa:	78fa      	ldrb	r2, [r7, #3]
 8003dfc:	6879      	ldr	r1, [r7, #4]
 8003dfe:	4613      	mov	r3, r2
 8003e00:	011b      	lsls	r3, r3, #4
 8003e02:	1a9b      	subs	r3, r3, r2
 8003e04:	009b      	lsls	r3, r3, #2
 8003e06:	440b      	add	r3, r1
 8003e08:	331b      	adds	r3, #27
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003e0e:	78fb      	ldrb	r3, [r7, #3]
 8003e10:	015a      	lsls	r2, r3, #5
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	4413      	add	r3, r2
 8003e16:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	78fa      	ldrb	r2, [r7, #3]
 8003e1e:	0151      	lsls	r1, r2, #5
 8003e20:	693a      	ldr	r2, [r7, #16]
 8003e22:	440a      	add	r2, r1
 8003e24:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003e28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e2c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	799b      	ldrb	r3, [r3, #6]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d01b      	beq.n	8003e6e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003e36:	78fa      	ldrb	r2, [r7, #3]
 8003e38:	6879      	ldr	r1, [r7, #4]
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	011b      	lsls	r3, r3, #4
 8003e3e:	1a9b      	subs	r3, r3, r2
 8003e40:	009b      	lsls	r3, r3, #2
 8003e42:	440b      	add	r3, r1
 8003e44:	3330      	adds	r3, #48	@ 0x30
 8003e46:	6819      	ldr	r1, [r3, #0]
 8003e48:	78fb      	ldrb	r3, [r7, #3]
 8003e4a:	015a      	lsls	r2, r3, #5
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	4413      	add	r3, r2
 8003e50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e54:	691b      	ldr	r3, [r3, #16]
 8003e56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e5a:	78fa      	ldrb	r2, [r7, #3]
 8003e5c:	1ac9      	subs	r1, r1, r3
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	4613      	mov	r3, r2
 8003e62:	011b      	lsls	r3, r3, #4
 8003e64:	1a9b      	subs	r3, r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	4403      	add	r3, r0
 8003e6a:	3338      	adds	r3, #56	@ 0x38
 8003e6c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8003e6e:	78fa      	ldrb	r2, [r7, #3]
 8003e70:	6879      	ldr	r1, [r7, #4]
 8003e72:	4613      	mov	r3, r2
 8003e74:	011b      	lsls	r3, r3, #4
 8003e76:	1a9b      	subs	r3, r3, r2
 8003e78:	009b      	lsls	r3, r3, #2
 8003e7a:	440b      	add	r3, r1
 8003e7c:	334d      	adds	r3, #77	@ 0x4d
 8003e7e:	2201      	movs	r2, #1
 8003e80:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8003e82:	78fa      	ldrb	r2, [r7, #3]
 8003e84:	6879      	ldr	r1, [r7, #4]
 8003e86:	4613      	mov	r3, r2
 8003e88:	011b      	lsls	r3, r3, #4
 8003e8a:	1a9b      	subs	r3, r3, r2
 8003e8c:	009b      	lsls	r3, r3, #2
 8003e8e:	440b      	add	r3, r1
 8003e90:	3344      	adds	r3, #68	@ 0x44
 8003e92:	2200      	movs	r2, #0
 8003e94:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003e96:	78fb      	ldrb	r3, [r7, #3]
 8003e98:	015a      	lsls	r2, r3, #5
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	4413      	add	r3, r2
 8003e9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003ea8:	78fa      	ldrb	r2, [r7, #3]
 8003eaa:	6879      	ldr	r1, [r7, #4]
 8003eac:	4613      	mov	r3, r2
 8003eae:	011b      	lsls	r3, r3, #4
 8003eb0:	1a9b      	subs	r3, r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	440b      	add	r3, r1
 8003eb6:	3326      	adds	r3, #38	@ 0x26
 8003eb8:	781b      	ldrb	r3, [r3, #0]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d00a      	beq.n	8003ed4 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003ebe:	78fa      	ldrb	r2, [r7, #3]
 8003ec0:	6879      	ldr	r1, [r7, #4]
 8003ec2:	4613      	mov	r3, r2
 8003ec4:	011b      	lsls	r3, r3, #4
 8003ec6:	1a9b      	subs	r3, r3, r2
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	440b      	add	r3, r1
 8003ecc:	3326      	adds	r3, #38	@ 0x26
 8003ece:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	d110      	bne.n	8003ef6 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	78fa      	ldrb	r2, [r7, #3]
 8003eda:	4611      	mov	r1, r2
 8003edc:	4618      	mov	r0, r3
 8003ede:	f006 f8a4 	bl	800a02a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003ee2:	78fb      	ldrb	r3, [r7, #3]
 8003ee4:	015a      	lsls	r2, r3, #5
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	4413      	add	r3, r2
 8003eea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003eee:	461a      	mov	r2, r3
 8003ef0:	2310      	movs	r3, #16
 8003ef2:	6093      	str	r3, [r2, #8]
 8003ef4:	e03d      	b.n	8003f72 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003ef6:	78fa      	ldrb	r2, [r7, #3]
 8003ef8:	6879      	ldr	r1, [r7, #4]
 8003efa:	4613      	mov	r3, r2
 8003efc:	011b      	lsls	r3, r3, #4
 8003efe:	1a9b      	subs	r3, r3, r2
 8003f00:	009b      	lsls	r3, r3, #2
 8003f02:	440b      	add	r3, r1
 8003f04:	3326      	adds	r3, #38	@ 0x26
 8003f06:	781b      	ldrb	r3, [r3, #0]
 8003f08:	2b03      	cmp	r3, #3
 8003f0a:	d00a      	beq.n	8003f22 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003f0c:	78fa      	ldrb	r2, [r7, #3]
 8003f0e:	6879      	ldr	r1, [r7, #4]
 8003f10:	4613      	mov	r3, r2
 8003f12:	011b      	lsls	r3, r3, #4
 8003f14:	1a9b      	subs	r3, r3, r2
 8003f16:	009b      	lsls	r3, r3, #2
 8003f18:	440b      	add	r3, r1
 8003f1a:	3326      	adds	r3, #38	@ 0x26
 8003f1c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d127      	bne.n	8003f72 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003f22:	78fb      	ldrb	r3, [r7, #3]
 8003f24:	015a      	lsls	r2, r3, #5
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	4413      	add	r3, r2
 8003f2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	78fa      	ldrb	r2, [r7, #3]
 8003f32:	0151      	lsls	r1, r2, #5
 8003f34:	693a      	ldr	r2, [r7, #16]
 8003f36:	440a      	add	r2, r1
 8003f38:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003f3c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003f40:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003f42:	78fa      	ldrb	r2, [r7, #3]
 8003f44:	6879      	ldr	r1, [r7, #4]
 8003f46:	4613      	mov	r3, r2
 8003f48:	011b      	lsls	r3, r3, #4
 8003f4a:	1a9b      	subs	r3, r3, r2
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	440b      	add	r3, r1
 8003f50:	334c      	adds	r3, #76	@ 0x4c
 8003f52:	2201      	movs	r2, #1
 8003f54:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003f56:	78fa      	ldrb	r2, [r7, #3]
 8003f58:	6879      	ldr	r1, [r7, #4]
 8003f5a:	4613      	mov	r3, r2
 8003f5c:	011b      	lsls	r3, r3, #4
 8003f5e:	1a9b      	subs	r3, r3, r2
 8003f60:	009b      	lsls	r3, r3, #2
 8003f62:	440b      	add	r3, r1
 8003f64:	334c      	adds	r3, #76	@ 0x4c
 8003f66:	781a      	ldrb	r2, [r3, #0]
 8003f68:	78fb      	ldrb	r3, [r7, #3]
 8003f6a:	4619      	mov	r1, r3
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	f00b fd2b 	bl	800f9c8 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	799b      	ldrb	r3, [r3, #6]
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d13b      	bne.n	8003ff2 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003f7a:	78fa      	ldrb	r2, [r7, #3]
 8003f7c:	6879      	ldr	r1, [r7, #4]
 8003f7e:	4613      	mov	r3, r2
 8003f80:	011b      	lsls	r3, r3, #4
 8003f82:	1a9b      	subs	r3, r3, r2
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	440b      	add	r3, r1
 8003f88:	3338      	adds	r3, #56	@ 0x38
 8003f8a:	6819      	ldr	r1, [r3, #0]
 8003f8c:	78fa      	ldrb	r2, [r7, #3]
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	4613      	mov	r3, r2
 8003f92:	011b      	lsls	r3, r3, #4
 8003f94:	1a9b      	subs	r3, r3, r2
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	4403      	add	r3, r0
 8003f9a:	3328      	adds	r3, #40	@ 0x28
 8003f9c:	881b      	ldrh	r3, [r3, #0]
 8003f9e:	440b      	add	r3, r1
 8003fa0:	1e59      	subs	r1, r3, #1
 8003fa2:	78fa      	ldrb	r2, [r7, #3]
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	4613      	mov	r3, r2
 8003fa8:	011b      	lsls	r3, r3, #4
 8003faa:	1a9b      	subs	r3, r3, r2
 8003fac:	009b      	lsls	r3, r3, #2
 8003fae:	4403      	add	r3, r0
 8003fb0:	3328      	adds	r3, #40	@ 0x28
 8003fb2:	881b      	ldrh	r3, [r3, #0]
 8003fb4:	fbb1 f3f3 	udiv	r3, r1, r3
 8003fb8:	f003 0301 	and.w	r3, r3, #1
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	f000 8470 	beq.w	80048a2 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8003fc2:	78fa      	ldrb	r2, [r7, #3]
 8003fc4:	6879      	ldr	r1, [r7, #4]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	011b      	lsls	r3, r3, #4
 8003fca:	1a9b      	subs	r3, r3, r2
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	440b      	add	r3, r1
 8003fd0:	333c      	adds	r3, #60	@ 0x3c
 8003fd2:	781b      	ldrb	r3, [r3, #0]
 8003fd4:	78fa      	ldrb	r2, [r7, #3]
 8003fd6:	f083 0301 	eor.w	r3, r3, #1
 8003fda:	b2d8      	uxtb	r0, r3
 8003fdc:	6879      	ldr	r1, [r7, #4]
 8003fde:	4613      	mov	r3, r2
 8003fe0:	011b      	lsls	r3, r3, #4
 8003fe2:	1a9b      	subs	r3, r3, r2
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	440b      	add	r3, r1
 8003fe8:	333c      	adds	r3, #60	@ 0x3c
 8003fea:	4602      	mov	r2, r0
 8003fec:	701a      	strb	r2, [r3, #0]
 8003fee:	f000 bc58 	b.w	80048a2 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8003ff2:	78fa      	ldrb	r2, [r7, #3]
 8003ff4:	6879      	ldr	r1, [r7, #4]
 8003ff6:	4613      	mov	r3, r2
 8003ff8:	011b      	lsls	r3, r3, #4
 8003ffa:	1a9b      	subs	r3, r3, r2
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	440b      	add	r3, r1
 8004000:	333c      	adds	r3, #60	@ 0x3c
 8004002:	781b      	ldrb	r3, [r3, #0]
 8004004:	78fa      	ldrb	r2, [r7, #3]
 8004006:	f083 0301 	eor.w	r3, r3, #1
 800400a:	b2d8      	uxtb	r0, r3
 800400c:	6879      	ldr	r1, [r7, #4]
 800400e:	4613      	mov	r3, r2
 8004010:	011b      	lsls	r3, r3, #4
 8004012:	1a9b      	subs	r3, r3, r2
 8004014:	009b      	lsls	r3, r3, #2
 8004016:	440b      	add	r3, r1
 8004018:	333c      	adds	r3, #60	@ 0x3c
 800401a:	4602      	mov	r2, r0
 800401c:	701a      	strb	r2, [r3, #0]
 800401e:	f000 bc40 	b.w	80048a2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	78fa      	ldrb	r2, [r7, #3]
 8004028:	4611      	mov	r1, r2
 800402a:	4618      	mov	r0, r3
 800402c:	f005 fa53 	bl	80094d6 <USB_ReadChInterrupts>
 8004030:	4603      	mov	r3, r0
 8004032:	f003 0320 	and.w	r3, r3, #32
 8004036:	2b20      	cmp	r3, #32
 8004038:	d131      	bne.n	800409e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800403a:	78fb      	ldrb	r3, [r7, #3]
 800403c:	015a      	lsls	r2, r3, #5
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	4413      	add	r3, r2
 8004042:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004046:	461a      	mov	r2, r3
 8004048:	2320      	movs	r3, #32
 800404a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 800404c:	78fa      	ldrb	r2, [r7, #3]
 800404e:	6879      	ldr	r1, [r7, #4]
 8004050:	4613      	mov	r3, r2
 8004052:	011b      	lsls	r3, r3, #4
 8004054:	1a9b      	subs	r3, r3, r2
 8004056:	009b      	lsls	r3, r3, #2
 8004058:	440b      	add	r3, r1
 800405a:	331a      	adds	r3, #26
 800405c:	781b      	ldrb	r3, [r3, #0]
 800405e:	2b01      	cmp	r3, #1
 8004060:	f040 841f 	bne.w	80048a2 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8004064:	78fa      	ldrb	r2, [r7, #3]
 8004066:	6879      	ldr	r1, [r7, #4]
 8004068:	4613      	mov	r3, r2
 800406a:	011b      	lsls	r3, r3, #4
 800406c:	1a9b      	subs	r3, r3, r2
 800406e:	009b      	lsls	r3, r3, #2
 8004070:	440b      	add	r3, r1
 8004072:	331b      	adds	r3, #27
 8004074:	2201      	movs	r2, #1
 8004076:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004078:	78fa      	ldrb	r2, [r7, #3]
 800407a:	6879      	ldr	r1, [r7, #4]
 800407c:	4613      	mov	r3, r2
 800407e:	011b      	lsls	r3, r3, #4
 8004080:	1a9b      	subs	r3, r3, r2
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	440b      	add	r3, r1
 8004086:	334d      	adds	r3, #77	@ 0x4d
 8004088:	2203      	movs	r2, #3
 800408a:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	78fa      	ldrb	r2, [r7, #3]
 8004092:	4611      	mov	r1, r2
 8004094:	4618      	mov	r0, r3
 8004096:	f005 ffc8 	bl	800a02a <USB_HC_Halt>
 800409a:	f000 bc02 	b.w	80048a2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	78fa      	ldrb	r2, [r7, #3]
 80040a4:	4611      	mov	r1, r2
 80040a6:	4618      	mov	r0, r3
 80040a8:	f005 fa15 	bl	80094d6 <USB_ReadChInterrupts>
 80040ac:	4603      	mov	r3, r0
 80040ae:	f003 0302 	and.w	r3, r3, #2
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	f040 8305 	bne.w	80046c2 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80040b8:	78fb      	ldrb	r3, [r7, #3]
 80040ba:	015a      	lsls	r2, r3, #5
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	4413      	add	r3, r2
 80040c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040c4:	461a      	mov	r2, r3
 80040c6:	2302      	movs	r3, #2
 80040c8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80040ca:	78fa      	ldrb	r2, [r7, #3]
 80040cc:	6879      	ldr	r1, [r7, #4]
 80040ce:	4613      	mov	r3, r2
 80040d0:	011b      	lsls	r3, r3, #4
 80040d2:	1a9b      	subs	r3, r3, r2
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	440b      	add	r3, r1
 80040d8:	334d      	adds	r3, #77	@ 0x4d
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d114      	bne.n	800410a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80040e0:	78fa      	ldrb	r2, [r7, #3]
 80040e2:	6879      	ldr	r1, [r7, #4]
 80040e4:	4613      	mov	r3, r2
 80040e6:	011b      	lsls	r3, r3, #4
 80040e8:	1a9b      	subs	r3, r3, r2
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	440b      	add	r3, r1
 80040ee:	334d      	adds	r3, #77	@ 0x4d
 80040f0:	2202      	movs	r2, #2
 80040f2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80040f4:	78fa      	ldrb	r2, [r7, #3]
 80040f6:	6879      	ldr	r1, [r7, #4]
 80040f8:	4613      	mov	r3, r2
 80040fa:	011b      	lsls	r3, r3, #4
 80040fc:	1a9b      	subs	r3, r3, r2
 80040fe:	009b      	lsls	r3, r3, #2
 8004100:	440b      	add	r3, r1
 8004102:	334c      	adds	r3, #76	@ 0x4c
 8004104:	2201      	movs	r2, #1
 8004106:	701a      	strb	r2, [r3, #0]
 8004108:	e2cc      	b.n	80046a4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800410a:	78fa      	ldrb	r2, [r7, #3]
 800410c:	6879      	ldr	r1, [r7, #4]
 800410e:	4613      	mov	r3, r2
 8004110:	011b      	lsls	r3, r3, #4
 8004112:	1a9b      	subs	r3, r3, r2
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	440b      	add	r3, r1
 8004118:	334d      	adds	r3, #77	@ 0x4d
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	2b06      	cmp	r3, #6
 800411e:	d114      	bne.n	800414a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004120:	78fa      	ldrb	r2, [r7, #3]
 8004122:	6879      	ldr	r1, [r7, #4]
 8004124:	4613      	mov	r3, r2
 8004126:	011b      	lsls	r3, r3, #4
 8004128:	1a9b      	subs	r3, r3, r2
 800412a:	009b      	lsls	r3, r3, #2
 800412c:	440b      	add	r3, r1
 800412e:	334d      	adds	r3, #77	@ 0x4d
 8004130:	2202      	movs	r2, #2
 8004132:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8004134:	78fa      	ldrb	r2, [r7, #3]
 8004136:	6879      	ldr	r1, [r7, #4]
 8004138:	4613      	mov	r3, r2
 800413a:	011b      	lsls	r3, r3, #4
 800413c:	1a9b      	subs	r3, r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	440b      	add	r3, r1
 8004142:	334c      	adds	r3, #76	@ 0x4c
 8004144:	2205      	movs	r2, #5
 8004146:	701a      	strb	r2, [r3, #0]
 8004148:	e2ac      	b.n	80046a4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800414a:	78fa      	ldrb	r2, [r7, #3]
 800414c:	6879      	ldr	r1, [r7, #4]
 800414e:	4613      	mov	r3, r2
 8004150:	011b      	lsls	r3, r3, #4
 8004152:	1a9b      	subs	r3, r3, r2
 8004154:	009b      	lsls	r3, r3, #2
 8004156:	440b      	add	r3, r1
 8004158:	334d      	adds	r3, #77	@ 0x4d
 800415a:	781b      	ldrb	r3, [r3, #0]
 800415c:	2b07      	cmp	r3, #7
 800415e:	d00b      	beq.n	8004178 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004160:	78fa      	ldrb	r2, [r7, #3]
 8004162:	6879      	ldr	r1, [r7, #4]
 8004164:	4613      	mov	r3, r2
 8004166:	011b      	lsls	r3, r3, #4
 8004168:	1a9b      	subs	r3, r3, r2
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	440b      	add	r3, r1
 800416e:	334d      	adds	r3, #77	@ 0x4d
 8004170:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004172:	2b09      	cmp	r3, #9
 8004174:	f040 80a6 	bne.w	80042c4 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004178:	78fa      	ldrb	r2, [r7, #3]
 800417a:	6879      	ldr	r1, [r7, #4]
 800417c:	4613      	mov	r3, r2
 800417e:	011b      	lsls	r3, r3, #4
 8004180:	1a9b      	subs	r3, r3, r2
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	440b      	add	r3, r1
 8004186:	334d      	adds	r3, #77	@ 0x4d
 8004188:	2202      	movs	r2, #2
 800418a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800418c:	78fa      	ldrb	r2, [r7, #3]
 800418e:	6879      	ldr	r1, [r7, #4]
 8004190:	4613      	mov	r3, r2
 8004192:	011b      	lsls	r3, r3, #4
 8004194:	1a9b      	subs	r3, r3, r2
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	440b      	add	r3, r1
 800419a:	3344      	adds	r3, #68	@ 0x44
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	1c59      	adds	r1, r3, #1
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	4613      	mov	r3, r2
 80041a4:	011b      	lsls	r3, r3, #4
 80041a6:	1a9b      	subs	r3, r3, r2
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	4403      	add	r3, r0
 80041ac:	3344      	adds	r3, #68	@ 0x44
 80041ae:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80041b0:	78fa      	ldrb	r2, [r7, #3]
 80041b2:	6879      	ldr	r1, [r7, #4]
 80041b4:	4613      	mov	r3, r2
 80041b6:	011b      	lsls	r3, r3, #4
 80041b8:	1a9b      	subs	r3, r3, r2
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	440b      	add	r3, r1
 80041be:	3344      	adds	r3, #68	@ 0x44
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	d943      	bls.n	800424e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80041c6:	78fa      	ldrb	r2, [r7, #3]
 80041c8:	6879      	ldr	r1, [r7, #4]
 80041ca:	4613      	mov	r3, r2
 80041cc:	011b      	lsls	r3, r3, #4
 80041ce:	1a9b      	subs	r3, r3, r2
 80041d0:	009b      	lsls	r3, r3, #2
 80041d2:	440b      	add	r3, r1
 80041d4:	3344      	adds	r3, #68	@ 0x44
 80041d6:	2200      	movs	r2, #0
 80041d8:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80041da:	78fa      	ldrb	r2, [r7, #3]
 80041dc:	6879      	ldr	r1, [r7, #4]
 80041de:	4613      	mov	r3, r2
 80041e0:	011b      	lsls	r3, r3, #4
 80041e2:	1a9b      	subs	r3, r3, r2
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	440b      	add	r3, r1
 80041e8:	331a      	adds	r3, #26
 80041ea:	781b      	ldrb	r3, [r3, #0]
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d123      	bne.n	8004238 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80041f0:	78fa      	ldrb	r2, [r7, #3]
 80041f2:	6879      	ldr	r1, [r7, #4]
 80041f4:	4613      	mov	r3, r2
 80041f6:	011b      	lsls	r3, r3, #4
 80041f8:	1a9b      	subs	r3, r3, r2
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	440b      	add	r3, r1
 80041fe:	331b      	adds	r3, #27
 8004200:	2200      	movs	r2, #0
 8004202:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8004204:	78fa      	ldrb	r2, [r7, #3]
 8004206:	6879      	ldr	r1, [r7, #4]
 8004208:	4613      	mov	r3, r2
 800420a:	011b      	lsls	r3, r3, #4
 800420c:	1a9b      	subs	r3, r3, r2
 800420e:	009b      	lsls	r3, r3, #2
 8004210:	440b      	add	r3, r1
 8004212:	331c      	adds	r3, #28
 8004214:	2200      	movs	r2, #0
 8004216:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004218:	78fb      	ldrb	r3, [r7, #3]
 800421a:	015a      	lsls	r2, r3, #5
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	4413      	add	r3, r2
 8004220:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	78fa      	ldrb	r2, [r7, #3]
 8004228:	0151      	lsls	r1, r2, #5
 800422a:	693a      	ldr	r2, [r7, #16]
 800422c:	440a      	add	r2, r1
 800422e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004232:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004236:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004238:	78fa      	ldrb	r2, [r7, #3]
 800423a:	6879      	ldr	r1, [r7, #4]
 800423c:	4613      	mov	r3, r2
 800423e:	011b      	lsls	r3, r3, #4
 8004240:	1a9b      	subs	r3, r3, r2
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	440b      	add	r3, r1
 8004246:	334c      	adds	r3, #76	@ 0x4c
 8004248:	2204      	movs	r2, #4
 800424a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800424c:	e229      	b.n	80046a2 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800424e:	78fa      	ldrb	r2, [r7, #3]
 8004250:	6879      	ldr	r1, [r7, #4]
 8004252:	4613      	mov	r3, r2
 8004254:	011b      	lsls	r3, r3, #4
 8004256:	1a9b      	subs	r3, r3, r2
 8004258:	009b      	lsls	r3, r3, #2
 800425a:	440b      	add	r3, r1
 800425c:	334c      	adds	r3, #76	@ 0x4c
 800425e:	2202      	movs	r2, #2
 8004260:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004262:	78fa      	ldrb	r2, [r7, #3]
 8004264:	6879      	ldr	r1, [r7, #4]
 8004266:	4613      	mov	r3, r2
 8004268:	011b      	lsls	r3, r3, #4
 800426a:	1a9b      	subs	r3, r3, r2
 800426c:	009b      	lsls	r3, r3, #2
 800426e:	440b      	add	r3, r1
 8004270:	3326      	adds	r3, #38	@ 0x26
 8004272:	781b      	ldrb	r3, [r3, #0]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d00b      	beq.n	8004290 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004278:	78fa      	ldrb	r2, [r7, #3]
 800427a:	6879      	ldr	r1, [r7, #4]
 800427c:	4613      	mov	r3, r2
 800427e:	011b      	lsls	r3, r3, #4
 8004280:	1a9b      	subs	r3, r3, r2
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	440b      	add	r3, r1
 8004286:	3326      	adds	r3, #38	@ 0x26
 8004288:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800428a:	2b02      	cmp	r3, #2
 800428c:	f040 8209 	bne.w	80046a2 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004290:	78fb      	ldrb	r3, [r7, #3]
 8004292:	015a      	lsls	r2, r3, #5
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	4413      	add	r3, r2
 8004298:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80042a6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80042ae:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80042b0:	78fb      	ldrb	r3, [r7, #3]
 80042b2:	015a      	lsls	r2, r3, #5
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	4413      	add	r3, r2
 80042b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042bc:	461a      	mov	r2, r3
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80042c2:	e1ee      	b.n	80046a2 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80042c4:	78fa      	ldrb	r2, [r7, #3]
 80042c6:	6879      	ldr	r1, [r7, #4]
 80042c8:	4613      	mov	r3, r2
 80042ca:	011b      	lsls	r3, r3, #4
 80042cc:	1a9b      	subs	r3, r3, r2
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	440b      	add	r3, r1
 80042d2:	334d      	adds	r3, #77	@ 0x4d
 80042d4:	781b      	ldrb	r3, [r3, #0]
 80042d6:	2b05      	cmp	r3, #5
 80042d8:	f040 80c8 	bne.w	800446c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80042dc:	78fa      	ldrb	r2, [r7, #3]
 80042de:	6879      	ldr	r1, [r7, #4]
 80042e0:	4613      	mov	r3, r2
 80042e2:	011b      	lsls	r3, r3, #4
 80042e4:	1a9b      	subs	r3, r3, r2
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	440b      	add	r3, r1
 80042ea:	334d      	adds	r3, #77	@ 0x4d
 80042ec:	2202      	movs	r2, #2
 80042ee:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80042f0:	78fa      	ldrb	r2, [r7, #3]
 80042f2:	6879      	ldr	r1, [r7, #4]
 80042f4:	4613      	mov	r3, r2
 80042f6:	011b      	lsls	r3, r3, #4
 80042f8:	1a9b      	subs	r3, r3, r2
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	440b      	add	r3, r1
 80042fe:	331b      	adds	r3, #27
 8004300:	781b      	ldrb	r3, [r3, #0]
 8004302:	2b01      	cmp	r3, #1
 8004304:	f040 81ce 	bne.w	80046a4 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004308:	78fa      	ldrb	r2, [r7, #3]
 800430a:	6879      	ldr	r1, [r7, #4]
 800430c:	4613      	mov	r3, r2
 800430e:	011b      	lsls	r3, r3, #4
 8004310:	1a9b      	subs	r3, r3, r2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	440b      	add	r3, r1
 8004316:	3326      	adds	r3, #38	@ 0x26
 8004318:	781b      	ldrb	r3, [r3, #0]
 800431a:	2b03      	cmp	r3, #3
 800431c:	d16b      	bne.n	80043f6 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800431e:	78fa      	ldrb	r2, [r7, #3]
 8004320:	6879      	ldr	r1, [r7, #4]
 8004322:	4613      	mov	r3, r2
 8004324:	011b      	lsls	r3, r3, #4
 8004326:	1a9b      	subs	r3, r3, r2
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	440b      	add	r3, r1
 800432c:	3348      	adds	r3, #72	@ 0x48
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	1c59      	adds	r1, r3, #1
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	4613      	mov	r3, r2
 8004336:	011b      	lsls	r3, r3, #4
 8004338:	1a9b      	subs	r3, r3, r2
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	4403      	add	r3, r0
 800433e:	3348      	adds	r3, #72	@ 0x48
 8004340:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8004342:	78fa      	ldrb	r2, [r7, #3]
 8004344:	6879      	ldr	r1, [r7, #4]
 8004346:	4613      	mov	r3, r2
 8004348:	011b      	lsls	r3, r3, #4
 800434a:	1a9b      	subs	r3, r3, r2
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	440b      	add	r3, r1
 8004350:	3348      	adds	r3, #72	@ 0x48
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	2b02      	cmp	r3, #2
 8004356:	d943      	bls.n	80043e0 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8004358:	78fa      	ldrb	r2, [r7, #3]
 800435a:	6879      	ldr	r1, [r7, #4]
 800435c:	4613      	mov	r3, r2
 800435e:	011b      	lsls	r3, r3, #4
 8004360:	1a9b      	subs	r3, r3, r2
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	440b      	add	r3, r1
 8004366:	3348      	adds	r3, #72	@ 0x48
 8004368:	2200      	movs	r2, #0
 800436a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 800436c:	78fa      	ldrb	r2, [r7, #3]
 800436e:	6879      	ldr	r1, [r7, #4]
 8004370:	4613      	mov	r3, r2
 8004372:	011b      	lsls	r3, r3, #4
 8004374:	1a9b      	subs	r3, r3, r2
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	440b      	add	r3, r1
 800437a:	331b      	adds	r3, #27
 800437c:	2200      	movs	r2, #0
 800437e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8004380:	78fa      	ldrb	r2, [r7, #3]
 8004382:	6879      	ldr	r1, [r7, #4]
 8004384:	4613      	mov	r3, r2
 8004386:	011b      	lsls	r3, r3, #4
 8004388:	1a9b      	subs	r3, r3, r2
 800438a:	009b      	lsls	r3, r3, #2
 800438c:	440b      	add	r3, r1
 800438e:	3344      	adds	r3, #68	@ 0x44
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	2b02      	cmp	r3, #2
 8004394:	d809      	bhi.n	80043aa <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8004396:	78fa      	ldrb	r2, [r7, #3]
 8004398:	6879      	ldr	r1, [r7, #4]
 800439a:	4613      	mov	r3, r2
 800439c:	011b      	lsls	r3, r3, #4
 800439e:	1a9b      	subs	r3, r3, r2
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	440b      	add	r3, r1
 80043a4:	331c      	adds	r3, #28
 80043a6:	2201      	movs	r2, #1
 80043a8:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80043aa:	78fb      	ldrb	r3, [r7, #3]
 80043ac:	015a      	lsls	r2, r3, #5
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	4413      	add	r3, r2
 80043b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	78fa      	ldrb	r2, [r7, #3]
 80043ba:	0151      	lsls	r1, r2, #5
 80043bc:	693a      	ldr	r2, [r7, #16]
 80043be:	440a      	add	r2, r1
 80043c0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80043c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043c8:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80043ca:	78fa      	ldrb	r2, [r7, #3]
 80043cc:	6879      	ldr	r1, [r7, #4]
 80043ce:	4613      	mov	r3, r2
 80043d0:	011b      	lsls	r3, r3, #4
 80043d2:	1a9b      	subs	r3, r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	440b      	add	r3, r1
 80043d8:	334c      	adds	r3, #76	@ 0x4c
 80043da:	2204      	movs	r2, #4
 80043dc:	701a      	strb	r2, [r3, #0]
 80043de:	e014      	b.n	800440a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80043e0:	78fa      	ldrb	r2, [r7, #3]
 80043e2:	6879      	ldr	r1, [r7, #4]
 80043e4:	4613      	mov	r3, r2
 80043e6:	011b      	lsls	r3, r3, #4
 80043e8:	1a9b      	subs	r3, r3, r2
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	440b      	add	r3, r1
 80043ee:	334c      	adds	r3, #76	@ 0x4c
 80043f0:	2202      	movs	r2, #2
 80043f2:	701a      	strb	r2, [r3, #0]
 80043f4:	e009      	b.n	800440a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80043f6:	78fa      	ldrb	r2, [r7, #3]
 80043f8:	6879      	ldr	r1, [r7, #4]
 80043fa:	4613      	mov	r3, r2
 80043fc:	011b      	lsls	r3, r3, #4
 80043fe:	1a9b      	subs	r3, r3, r2
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	440b      	add	r3, r1
 8004404:	334c      	adds	r3, #76	@ 0x4c
 8004406:	2202      	movs	r2, #2
 8004408:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800440a:	78fa      	ldrb	r2, [r7, #3]
 800440c:	6879      	ldr	r1, [r7, #4]
 800440e:	4613      	mov	r3, r2
 8004410:	011b      	lsls	r3, r3, #4
 8004412:	1a9b      	subs	r3, r3, r2
 8004414:	009b      	lsls	r3, r3, #2
 8004416:	440b      	add	r3, r1
 8004418:	3326      	adds	r3, #38	@ 0x26
 800441a:	781b      	ldrb	r3, [r3, #0]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d00b      	beq.n	8004438 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004420:	78fa      	ldrb	r2, [r7, #3]
 8004422:	6879      	ldr	r1, [r7, #4]
 8004424:	4613      	mov	r3, r2
 8004426:	011b      	lsls	r3, r3, #4
 8004428:	1a9b      	subs	r3, r3, r2
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	440b      	add	r3, r1
 800442e:	3326      	adds	r3, #38	@ 0x26
 8004430:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004432:	2b02      	cmp	r3, #2
 8004434:	f040 8136 	bne.w	80046a4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004438:	78fb      	ldrb	r3, [r7, #3]
 800443a:	015a      	lsls	r2, r3, #5
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	4413      	add	r3, r2
 8004440:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800444e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004456:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004458:	78fb      	ldrb	r3, [r7, #3]
 800445a:	015a      	lsls	r2, r3, #5
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	4413      	add	r3, r2
 8004460:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004464:	461a      	mov	r2, r3
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	6013      	str	r3, [r2, #0]
 800446a:	e11b      	b.n	80046a4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800446c:	78fa      	ldrb	r2, [r7, #3]
 800446e:	6879      	ldr	r1, [r7, #4]
 8004470:	4613      	mov	r3, r2
 8004472:	011b      	lsls	r3, r3, #4
 8004474:	1a9b      	subs	r3, r3, r2
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	440b      	add	r3, r1
 800447a:	334d      	adds	r3, #77	@ 0x4d
 800447c:	781b      	ldrb	r3, [r3, #0]
 800447e:	2b03      	cmp	r3, #3
 8004480:	f040 8081 	bne.w	8004586 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004484:	78fa      	ldrb	r2, [r7, #3]
 8004486:	6879      	ldr	r1, [r7, #4]
 8004488:	4613      	mov	r3, r2
 800448a:	011b      	lsls	r3, r3, #4
 800448c:	1a9b      	subs	r3, r3, r2
 800448e:	009b      	lsls	r3, r3, #2
 8004490:	440b      	add	r3, r1
 8004492:	334d      	adds	r3, #77	@ 0x4d
 8004494:	2202      	movs	r2, #2
 8004496:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004498:	78fa      	ldrb	r2, [r7, #3]
 800449a:	6879      	ldr	r1, [r7, #4]
 800449c:	4613      	mov	r3, r2
 800449e:	011b      	lsls	r3, r3, #4
 80044a0:	1a9b      	subs	r3, r3, r2
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	440b      	add	r3, r1
 80044a6:	331b      	adds	r3, #27
 80044a8:	781b      	ldrb	r3, [r3, #0]
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	f040 80fa 	bne.w	80046a4 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80044b0:	78fa      	ldrb	r2, [r7, #3]
 80044b2:	6879      	ldr	r1, [r7, #4]
 80044b4:	4613      	mov	r3, r2
 80044b6:	011b      	lsls	r3, r3, #4
 80044b8:	1a9b      	subs	r3, r3, r2
 80044ba:	009b      	lsls	r3, r3, #2
 80044bc:	440b      	add	r3, r1
 80044be:	334c      	adds	r3, #76	@ 0x4c
 80044c0:	2202      	movs	r2, #2
 80044c2:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80044c4:	78fb      	ldrb	r3, [r7, #3]
 80044c6:	015a      	lsls	r2, r3, #5
 80044c8:	693b      	ldr	r3, [r7, #16]
 80044ca:	4413      	add	r3, r2
 80044cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	78fa      	ldrb	r2, [r7, #3]
 80044d4:	0151      	lsls	r1, r2, #5
 80044d6:	693a      	ldr	r2, [r7, #16]
 80044d8:	440a      	add	r2, r1
 80044da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80044de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044e2:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80044e4:	78fb      	ldrb	r3, [r7, #3]
 80044e6:	015a      	lsls	r2, r3, #5
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	4413      	add	r3, r2
 80044ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	78fa      	ldrb	r2, [r7, #3]
 80044f4:	0151      	lsls	r1, r2, #5
 80044f6:	693a      	ldr	r2, [r7, #16]
 80044f8:	440a      	add	r2, r1
 80044fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80044fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004502:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8004504:	78fb      	ldrb	r3, [r7, #3]
 8004506:	015a      	lsls	r2, r3, #5
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	4413      	add	r3, r2
 800450c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	78fa      	ldrb	r2, [r7, #3]
 8004514:	0151      	lsls	r1, r2, #5
 8004516:	693a      	ldr	r2, [r7, #16]
 8004518:	440a      	add	r2, r1
 800451a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800451e:	f023 0320 	bic.w	r3, r3, #32
 8004522:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004524:	78fa      	ldrb	r2, [r7, #3]
 8004526:	6879      	ldr	r1, [r7, #4]
 8004528:	4613      	mov	r3, r2
 800452a:	011b      	lsls	r3, r3, #4
 800452c:	1a9b      	subs	r3, r3, r2
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	440b      	add	r3, r1
 8004532:	3326      	adds	r3, #38	@ 0x26
 8004534:	781b      	ldrb	r3, [r3, #0]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d00b      	beq.n	8004552 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800453a:	78fa      	ldrb	r2, [r7, #3]
 800453c:	6879      	ldr	r1, [r7, #4]
 800453e:	4613      	mov	r3, r2
 8004540:	011b      	lsls	r3, r3, #4
 8004542:	1a9b      	subs	r3, r3, r2
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	440b      	add	r3, r1
 8004548:	3326      	adds	r3, #38	@ 0x26
 800454a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800454c:	2b02      	cmp	r3, #2
 800454e:	f040 80a9 	bne.w	80046a4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004552:	78fb      	ldrb	r3, [r7, #3]
 8004554:	015a      	lsls	r2, r3, #5
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	4413      	add	r3, r2
 800455a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004568:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004570:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004572:	78fb      	ldrb	r3, [r7, #3]
 8004574:	015a      	lsls	r2, r3, #5
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	4413      	add	r3, r2
 800457a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800457e:	461a      	mov	r2, r3
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	6013      	str	r3, [r2, #0]
 8004584:	e08e      	b.n	80046a4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004586:	78fa      	ldrb	r2, [r7, #3]
 8004588:	6879      	ldr	r1, [r7, #4]
 800458a:	4613      	mov	r3, r2
 800458c:	011b      	lsls	r3, r3, #4
 800458e:	1a9b      	subs	r3, r3, r2
 8004590:	009b      	lsls	r3, r3, #2
 8004592:	440b      	add	r3, r1
 8004594:	334d      	adds	r3, #77	@ 0x4d
 8004596:	781b      	ldrb	r3, [r3, #0]
 8004598:	2b04      	cmp	r3, #4
 800459a:	d143      	bne.n	8004624 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800459c:	78fa      	ldrb	r2, [r7, #3]
 800459e:	6879      	ldr	r1, [r7, #4]
 80045a0:	4613      	mov	r3, r2
 80045a2:	011b      	lsls	r3, r3, #4
 80045a4:	1a9b      	subs	r3, r3, r2
 80045a6:	009b      	lsls	r3, r3, #2
 80045a8:	440b      	add	r3, r1
 80045aa:	334d      	adds	r3, #77	@ 0x4d
 80045ac:	2202      	movs	r2, #2
 80045ae:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80045b0:	78fa      	ldrb	r2, [r7, #3]
 80045b2:	6879      	ldr	r1, [r7, #4]
 80045b4:	4613      	mov	r3, r2
 80045b6:	011b      	lsls	r3, r3, #4
 80045b8:	1a9b      	subs	r3, r3, r2
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	440b      	add	r3, r1
 80045be:	334c      	adds	r3, #76	@ 0x4c
 80045c0:	2202      	movs	r2, #2
 80045c2:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80045c4:	78fa      	ldrb	r2, [r7, #3]
 80045c6:	6879      	ldr	r1, [r7, #4]
 80045c8:	4613      	mov	r3, r2
 80045ca:	011b      	lsls	r3, r3, #4
 80045cc:	1a9b      	subs	r3, r3, r2
 80045ce:	009b      	lsls	r3, r3, #2
 80045d0:	440b      	add	r3, r1
 80045d2:	3326      	adds	r3, #38	@ 0x26
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d00a      	beq.n	80045f0 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80045da:	78fa      	ldrb	r2, [r7, #3]
 80045dc:	6879      	ldr	r1, [r7, #4]
 80045de:	4613      	mov	r3, r2
 80045e0:	011b      	lsls	r3, r3, #4
 80045e2:	1a9b      	subs	r3, r3, r2
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	440b      	add	r3, r1
 80045e8:	3326      	adds	r3, #38	@ 0x26
 80045ea:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80045ec:	2b02      	cmp	r3, #2
 80045ee:	d159      	bne.n	80046a4 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80045f0:	78fb      	ldrb	r3, [r7, #3]
 80045f2:	015a      	lsls	r2, r3, #5
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	4413      	add	r3, r2
 80045f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004606:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800460e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004610:	78fb      	ldrb	r3, [r7, #3]
 8004612:	015a      	lsls	r2, r3, #5
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	4413      	add	r3, r2
 8004618:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800461c:	461a      	mov	r2, r3
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	6013      	str	r3, [r2, #0]
 8004622:	e03f      	b.n	80046a4 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8004624:	78fa      	ldrb	r2, [r7, #3]
 8004626:	6879      	ldr	r1, [r7, #4]
 8004628:	4613      	mov	r3, r2
 800462a:	011b      	lsls	r3, r3, #4
 800462c:	1a9b      	subs	r3, r3, r2
 800462e:	009b      	lsls	r3, r3, #2
 8004630:	440b      	add	r3, r1
 8004632:	334d      	adds	r3, #77	@ 0x4d
 8004634:	781b      	ldrb	r3, [r3, #0]
 8004636:	2b08      	cmp	r3, #8
 8004638:	d126      	bne.n	8004688 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800463a:	78fa      	ldrb	r2, [r7, #3]
 800463c:	6879      	ldr	r1, [r7, #4]
 800463e:	4613      	mov	r3, r2
 8004640:	011b      	lsls	r3, r3, #4
 8004642:	1a9b      	subs	r3, r3, r2
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	440b      	add	r3, r1
 8004648:	334d      	adds	r3, #77	@ 0x4d
 800464a:	2202      	movs	r2, #2
 800464c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800464e:	78fa      	ldrb	r2, [r7, #3]
 8004650:	6879      	ldr	r1, [r7, #4]
 8004652:	4613      	mov	r3, r2
 8004654:	011b      	lsls	r3, r3, #4
 8004656:	1a9b      	subs	r3, r3, r2
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	440b      	add	r3, r1
 800465c:	3344      	adds	r3, #68	@ 0x44
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	1c59      	adds	r1, r3, #1
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	4613      	mov	r3, r2
 8004666:	011b      	lsls	r3, r3, #4
 8004668:	1a9b      	subs	r3, r3, r2
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	4403      	add	r3, r0
 800466e:	3344      	adds	r3, #68	@ 0x44
 8004670:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8004672:	78fa      	ldrb	r2, [r7, #3]
 8004674:	6879      	ldr	r1, [r7, #4]
 8004676:	4613      	mov	r3, r2
 8004678:	011b      	lsls	r3, r3, #4
 800467a:	1a9b      	subs	r3, r3, r2
 800467c:	009b      	lsls	r3, r3, #2
 800467e:	440b      	add	r3, r1
 8004680:	334c      	adds	r3, #76	@ 0x4c
 8004682:	2204      	movs	r2, #4
 8004684:	701a      	strb	r2, [r3, #0]
 8004686:	e00d      	b.n	80046a4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8004688:	78fa      	ldrb	r2, [r7, #3]
 800468a:	6879      	ldr	r1, [r7, #4]
 800468c:	4613      	mov	r3, r2
 800468e:	011b      	lsls	r3, r3, #4
 8004690:	1a9b      	subs	r3, r3, r2
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	440b      	add	r3, r1
 8004696:	334d      	adds	r3, #77	@ 0x4d
 8004698:	781b      	ldrb	r3, [r3, #0]
 800469a:	2b02      	cmp	r3, #2
 800469c:	f000 8100 	beq.w	80048a0 <HCD_HC_IN_IRQHandler+0xcca>
 80046a0:	e000      	b.n	80046a4 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80046a2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80046a4:	78fa      	ldrb	r2, [r7, #3]
 80046a6:	6879      	ldr	r1, [r7, #4]
 80046a8:	4613      	mov	r3, r2
 80046aa:	011b      	lsls	r3, r3, #4
 80046ac:	1a9b      	subs	r3, r3, r2
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	440b      	add	r3, r1
 80046b2:	334c      	adds	r3, #76	@ 0x4c
 80046b4:	781a      	ldrb	r2, [r3, #0]
 80046b6:	78fb      	ldrb	r3, [r7, #3]
 80046b8:	4619      	mov	r1, r3
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f00b f984 	bl	800f9c8 <HAL_HCD_HC_NotifyURBChange_Callback>
 80046c0:	e0ef      	b.n	80048a2 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	78fa      	ldrb	r2, [r7, #3]
 80046c8:	4611      	mov	r1, r2
 80046ca:	4618      	mov	r0, r3
 80046cc:	f004 ff03 	bl	80094d6 <USB_ReadChInterrupts>
 80046d0:	4603      	mov	r3, r0
 80046d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046d6:	2b40      	cmp	r3, #64	@ 0x40
 80046d8:	d12f      	bne.n	800473a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80046da:	78fb      	ldrb	r3, [r7, #3]
 80046dc:	015a      	lsls	r2, r3, #5
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	4413      	add	r3, r2
 80046e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046e6:	461a      	mov	r2, r3
 80046e8:	2340      	movs	r3, #64	@ 0x40
 80046ea:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80046ec:	78fa      	ldrb	r2, [r7, #3]
 80046ee:	6879      	ldr	r1, [r7, #4]
 80046f0:	4613      	mov	r3, r2
 80046f2:	011b      	lsls	r3, r3, #4
 80046f4:	1a9b      	subs	r3, r3, r2
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	440b      	add	r3, r1
 80046fa:	334d      	adds	r3, #77	@ 0x4d
 80046fc:	2205      	movs	r2, #5
 80046fe:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004700:	78fa      	ldrb	r2, [r7, #3]
 8004702:	6879      	ldr	r1, [r7, #4]
 8004704:	4613      	mov	r3, r2
 8004706:	011b      	lsls	r3, r3, #4
 8004708:	1a9b      	subs	r3, r3, r2
 800470a:	009b      	lsls	r3, r3, #2
 800470c:	440b      	add	r3, r1
 800470e:	331a      	adds	r3, #26
 8004710:	781b      	ldrb	r3, [r3, #0]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d109      	bne.n	800472a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004716:	78fa      	ldrb	r2, [r7, #3]
 8004718:	6879      	ldr	r1, [r7, #4]
 800471a:	4613      	mov	r3, r2
 800471c:	011b      	lsls	r3, r3, #4
 800471e:	1a9b      	subs	r3, r3, r2
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	440b      	add	r3, r1
 8004724:	3344      	adds	r3, #68	@ 0x44
 8004726:	2200      	movs	r2, #0
 8004728:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	78fa      	ldrb	r2, [r7, #3]
 8004730:	4611      	mov	r1, r2
 8004732:	4618      	mov	r0, r3
 8004734:	f005 fc79 	bl	800a02a <USB_HC_Halt>
 8004738:	e0b3      	b.n	80048a2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	78fa      	ldrb	r2, [r7, #3]
 8004740:	4611      	mov	r1, r2
 8004742:	4618      	mov	r0, r3
 8004744:	f004 fec7 	bl	80094d6 <USB_ReadChInterrupts>
 8004748:	4603      	mov	r3, r0
 800474a:	f003 0310 	and.w	r3, r3, #16
 800474e:	2b10      	cmp	r3, #16
 8004750:	f040 80a7 	bne.w	80048a2 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004754:	78fa      	ldrb	r2, [r7, #3]
 8004756:	6879      	ldr	r1, [r7, #4]
 8004758:	4613      	mov	r3, r2
 800475a:	011b      	lsls	r3, r3, #4
 800475c:	1a9b      	subs	r3, r3, r2
 800475e:	009b      	lsls	r3, r3, #2
 8004760:	440b      	add	r3, r1
 8004762:	3326      	adds	r3, #38	@ 0x26
 8004764:	781b      	ldrb	r3, [r3, #0]
 8004766:	2b03      	cmp	r3, #3
 8004768:	d11b      	bne.n	80047a2 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800476a:	78fa      	ldrb	r2, [r7, #3]
 800476c:	6879      	ldr	r1, [r7, #4]
 800476e:	4613      	mov	r3, r2
 8004770:	011b      	lsls	r3, r3, #4
 8004772:	1a9b      	subs	r3, r3, r2
 8004774:	009b      	lsls	r3, r3, #2
 8004776:	440b      	add	r3, r1
 8004778:	3344      	adds	r3, #68	@ 0x44
 800477a:	2200      	movs	r2, #0
 800477c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800477e:	78fa      	ldrb	r2, [r7, #3]
 8004780:	6879      	ldr	r1, [r7, #4]
 8004782:	4613      	mov	r3, r2
 8004784:	011b      	lsls	r3, r3, #4
 8004786:	1a9b      	subs	r3, r3, r2
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	440b      	add	r3, r1
 800478c:	334d      	adds	r3, #77	@ 0x4d
 800478e:	2204      	movs	r2, #4
 8004790:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	78fa      	ldrb	r2, [r7, #3]
 8004798:	4611      	mov	r1, r2
 800479a:	4618      	mov	r0, r3
 800479c:	f005 fc45 	bl	800a02a <USB_HC_Halt>
 80047a0:	e03f      	b.n	8004822 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80047a2:	78fa      	ldrb	r2, [r7, #3]
 80047a4:	6879      	ldr	r1, [r7, #4]
 80047a6:	4613      	mov	r3, r2
 80047a8:	011b      	lsls	r3, r3, #4
 80047aa:	1a9b      	subs	r3, r3, r2
 80047ac:	009b      	lsls	r3, r3, #2
 80047ae:	440b      	add	r3, r1
 80047b0:	3326      	adds	r3, #38	@ 0x26
 80047b2:	781b      	ldrb	r3, [r3, #0]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d00a      	beq.n	80047ce <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80047b8:	78fa      	ldrb	r2, [r7, #3]
 80047ba:	6879      	ldr	r1, [r7, #4]
 80047bc:	4613      	mov	r3, r2
 80047be:	011b      	lsls	r3, r3, #4
 80047c0:	1a9b      	subs	r3, r3, r2
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	440b      	add	r3, r1
 80047c6:	3326      	adds	r3, #38	@ 0x26
 80047c8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80047ca:	2b02      	cmp	r3, #2
 80047cc:	d129      	bne.n	8004822 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80047ce:	78fa      	ldrb	r2, [r7, #3]
 80047d0:	6879      	ldr	r1, [r7, #4]
 80047d2:	4613      	mov	r3, r2
 80047d4:	011b      	lsls	r3, r3, #4
 80047d6:	1a9b      	subs	r3, r3, r2
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	440b      	add	r3, r1
 80047dc:	3344      	adds	r3, #68	@ 0x44
 80047de:	2200      	movs	r2, #0
 80047e0:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	799b      	ldrb	r3, [r3, #6]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d00a      	beq.n	8004800 <HCD_HC_IN_IRQHandler+0xc2a>
 80047ea:	78fa      	ldrb	r2, [r7, #3]
 80047ec:	6879      	ldr	r1, [r7, #4]
 80047ee:	4613      	mov	r3, r2
 80047f0:	011b      	lsls	r3, r3, #4
 80047f2:	1a9b      	subs	r3, r3, r2
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	440b      	add	r3, r1
 80047f8:	331b      	adds	r3, #27
 80047fa:	781b      	ldrb	r3, [r3, #0]
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d110      	bne.n	8004822 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8004800:	78fa      	ldrb	r2, [r7, #3]
 8004802:	6879      	ldr	r1, [r7, #4]
 8004804:	4613      	mov	r3, r2
 8004806:	011b      	lsls	r3, r3, #4
 8004808:	1a9b      	subs	r3, r3, r2
 800480a:	009b      	lsls	r3, r3, #2
 800480c:	440b      	add	r3, r1
 800480e:	334d      	adds	r3, #77	@ 0x4d
 8004810:	2204      	movs	r2, #4
 8004812:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	78fa      	ldrb	r2, [r7, #3]
 800481a:	4611      	mov	r1, r2
 800481c:	4618      	mov	r0, r3
 800481e:	f005 fc04 	bl	800a02a <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004822:	78fa      	ldrb	r2, [r7, #3]
 8004824:	6879      	ldr	r1, [r7, #4]
 8004826:	4613      	mov	r3, r2
 8004828:	011b      	lsls	r3, r3, #4
 800482a:	1a9b      	subs	r3, r3, r2
 800482c:	009b      	lsls	r3, r3, #2
 800482e:	440b      	add	r3, r1
 8004830:	331b      	adds	r3, #27
 8004832:	781b      	ldrb	r3, [r3, #0]
 8004834:	2b01      	cmp	r3, #1
 8004836:	d129      	bne.n	800488c <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004838:	78fa      	ldrb	r2, [r7, #3]
 800483a:	6879      	ldr	r1, [r7, #4]
 800483c:	4613      	mov	r3, r2
 800483e:	011b      	lsls	r3, r3, #4
 8004840:	1a9b      	subs	r3, r3, r2
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	440b      	add	r3, r1
 8004846:	331b      	adds	r3, #27
 8004848:	2200      	movs	r2, #0
 800484a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800484c:	78fb      	ldrb	r3, [r7, #3]
 800484e:	015a      	lsls	r2, r3, #5
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	4413      	add	r3, r2
 8004854:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	78fa      	ldrb	r2, [r7, #3]
 800485c:	0151      	lsls	r1, r2, #5
 800485e:	693a      	ldr	r2, [r7, #16]
 8004860:	440a      	add	r2, r1
 8004862:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004866:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800486a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 800486c:	78fb      	ldrb	r3, [r7, #3]
 800486e:	015a      	lsls	r2, r3, #5
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	4413      	add	r3, r2
 8004874:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	78fa      	ldrb	r2, [r7, #3]
 800487c:	0151      	lsls	r1, r2, #5
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	440a      	add	r2, r1
 8004882:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004886:	f043 0320 	orr.w	r3, r3, #32
 800488a:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800488c:	78fb      	ldrb	r3, [r7, #3]
 800488e:	015a      	lsls	r2, r3, #5
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	4413      	add	r3, r2
 8004894:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004898:	461a      	mov	r2, r3
 800489a:	2310      	movs	r3, #16
 800489c:	6093      	str	r3, [r2, #8]
 800489e:	e000      	b.n	80048a2 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80048a0:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80048a2:	3718      	adds	r7, #24
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}

080048a8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b086      	sub	sp, #24
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	460b      	mov	r3, r1
 80048b2:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	78fa      	ldrb	r2, [r7, #3]
 80048c4:	4611      	mov	r1, r2
 80048c6:	4618      	mov	r0, r3
 80048c8:	f004 fe05 	bl	80094d6 <USB_ReadChInterrupts>
 80048cc:	4603      	mov	r3, r0
 80048ce:	f003 0304 	and.w	r3, r3, #4
 80048d2:	2b04      	cmp	r3, #4
 80048d4:	d11b      	bne.n	800490e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80048d6:	78fb      	ldrb	r3, [r7, #3]
 80048d8:	015a      	lsls	r2, r3, #5
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	4413      	add	r3, r2
 80048de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048e2:	461a      	mov	r2, r3
 80048e4:	2304      	movs	r3, #4
 80048e6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80048e8:	78fa      	ldrb	r2, [r7, #3]
 80048ea:	6879      	ldr	r1, [r7, #4]
 80048ec:	4613      	mov	r3, r2
 80048ee:	011b      	lsls	r3, r3, #4
 80048f0:	1a9b      	subs	r3, r3, r2
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	440b      	add	r3, r1
 80048f6:	334d      	adds	r3, #77	@ 0x4d
 80048f8:	2207      	movs	r2, #7
 80048fa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	78fa      	ldrb	r2, [r7, #3]
 8004902:	4611      	mov	r1, r2
 8004904:	4618      	mov	r0, r3
 8004906:	f005 fb90 	bl	800a02a <USB_HC_Halt>
 800490a:	f000 bc89 	b.w	8005220 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	78fa      	ldrb	r2, [r7, #3]
 8004914:	4611      	mov	r1, r2
 8004916:	4618      	mov	r0, r3
 8004918:	f004 fddd 	bl	80094d6 <USB_ReadChInterrupts>
 800491c:	4603      	mov	r3, r0
 800491e:	f003 0320 	and.w	r3, r3, #32
 8004922:	2b20      	cmp	r3, #32
 8004924:	f040 8082 	bne.w	8004a2c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004928:	78fb      	ldrb	r3, [r7, #3]
 800492a:	015a      	lsls	r2, r3, #5
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	4413      	add	r3, r2
 8004930:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004934:	461a      	mov	r2, r3
 8004936:	2320      	movs	r3, #32
 8004938:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800493a:	78fa      	ldrb	r2, [r7, #3]
 800493c:	6879      	ldr	r1, [r7, #4]
 800493e:	4613      	mov	r3, r2
 8004940:	011b      	lsls	r3, r3, #4
 8004942:	1a9b      	subs	r3, r3, r2
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	440b      	add	r3, r1
 8004948:	3319      	adds	r3, #25
 800494a:	781b      	ldrb	r3, [r3, #0]
 800494c:	2b01      	cmp	r3, #1
 800494e:	d124      	bne.n	800499a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8004950:	78fa      	ldrb	r2, [r7, #3]
 8004952:	6879      	ldr	r1, [r7, #4]
 8004954:	4613      	mov	r3, r2
 8004956:	011b      	lsls	r3, r3, #4
 8004958:	1a9b      	subs	r3, r3, r2
 800495a:	009b      	lsls	r3, r3, #2
 800495c:	440b      	add	r3, r1
 800495e:	3319      	adds	r3, #25
 8004960:	2200      	movs	r2, #0
 8004962:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004964:	78fa      	ldrb	r2, [r7, #3]
 8004966:	6879      	ldr	r1, [r7, #4]
 8004968:	4613      	mov	r3, r2
 800496a:	011b      	lsls	r3, r3, #4
 800496c:	1a9b      	subs	r3, r3, r2
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	440b      	add	r3, r1
 8004972:	334c      	adds	r3, #76	@ 0x4c
 8004974:	2202      	movs	r2, #2
 8004976:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004978:	78fa      	ldrb	r2, [r7, #3]
 800497a:	6879      	ldr	r1, [r7, #4]
 800497c:	4613      	mov	r3, r2
 800497e:	011b      	lsls	r3, r3, #4
 8004980:	1a9b      	subs	r3, r3, r2
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	440b      	add	r3, r1
 8004986:	334d      	adds	r3, #77	@ 0x4d
 8004988:	2203      	movs	r2, #3
 800498a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	78fa      	ldrb	r2, [r7, #3]
 8004992:	4611      	mov	r1, r2
 8004994:	4618      	mov	r0, r3
 8004996:	f005 fb48 	bl	800a02a <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800499a:	78fa      	ldrb	r2, [r7, #3]
 800499c:	6879      	ldr	r1, [r7, #4]
 800499e:	4613      	mov	r3, r2
 80049a0:	011b      	lsls	r3, r3, #4
 80049a2:	1a9b      	subs	r3, r3, r2
 80049a4:	009b      	lsls	r3, r3, #2
 80049a6:	440b      	add	r3, r1
 80049a8:	331a      	adds	r3, #26
 80049aa:	781b      	ldrb	r3, [r3, #0]
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	f040 8437 	bne.w	8005220 <HCD_HC_OUT_IRQHandler+0x978>
 80049b2:	78fa      	ldrb	r2, [r7, #3]
 80049b4:	6879      	ldr	r1, [r7, #4]
 80049b6:	4613      	mov	r3, r2
 80049b8:	011b      	lsls	r3, r3, #4
 80049ba:	1a9b      	subs	r3, r3, r2
 80049bc:	009b      	lsls	r3, r3, #2
 80049be:	440b      	add	r3, r1
 80049c0:	331b      	adds	r3, #27
 80049c2:	781b      	ldrb	r3, [r3, #0]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	f040 842b 	bne.w	8005220 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80049ca:	78fa      	ldrb	r2, [r7, #3]
 80049cc:	6879      	ldr	r1, [r7, #4]
 80049ce:	4613      	mov	r3, r2
 80049d0:	011b      	lsls	r3, r3, #4
 80049d2:	1a9b      	subs	r3, r3, r2
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	440b      	add	r3, r1
 80049d8:	3326      	adds	r3, #38	@ 0x26
 80049da:	781b      	ldrb	r3, [r3, #0]
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d009      	beq.n	80049f4 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80049e0:	78fa      	ldrb	r2, [r7, #3]
 80049e2:	6879      	ldr	r1, [r7, #4]
 80049e4:	4613      	mov	r3, r2
 80049e6:	011b      	lsls	r3, r3, #4
 80049e8:	1a9b      	subs	r3, r3, r2
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	440b      	add	r3, r1
 80049ee:	331b      	adds	r3, #27
 80049f0:	2201      	movs	r2, #1
 80049f2:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80049f4:	78fa      	ldrb	r2, [r7, #3]
 80049f6:	6879      	ldr	r1, [r7, #4]
 80049f8:	4613      	mov	r3, r2
 80049fa:	011b      	lsls	r3, r3, #4
 80049fc:	1a9b      	subs	r3, r3, r2
 80049fe:	009b      	lsls	r3, r3, #2
 8004a00:	440b      	add	r3, r1
 8004a02:	334d      	adds	r3, #77	@ 0x4d
 8004a04:	2203      	movs	r2, #3
 8004a06:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	78fa      	ldrb	r2, [r7, #3]
 8004a0e:	4611      	mov	r1, r2
 8004a10:	4618      	mov	r0, r3
 8004a12:	f005 fb0a 	bl	800a02a <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8004a16:	78fa      	ldrb	r2, [r7, #3]
 8004a18:	6879      	ldr	r1, [r7, #4]
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	011b      	lsls	r3, r3, #4
 8004a1e:	1a9b      	subs	r3, r3, r2
 8004a20:	009b      	lsls	r3, r3, #2
 8004a22:	440b      	add	r3, r1
 8004a24:	3344      	adds	r3, #68	@ 0x44
 8004a26:	2200      	movs	r2, #0
 8004a28:	601a      	str	r2, [r3, #0]
 8004a2a:	e3f9      	b.n	8005220 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	78fa      	ldrb	r2, [r7, #3]
 8004a32:	4611      	mov	r1, r2
 8004a34:	4618      	mov	r0, r3
 8004a36:	f004 fd4e 	bl	80094d6 <USB_ReadChInterrupts>
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a44:	d111      	bne.n	8004a6a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004a46:	78fb      	ldrb	r3, [r7, #3]
 8004a48:	015a      	lsls	r2, r3, #5
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	4413      	add	r3, r2
 8004a4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a52:	461a      	mov	r2, r3
 8004a54:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004a58:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	78fa      	ldrb	r2, [r7, #3]
 8004a60:	4611      	mov	r1, r2
 8004a62:	4618      	mov	r0, r3
 8004a64:	f005 fae1 	bl	800a02a <USB_HC_Halt>
 8004a68:	e3da      	b.n	8005220 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	78fa      	ldrb	r2, [r7, #3]
 8004a70:	4611      	mov	r1, r2
 8004a72:	4618      	mov	r0, r3
 8004a74:	f004 fd2f 	bl	80094d6 <USB_ReadChInterrupts>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	f003 0301 	and.w	r3, r3, #1
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	d168      	bne.n	8004b54 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004a82:	78fa      	ldrb	r2, [r7, #3]
 8004a84:	6879      	ldr	r1, [r7, #4]
 8004a86:	4613      	mov	r3, r2
 8004a88:	011b      	lsls	r3, r3, #4
 8004a8a:	1a9b      	subs	r3, r3, r2
 8004a8c:	009b      	lsls	r3, r3, #2
 8004a8e:	440b      	add	r3, r1
 8004a90:	3344      	adds	r3, #68	@ 0x44
 8004a92:	2200      	movs	r2, #0
 8004a94:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	78fa      	ldrb	r2, [r7, #3]
 8004a9c:	4611      	mov	r1, r2
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f004 fd19 	bl	80094d6 <USB_ReadChInterrupts>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aaa:	2b40      	cmp	r3, #64	@ 0x40
 8004aac:	d112      	bne.n	8004ad4 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004aae:	78fa      	ldrb	r2, [r7, #3]
 8004ab0:	6879      	ldr	r1, [r7, #4]
 8004ab2:	4613      	mov	r3, r2
 8004ab4:	011b      	lsls	r3, r3, #4
 8004ab6:	1a9b      	subs	r3, r3, r2
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	440b      	add	r3, r1
 8004abc:	3319      	adds	r3, #25
 8004abe:	2201      	movs	r2, #1
 8004ac0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004ac2:	78fb      	ldrb	r3, [r7, #3]
 8004ac4:	015a      	lsls	r2, r3, #5
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	4413      	add	r3, r2
 8004aca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ace:	461a      	mov	r2, r3
 8004ad0:	2340      	movs	r3, #64	@ 0x40
 8004ad2:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8004ad4:	78fa      	ldrb	r2, [r7, #3]
 8004ad6:	6879      	ldr	r1, [r7, #4]
 8004ad8:	4613      	mov	r3, r2
 8004ada:	011b      	lsls	r3, r3, #4
 8004adc:	1a9b      	subs	r3, r3, r2
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	440b      	add	r3, r1
 8004ae2:	331b      	adds	r3, #27
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d019      	beq.n	8004b1e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004aea:	78fa      	ldrb	r2, [r7, #3]
 8004aec:	6879      	ldr	r1, [r7, #4]
 8004aee:	4613      	mov	r3, r2
 8004af0:	011b      	lsls	r3, r3, #4
 8004af2:	1a9b      	subs	r3, r3, r2
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	440b      	add	r3, r1
 8004af8:	331b      	adds	r3, #27
 8004afa:	2200      	movs	r2, #0
 8004afc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004afe:	78fb      	ldrb	r3, [r7, #3]
 8004b00:	015a      	lsls	r2, r3, #5
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	4413      	add	r3, r2
 8004b06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	78fa      	ldrb	r2, [r7, #3]
 8004b0e:	0151      	lsls	r1, r2, #5
 8004b10:	693a      	ldr	r2, [r7, #16]
 8004b12:	440a      	add	r2, r1
 8004b14:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004b18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b1c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004b1e:	78fb      	ldrb	r3, [r7, #3]
 8004b20:	015a      	lsls	r2, r3, #5
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	4413      	add	r3, r2
 8004b26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b2a:	461a      	mov	r2, r3
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8004b30:	78fa      	ldrb	r2, [r7, #3]
 8004b32:	6879      	ldr	r1, [r7, #4]
 8004b34:	4613      	mov	r3, r2
 8004b36:	011b      	lsls	r3, r3, #4
 8004b38:	1a9b      	subs	r3, r3, r2
 8004b3a:	009b      	lsls	r3, r3, #2
 8004b3c:	440b      	add	r3, r1
 8004b3e:	334d      	adds	r3, #77	@ 0x4d
 8004b40:	2201      	movs	r2, #1
 8004b42:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	78fa      	ldrb	r2, [r7, #3]
 8004b4a:	4611      	mov	r1, r2
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f005 fa6c 	bl	800a02a <USB_HC_Halt>
 8004b52:	e365      	b.n	8005220 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	78fa      	ldrb	r2, [r7, #3]
 8004b5a:	4611      	mov	r1, r2
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f004 fcba 	bl	80094d6 <USB_ReadChInterrupts>
 8004b62:	4603      	mov	r3, r0
 8004b64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b68:	2b40      	cmp	r3, #64	@ 0x40
 8004b6a:	d139      	bne.n	8004be0 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004b6c:	78fa      	ldrb	r2, [r7, #3]
 8004b6e:	6879      	ldr	r1, [r7, #4]
 8004b70:	4613      	mov	r3, r2
 8004b72:	011b      	lsls	r3, r3, #4
 8004b74:	1a9b      	subs	r3, r3, r2
 8004b76:	009b      	lsls	r3, r3, #2
 8004b78:	440b      	add	r3, r1
 8004b7a:	334d      	adds	r3, #77	@ 0x4d
 8004b7c:	2205      	movs	r2, #5
 8004b7e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004b80:	78fa      	ldrb	r2, [r7, #3]
 8004b82:	6879      	ldr	r1, [r7, #4]
 8004b84:	4613      	mov	r3, r2
 8004b86:	011b      	lsls	r3, r3, #4
 8004b88:	1a9b      	subs	r3, r3, r2
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	440b      	add	r3, r1
 8004b8e:	331a      	adds	r3, #26
 8004b90:	781b      	ldrb	r3, [r3, #0]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d109      	bne.n	8004baa <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004b96:	78fa      	ldrb	r2, [r7, #3]
 8004b98:	6879      	ldr	r1, [r7, #4]
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	011b      	lsls	r3, r3, #4
 8004b9e:	1a9b      	subs	r3, r3, r2
 8004ba0:	009b      	lsls	r3, r3, #2
 8004ba2:	440b      	add	r3, r1
 8004ba4:	3319      	adds	r3, #25
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8004baa:	78fa      	ldrb	r2, [r7, #3]
 8004bac:	6879      	ldr	r1, [r7, #4]
 8004bae:	4613      	mov	r3, r2
 8004bb0:	011b      	lsls	r3, r3, #4
 8004bb2:	1a9b      	subs	r3, r3, r2
 8004bb4:	009b      	lsls	r3, r3, #2
 8004bb6:	440b      	add	r3, r1
 8004bb8:	3344      	adds	r3, #68	@ 0x44
 8004bba:	2200      	movs	r2, #0
 8004bbc:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	78fa      	ldrb	r2, [r7, #3]
 8004bc4:	4611      	mov	r1, r2
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f005 fa2f 	bl	800a02a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004bcc:	78fb      	ldrb	r3, [r7, #3]
 8004bce:	015a      	lsls	r2, r3, #5
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	4413      	add	r3, r2
 8004bd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bd8:	461a      	mov	r2, r3
 8004bda:	2340      	movs	r3, #64	@ 0x40
 8004bdc:	6093      	str	r3, [r2, #8]
 8004bde:	e31f      	b.n	8005220 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	78fa      	ldrb	r2, [r7, #3]
 8004be6:	4611      	mov	r1, r2
 8004be8:	4618      	mov	r0, r3
 8004bea:	f004 fc74 	bl	80094d6 <USB_ReadChInterrupts>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	f003 0308 	and.w	r3, r3, #8
 8004bf4:	2b08      	cmp	r3, #8
 8004bf6:	d11a      	bne.n	8004c2e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004bf8:	78fb      	ldrb	r3, [r7, #3]
 8004bfa:	015a      	lsls	r2, r3, #5
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	4413      	add	r3, r2
 8004c00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c04:	461a      	mov	r2, r3
 8004c06:	2308      	movs	r3, #8
 8004c08:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004c0a:	78fa      	ldrb	r2, [r7, #3]
 8004c0c:	6879      	ldr	r1, [r7, #4]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	011b      	lsls	r3, r3, #4
 8004c12:	1a9b      	subs	r3, r3, r2
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	440b      	add	r3, r1
 8004c18:	334d      	adds	r3, #77	@ 0x4d
 8004c1a:	2206      	movs	r2, #6
 8004c1c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	78fa      	ldrb	r2, [r7, #3]
 8004c24:	4611      	mov	r1, r2
 8004c26:	4618      	mov	r0, r3
 8004c28:	f005 f9ff 	bl	800a02a <USB_HC_Halt>
 8004c2c:	e2f8      	b.n	8005220 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	78fa      	ldrb	r2, [r7, #3]
 8004c34:	4611      	mov	r1, r2
 8004c36:	4618      	mov	r0, r3
 8004c38:	f004 fc4d 	bl	80094d6 <USB_ReadChInterrupts>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	f003 0310 	and.w	r3, r3, #16
 8004c42:	2b10      	cmp	r3, #16
 8004c44:	d144      	bne.n	8004cd0 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004c46:	78fa      	ldrb	r2, [r7, #3]
 8004c48:	6879      	ldr	r1, [r7, #4]
 8004c4a:	4613      	mov	r3, r2
 8004c4c:	011b      	lsls	r3, r3, #4
 8004c4e:	1a9b      	subs	r3, r3, r2
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	440b      	add	r3, r1
 8004c54:	3344      	adds	r3, #68	@ 0x44
 8004c56:	2200      	movs	r2, #0
 8004c58:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8004c5a:	78fa      	ldrb	r2, [r7, #3]
 8004c5c:	6879      	ldr	r1, [r7, #4]
 8004c5e:	4613      	mov	r3, r2
 8004c60:	011b      	lsls	r3, r3, #4
 8004c62:	1a9b      	subs	r3, r3, r2
 8004c64:	009b      	lsls	r3, r3, #2
 8004c66:	440b      	add	r3, r1
 8004c68:	334d      	adds	r3, #77	@ 0x4d
 8004c6a:	2204      	movs	r2, #4
 8004c6c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8004c6e:	78fa      	ldrb	r2, [r7, #3]
 8004c70:	6879      	ldr	r1, [r7, #4]
 8004c72:	4613      	mov	r3, r2
 8004c74:	011b      	lsls	r3, r3, #4
 8004c76:	1a9b      	subs	r3, r3, r2
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	440b      	add	r3, r1
 8004c7c:	3319      	adds	r3, #25
 8004c7e:	781b      	ldrb	r3, [r3, #0]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d114      	bne.n	8004cae <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8004c84:	78fa      	ldrb	r2, [r7, #3]
 8004c86:	6879      	ldr	r1, [r7, #4]
 8004c88:	4613      	mov	r3, r2
 8004c8a:	011b      	lsls	r3, r3, #4
 8004c8c:	1a9b      	subs	r3, r3, r2
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	440b      	add	r3, r1
 8004c92:	3318      	adds	r3, #24
 8004c94:	781b      	ldrb	r3, [r3, #0]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d109      	bne.n	8004cae <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8004c9a:	78fa      	ldrb	r2, [r7, #3]
 8004c9c:	6879      	ldr	r1, [r7, #4]
 8004c9e:	4613      	mov	r3, r2
 8004ca0:	011b      	lsls	r3, r3, #4
 8004ca2:	1a9b      	subs	r3, r3, r2
 8004ca4:	009b      	lsls	r3, r3, #2
 8004ca6:	440b      	add	r3, r1
 8004ca8:	3319      	adds	r3, #25
 8004caa:	2201      	movs	r2, #1
 8004cac:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	78fa      	ldrb	r2, [r7, #3]
 8004cb4:	4611      	mov	r1, r2
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f005 f9b7 	bl	800a02a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004cbc:	78fb      	ldrb	r3, [r7, #3]
 8004cbe:	015a      	lsls	r2, r3, #5
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	4413      	add	r3, r2
 8004cc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cc8:	461a      	mov	r2, r3
 8004cca:	2310      	movs	r3, #16
 8004ccc:	6093      	str	r3, [r2, #8]
 8004cce:	e2a7      	b.n	8005220 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	78fa      	ldrb	r2, [r7, #3]
 8004cd6:	4611      	mov	r1, r2
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f004 fbfc 	bl	80094d6 <USB_ReadChInterrupts>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ce4:	2b80      	cmp	r3, #128	@ 0x80
 8004ce6:	f040 8083 	bne.w	8004df0 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	799b      	ldrb	r3, [r3, #6]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d111      	bne.n	8004d16 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8004cf2:	78fa      	ldrb	r2, [r7, #3]
 8004cf4:	6879      	ldr	r1, [r7, #4]
 8004cf6:	4613      	mov	r3, r2
 8004cf8:	011b      	lsls	r3, r3, #4
 8004cfa:	1a9b      	subs	r3, r3, r2
 8004cfc:	009b      	lsls	r3, r3, #2
 8004cfe:	440b      	add	r3, r1
 8004d00:	334d      	adds	r3, #77	@ 0x4d
 8004d02:	2207      	movs	r2, #7
 8004d04:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	78fa      	ldrb	r2, [r7, #3]
 8004d0c:	4611      	mov	r1, r2
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f005 f98b 	bl	800a02a <USB_HC_Halt>
 8004d14:	e062      	b.n	8004ddc <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8004d16:	78fa      	ldrb	r2, [r7, #3]
 8004d18:	6879      	ldr	r1, [r7, #4]
 8004d1a:	4613      	mov	r3, r2
 8004d1c:	011b      	lsls	r3, r3, #4
 8004d1e:	1a9b      	subs	r3, r3, r2
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	440b      	add	r3, r1
 8004d24:	3344      	adds	r3, #68	@ 0x44
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	1c59      	adds	r1, r3, #1
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	011b      	lsls	r3, r3, #4
 8004d30:	1a9b      	subs	r3, r3, r2
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	4403      	add	r3, r0
 8004d36:	3344      	adds	r3, #68	@ 0x44
 8004d38:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004d3a:	78fa      	ldrb	r2, [r7, #3]
 8004d3c:	6879      	ldr	r1, [r7, #4]
 8004d3e:	4613      	mov	r3, r2
 8004d40:	011b      	lsls	r3, r3, #4
 8004d42:	1a9b      	subs	r3, r3, r2
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	440b      	add	r3, r1
 8004d48:	3344      	adds	r3, #68	@ 0x44
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2b02      	cmp	r3, #2
 8004d4e:	d922      	bls.n	8004d96 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004d50:	78fa      	ldrb	r2, [r7, #3]
 8004d52:	6879      	ldr	r1, [r7, #4]
 8004d54:	4613      	mov	r3, r2
 8004d56:	011b      	lsls	r3, r3, #4
 8004d58:	1a9b      	subs	r3, r3, r2
 8004d5a:	009b      	lsls	r3, r3, #2
 8004d5c:	440b      	add	r3, r1
 8004d5e:	3344      	adds	r3, #68	@ 0x44
 8004d60:	2200      	movs	r2, #0
 8004d62:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004d64:	78fa      	ldrb	r2, [r7, #3]
 8004d66:	6879      	ldr	r1, [r7, #4]
 8004d68:	4613      	mov	r3, r2
 8004d6a:	011b      	lsls	r3, r3, #4
 8004d6c:	1a9b      	subs	r3, r3, r2
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	440b      	add	r3, r1
 8004d72:	334c      	adds	r3, #76	@ 0x4c
 8004d74:	2204      	movs	r2, #4
 8004d76:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004d78:	78fa      	ldrb	r2, [r7, #3]
 8004d7a:	6879      	ldr	r1, [r7, #4]
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	011b      	lsls	r3, r3, #4
 8004d80:	1a9b      	subs	r3, r3, r2
 8004d82:	009b      	lsls	r3, r3, #2
 8004d84:	440b      	add	r3, r1
 8004d86:	334c      	adds	r3, #76	@ 0x4c
 8004d88:	781a      	ldrb	r2, [r3, #0]
 8004d8a:	78fb      	ldrb	r3, [r7, #3]
 8004d8c:	4619      	mov	r1, r3
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f00a fe1a 	bl	800f9c8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004d94:	e022      	b.n	8004ddc <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004d96:	78fa      	ldrb	r2, [r7, #3]
 8004d98:	6879      	ldr	r1, [r7, #4]
 8004d9a:	4613      	mov	r3, r2
 8004d9c:	011b      	lsls	r3, r3, #4
 8004d9e:	1a9b      	subs	r3, r3, r2
 8004da0:	009b      	lsls	r3, r3, #2
 8004da2:	440b      	add	r3, r1
 8004da4:	334c      	adds	r3, #76	@ 0x4c
 8004da6:	2202      	movs	r2, #2
 8004da8:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004daa:	78fb      	ldrb	r3, [r7, #3]
 8004dac:	015a      	lsls	r2, r3, #5
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	4413      	add	r3, r2
 8004db2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004dc0:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004dc8:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004dca:	78fb      	ldrb	r3, [r7, #3]
 8004dcc:	015a      	lsls	r2, r3, #5
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dd6:	461a      	mov	r2, r3
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004ddc:	78fb      	ldrb	r3, [r7, #3]
 8004dde:	015a      	lsls	r2, r3, #5
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	4413      	add	r3, r2
 8004de4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004de8:	461a      	mov	r2, r3
 8004dea:	2380      	movs	r3, #128	@ 0x80
 8004dec:	6093      	str	r3, [r2, #8]
 8004dee:	e217      	b.n	8005220 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	78fa      	ldrb	r2, [r7, #3]
 8004df6:	4611      	mov	r1, r2
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f004 fb6c 	bl	80094d6 <USB_ReadChInterrupts>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e08:	d11b      	bne.n	8004e42 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004e0a:	78fa      	ldrb	r2, [r7, #3]
 8004e0c:	6879      	ldr	r1, [r7, #4]
 8004e0e:	4613      	mov	r3, r2
 8004e10:	011b      	lsls	r3, r3, #4
 8004e12:	1a9b      	subs	r3, r3, r2
 8004e14:	009b      	lsls	r3, r3, #2
 8004e16:	440b      	add	r3, r1
 8004e18:	334d      	adds	r3, #77	@ 0x4d
 8004e1a:	2209      	movs	r2, #9
 8004e1c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	78fa      	ldrb	r2, [r7, #3]
 8004e24:	4611      	mov	r1, r2
 8004e26:	4618      	mov	r0, r3
 8004e28:	f005 f8ff 	bl	800a02a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004e2c:	78fb      	ldrb	r3, [r7, #3]
 8004e2e:	015a      	lsls	r2, r3, #5
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	4413      	add	r3, r2
 8004e34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e38:	461a      	mov	r2, r3
 8004e3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004e3e:	6093      	str	r3, [r2, #8]
 8004e40:	e1ee      	b.n	8005220 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	78fa      	ldrb	r2, [r7, #3]
 8004e48:	4611      	mov	r1, r2
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f004 fb43 	bl	80094d6 <USB_ReadChInterrupts>
 8004e50:	4603      	mov	r3, r0
 8004e52:	f003 0302 	and.w	r3, r3, #2
 8004e56:	2b02      	cmp	r3, #2
 8004e58:	f040 81df 	bne.w	800521a <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004e5c:	78fb      	ldrb	r3, [r7, #3]
 8004e5e:	015a      	lsls	r2, r3, #5
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	4413      	add	r3, r2
 8004e64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e68:	461a      	mov	r2, r3
 8004e6a:	2302      	movs	r3, #2
 8004e6c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004e6e:	78fa      	ldrb	r2, [r7, #3]
 8004e70:	6879      	ldr	r1, [r7, #4]
 8004e72:	4613      	mov	r3, r2
 8004e74:	011b      	lsls	r3, r3, #4
 8004e76:	1a9b      	subs	r3, r3, r2
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	440b      	add	r3, r1
 8004e7c:	334d      	adds	r3, #77	@ 0x4d
 8004e7e:	781b      	ldrb	r3, [r3, #0]
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	f040 8093 	bne.w	8004fac <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004e86:	78fa      	ldrb	r2, [r7, #3]
 8004e88:	6879      	ldr	r1, [r7, #4]
 8004e8a:	4613      	mov	r3, r2
 8004e8c:	011b      	lsls	r3, r3, #4
 8004e8e:	1a9b      	subs	r3, r3, r2
 8004e90:	009b      	lsls	r3, r3, #2
 8004e92:	440b      	add	r3, r1
 8004e94:	334d      	adds	r3, #77	@ 0x4d
 8004e96:	2202      	movs	r2, #2
 8004e98:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004e9a:	78fa      	ldrb	r2, [r7, #3]
 8004e9c:	6879      	ldr	r1, [r7, #4]
 8004e9e:	4613      	mov	r3, r2
 8004ea0:	011b      	lsls	r3, r3, #4
 8004ea2:	1a9b      	subs	r3, r3, r2
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	440b      	add	r3, r1
 8004ea8:	334c      	adds	r3, #76	@ 0x4c
 8004eaa:	2201      	movs	r2, #1
 8004eac:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004eae:	78fa      	ldrb	r2, [r7, #3]
 8004eb0:	6879      	ldr	r1, [r7, #4]
 8004eb2:	4613      	mov	r3, r2
 8004eb4:	011b      	lsls	r3, r3, #4
 8004eb6:	1a9b      	subs	r3, r3, r2
 8004eb8:	009b      	lsls	r3, r3, #2
 8004eba:	440b      	add	r3, r1
 8004ebc:	3326      	adds	r3, #38	@ 0x26
 8004ebe:	781b      	ldrb	r3, [r3, #0]
 8004ec0:	2b02      	cmp	r3, #2
 8004ec2:	d00b      	beq.n	8004edc <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8004ec4:	78fa      	ldrb	r2, [r7, #3]
 8004ec6:	6879      	ldr	r1, [r7, #4]
 8004ec8:	4613      	mov	r3, r2
 8004eca:	011b      	lsls	r3, r3, #4
 8004ecc:	1a9b      	subs	r3, r3, r2
 8004ece:	009b      	lsls	r3, r3, #2
 8004ed0:	440b      	add	r3, r1
 8004ed2:	3326      	adds	r3, #38	@ 0x26
 8004ed4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004ed6:	2b03      	cmp	r3, #3
 8004ed8:	f040 8190 	bne.w	80051fc <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	799b      	ldrb	r3, [r3, #6]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d115      	bne.n	8004f10 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8004ee4:	78fa      	ldrb	r2, [r7, #3]
 8004ee6:	6879      	ldr	r1, [r7, #4]
 8004ee8:	4613      	mov	r3, r2
 8004eea:	011b      	lsls	r3, r3, #4
 8004eec:	1a9b      	subs	r3, r3, r2
 8004eee:	009b      	lsls	r3, r3, #2
 8004ef0:	440b      	add	r3, r1
 8004ef2:	333d      	adds	r3, #61	@ 0x3d
 8004ef4:	781b      	ldrb	r3, [r3, #0]
 8004ef6:	78fa      	ldrb	r2, [r7, #3]
 8004ef8:	f083 0301 	eor.w	r3, r3, #1
 8004efc:	b2d8      	uxtb	r0, r3
 8004efe:	6879      	ldr	r1, [r7, #4]
 8004f00:	4613      	mov	r3, r2
 8004f02:	011b      	lsls	r3, r3, #4
 8004f04:	1a9b      	subs	r3, r3, r2
 8004f06:	009b      	lsls	r3, r3, #2
 8004f08:	440b      	add	r3, r1
 8004f0a:	333d      	adds	r3, #61	@ 0x3d
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	799b      	ldrb	r3, [r3, #6]
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	f040 8171 	bne.w	80051fc <HCD_HC_OUT_IRQHandler+0x954>
 8004f1a:	78fa      	ldrb	r2, [r7, #3]
 8004f1c:	6879      	ldr	r1, [r7, #4]
 8004f1e:	4613      	mov	r3, r2
 8004f20:	011b      	lsls	r3, r3, #4
 8004f22:	1a9b      	subs	r3, r3, r2
 8004f24:	009b      	lsls	r3, r3, #2
 8004f26:	440b      	add	r3, r1
 8004f28:	3334      	adds	r3, #52	@ 0x34
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	f000 8165 	beq.w	80051fc <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8004f32:	78fa      	ldrb	r2, [r7, #3]
 8004f34:	6879      	ldr	r1, [r7, #4]
 8004f36:	4613      	mov	r3, r2
 8004f38:	011b      	lsls	r3, r3, #4
 8004f3a:	1a9b      	subs	r3, r3, r2
 8004f3c:	009b      	lsls	r3, r3, #2
 8004f3e:	440b      	add	r3, r1
 8004f40:	3334      	adds	r3, #52	@ 0x34
 8004f42:	6819      	ldr	r1, [r3, #0]
 8004f44:	78fa      	ldrb	r2, [r7, #3]
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	4613      	mov	r3, r2
 8004f4a:	011b      	lsls	r3, r3, #4
 8004f4c:	1a9b      	subs	r3, r3, r2
 8004f4e:	009b      	lsls	r3, r3, #2
 8004f50:	4403      	add	r3, r0
 8004f52:	3328      	adds	r3, #40	@ 0x28
 8004f54:	881b      	ldrh	r3, [r3, #0]
 8004f56:	440b      	add	r3, r1
 8004f58:	1e59      	subs	r1, r3, #1
 8004f5a:	78fa      	ldrb	r2, [r7, #3]
 8004f5c:	6878      	ldr	r0, [r7, #4]
 8004f5e:	4613      	mov	r3, r2
 8004f60:	011b      	lsls	r3, r3, #4
 8004f62:	1a9b      	subs	r3, r3, r2
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	4403      	add	r3, r0
 8004f68:	3328      	adds	r3, #40	@ 0x28
 8004f6a:	881b      	ldrh	r3, [r3, #0]
 8004f6c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f70:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	f003 0301 	and.w	r3, r3, #1
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	f000 813f 	beq.w	80051fc <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8004f7e:	78fa      	ldrb	r2, [r7, #3]
 8004f80:	6879      	ldr	r1, [r7, #4]
 8004f82:	4613      	mov	r3, r2
 8004f84:	011b      	lsls	r3, r3, #4
 8004f86:	1a9b      	subs	r3, r3, r2
 8004f88:	009b      	lsls	r3, r3, #2
 8004f8a:	440b      	add	r3, r1
 8004f8c:	333d      	adds	r3, #61	@ 0x3d
 8004f8e:	781b      	ldrb	r3, [r3, #0]
 8004f90:	78fa      	ldrb	r2, [r7, #3]
 8004f92:	f083 0301 	eor.w	r3, r3, #1
 8004f96:	b2d8      	uxtb	r0, r3
 8004f98:	6879      	ldr	r1, [r7, #4]
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	011b      	lsls	r3, r3, #4
 8004f9e:	1a9b      	subs	r3, r3, r2
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	440b      	add	r3, r1
 8004fa4:	333d      	adds	r3, #61	@ 0x3d
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	701a      	strb	r2, [r3, #0]
 8004faa:	e127      	b.n	80051fc <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004fac:	78fa      	ldrb	r2, [r7, #3]
 8004fae:	6879      	ldr	r1, [r7, #4]
 8004fb0:	4613      	mov	r3, r2
 8004fb2:	011b      	lsls	r3, r3, #4
 8004fb4:	1a9b      	subs	r3, r3, r2
 8004fb6:	009b      	lsls	r3, r3, #2
 8004fb8:	440b      	add	r3, r1
 8004fba:	334d      	adds	r3, #77	@ 0x4d
 8004fbc:	781b      	ldrb	r3, [r3, #0]
 8004fbe:	2b03      	cmp	r3, #3
 8004fc0:	d120      	bne.n	8005004 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004fc2:	78fa      	ldrb	r2, [r7, #3]
 8004fc4:	6879      	ldr	r1, [r7, #4]
 8004fc6:	4613      	mov	r3, r2
 8004fc8:	011b      	lsls	r3, r3, #4
 8004fca:	1a9b      	subs	r3, r3, r2
 8004fcc:	009b      	lsls	r3, r3, #2
 8004fce:	440b      	add	r3, r1
 8004fd0:	334d      	adds	r3, #77	@ 0x4d
 8004fd2:	2202      	movs	r2, #2
 8004fd4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004fd6:	78fa      	ldrb	r2, [r7, #3]
 8004fd8:	6879      	ldr	r1, [r7, #4]
 8004fda:	4613      	mov	r3, r2
 8004fdc:	011b      	lsls	r3, r3, #4
 8004fde:	1a9b      	subs	r3, r3, r2
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	440b      	add	r3, r1
 8004fe4:	331b      	adds	r3, #27
 8004fe6:	781b      	ldrb	r3, [r3, #0]
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	f040 8107 	bne.w	80051fc <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004fee:	78fa      	ldrb	r2, [r7, #3]
 8004ff0:	6879      	ldr	r1, [r7, #4]
 8004ff2:	4613      	mov	r3, r2
 8004ff4:	011b      	lsls	r3, r3, #4
 8004ff6:	1a9b      	subs	r3, r3, r2
 8004ff8:	009b      	lsls	r3, r3, #2
 8004ffa:	440b      	add	r3, r1
 8004ffc:	334c      	adds	r3, #76	@ 0x4c
 8004ffe:	2202      	movs	r2, #2
 8005000:	701a      	strb	r2, [r3, #0]
 8005002:	e0fb      	b.n	80051fc <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8005004:	78fa      	ldrb	r2, [r7, #3]
 8005006:	6879      	ldr	r1, [r7, #4]
 8005008:	4613      	mov	r3, r2
 800500a:	011b      	lsls	r3, r3, #4
 800500c:	1a9b      	subs	r3, r3, r2
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	440b      	add	r3, r1
 8005012:	334d      	adds	r3, #77	@ 0x4d
 8005014:	781b      	ldrb	r3, [r3, #0]
 8005016:	2b04      	cmp	r3, #4
 8005018:	d13a      	bne.n	8005090 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800501a:	78fa      	ldrb	r2, [r7, #3]
 800501c:	6879      	ldr	r1, [r7, #4]
 800501e:	4613      	mov	r3, r2
 8005020:	011b      	lsls	r3, r3, #4
 8005022:	1a9b      	subs	r3, r3, r2
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	440b      	add	r3, r1
 8005028:	334d      	adds	r3, #77	@ 0x4d
 800502a:	2202      	movs	r2, #2
 800502c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800502e:	78fa      	ldrb	r2, [r7, #3]
 8005030:	6879      	ldr	r1, [r7, #4]
 8005032:	4613      	mov	r3, r2
 8005034:	011b      	lsls	r3, r3, #4
 8005036:	1a9b      	subs	r3, r3, r2
 8005038:	009b      	lsls	r3, r3, #2
 800503a:	440b      	add	r3, r1
 800503c:	334c      	adds	r3, #76	@ 0x4c
 800503e:	2202      	movs	r2, #2
 8005040:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8005042:	78fa      	ldrb	r2, [r7, #3]
 8005044:	6879      	ldr	r1, [r7, #4]
 8005046:	4613      	mov	r3, r2
 8005048:	011b      	lsls	r3, r3, #4
 800504a:	1a9b      	subs	r3, r3, r2
 800504c:	009b      	lsls	r3, r3, #2
 800504e:	440b      	add	r3, r1
 8005050:	331b      	adds	r3, #27
 8005052:	781b      	ldrb	r3, [r3, #0]
 8005054:	2b01      	cmp	r3, #1
 8005056:	f040 80d1 	bne.w	80051fc <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800505a:	78fa      	ldrb	r2, [r7, #3]
 800505c:	6879      	ldr	r1, [r7, #4]
 800505e:	4613      	mov	r3, r2
 8005060:	011b      	lsls	r3, r3, #4
 8005062:	1a9b      	subs	r3, r3, r2
 8005064:	009b      	lsls	r3, r3, #2
 8005066:	440b      	add	r3, r1
 8005068:	331b      	adds	r3, #27
 800506a:	2200      	movs	r2, #0
 800506c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800506e:	78fb      	ldrb	r3, [r7, #3]
 8005070:	015a      	lsls	r2, r3, #5
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	4413      	add	r3, r2
 8005076:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	78fa      	ldrb	r2, [r7, #3]
 800507e:	0151      	lsls	r1, r2, #5
 8005080:	693a      	ldr	r2, [r7, #16]
 8005082:	440a      	add	r2, r1
 8005084:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005088:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800508c:	6053      	str	r3, [r2, #4]
 800508e:	e0b5      	b.n	80051fc <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8005090:	78fa      	ldrb	r2, [r7, #3]
 8005092:	6879      	ldr	r1, [r7, #4]
 8005094:	4613      	mov	r3, r2
 8005096:	011b      	lsls	r3, r3, #4
 8005098:	1a9b      	subs	r3, r3, r2
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	440b      	add	r3, r1
 800509e:	334d      	adds	r3, #77	@ 0x4d
 80050a0:	781b      	ldrb	r3, [r3, #0]
 80050a2:	2b05      	cmp	r3, #5
 80050a4:	d114      	bne.n	80050d0 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80050a6:	78fa      	ldrb	r2, [r7, #3]
 80050a8:	6879      	ldr	r1, [r7, #4]
 80050aa:	4613      	mov	r3, r2
 80050ac:	011b      	lsls	r3, r3, #4
 80050ae:	1a9b      	subs	r3, r3, r2
 80050b0:	009b      	lsls	r3, r3, #2
 80050b2:	440b      	add	r3, r1
 80050b4:	334d      	adds	r3, #77	@ 0x4d
 80050b6:	2202      	movs	r2, #2
 80050b8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80050ba:	78fa      	ldrb	r2, [r7, #3]
 80050bc:	6879      	ldr	r1, [r7, #4]
 80050be:	4613      	mov	r3, r2
 80050c0:	011b      	lsls	r3, r3, #4
 80050c2:	1a9b      	subs	r3, r3, r2
 80050c4:	009b      	lsls	r3, r3, #2
 80050c6:	440b      	add	r3, r1
 80050c8:	334c      	adds	r3, #76	@ 0x4c
 80050ca:	2202      	movs	r2, #2
 80050cc:	701a      	strb	r2, [r3, #0]
 80050ce:	e095      	b.n	80051fc <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80050d0:	78fa      	ldrb	r2, [r7, #3]
 80050d2:	6879      	ldr	r1, [r7, #4]
 80050d4:	4613      	mov	r3, r2
 80050d6:	011b      	lsls	r3, r3, #4
 80050d8:	1a9b      	subs	r3, r3, r2
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	440b      	add	r3, r1
 80050de:	334d      	adds	r3, #77	@ 0x4d
 80050e0:	781b      	ldrb	r3, [r3, #0]
 80050e2:	2b06      	cmp	r3, #6
 80050e4:	d114      	bne.n	8005110 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80050e6:	78fa      	ldrb	r2, [r7, #3]
 80050e8:	6879      	ldr	r1, [r7, #4]
 80050ea:	4613      	mov	r3, r2
 80050ec:	011b      	lsls	r3, r3, #4
 80050ee:	1a9b      	subs	r3, r3, r2
 80050f0:	009b      	lsls	r3, r3, #2
 80050f2:	440b      	add	r3, r1
 80050f4:	334d      	adds	r3, #77	@ 0x4d
 80050f6:	2202      	movs	r2, #2
 80050f8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80050fa:	78fa      	ldrb	r2, [r7, #3]
 80050fc:	6879      	ldr	r1, [r7, #4]
 80050fe:	4613      	mov	r3, r2
 8005100:	011b      	lsls	r3, r3, #4
 8005102:	1a9b      	subs	r3, r3, r2
 8005104:	009b      	lsls	r3, r3, #2
 8005106:	440b      	add	r3, r1
 8005108:	334c      	adds	r3, #76	@ 0x4c
 800510a:	2205      	movs	r2, #5
 800510c:	701a      	strb	r2, [r3, #0]
 800510e:	e075      	b.n	80051fc <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005110:	78fa      	ldrb	r2, [r7, #3]
 8005112:	6879      	ldr	r1, [r7, #4]
 8005114:	4613      	mov	r3, r2
 8005116:	011b      	lsls	r3, r3, #4
 8005118:	1a9b      	subs	r3, r3, r2
 800511a:	009b      	lsls	r3, r3, #2
 800511c:	440b      	add	r3, r1
 800511e:	334d      	adds	r3, #77	@ 0x4d
 8005120:	781b      	ldrb	r3, [r3, #0]
 8005122:	2b07      	cmp	r3, #7
 8005124:	d00a      	beq.n	800513c <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8005126:	78fa      	ldrb	r2, [r7, #3]
 8005128:	6879      	ldr	r1, [r7, #4]
 800512a:	4613      	mov	r3, r2
 800512c:	011b      	lsls	r3, r3, #4
 800512e:	1a9b      	subs	r3, r3, r2
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	440b      	add	r3, r1
 8005134:	334d      	adds	r3, #77	@ 0x4d
 8005136:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8005138:	2b09      	cmp	r3, #9
 800513a:	d170      	bne.n	800521e <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800513c:	78fa      	ldrb	r2, [r7, #3]
 800513e:	6879      	ldr	r1, [r7, #4]
 8005140:	4613      	mov	r3, r2
 8005142:	011b      	lsls	r3, r3, #4
 8005144:	1a9b      	subs	r3, r3, r2
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	440b      	add	r3, r1
 800514a:	334d      	adds	r3, #77	@ 0x4d
 800514c:	2202      	movs	r2, #2
 800514e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8005150:	78fa      	ldrb	r2, [r7, #3]
 8005152:	6879      	ldr	r1, [r7, #4]
 8005154:	4613      	mov	r3, r2
 8005156:	011b      	lsls	r3, r3, #4
 8005158:	1a9b      	subs	r3, r3, r2
 800515a:	009b      	lsls	r3, r3, #2
 800515c:	440b      	add	r3, r1
 800515e:	3344      	adds	r3, #68	@ 0x44
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	1c59      	adds	r1, r3, #1
 8005164:	6878      	ldr	r0, [r7, #4]
 8005166:	4613      	mov	r3, r2
 8005168:	011b      	lsls	r3, r3, #4
 800516a:	1a9b      	subs	r3, r3, r2
 800516c:	009b      	lsls	r3, r3, #2
 800516e:	4403      	add	r3, r0
 8005170:	3344      	adds	r3, #68	@ 0x44
 8005172:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005174:	78fa      	ldrb	r2, [r7, #3]
 8005176:	6879      	ldr	r1, [r7, #4]
 8005178:	4613      	mov	r3, r2
 800517a:	011b      	lsls	r3, r3, #4
 800517c:	1a9b      	subs	r3, r3, r2
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	440b      	add	r3, r1
 8005182:	3344      	adds	r3, #68	@ 0x44
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	2b02      	cmp	r3, #2
 8005188:	d914      	bls.n	80051b4 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800518a:	78fa      	ldrb	r2, [r7, #3]
 800518c:	6879      	ldr	r1, [r7, #4]
 800518e:	4613      	mov	r3, r2
 8005190:	011b      	lsls	r3, r3, #4
 8005192:	1a9b      	subs	r3, r3, r2
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	440b      	add	r3, r1
 8005198:	3344      	adds	r3, #68	@ 0x44
 800519a:	2200      	movs	r2, #0
 800519c:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800519e:	78fa      	ldrb	r2, [r7, #3]
 80051a0:	6879      	ldr	r1, [r7, #4]
 80051a2:	4613      	mov	r3, r2
 80051a4:	011b      	lsls	r3, r3, #4
 80051a6:	1a9b      	subs	r3, r3, r2
 80051a8:	009b      	lsls	r3, r3, #2
 80051aa:	440b      	add	r3, r1
 80051ac:	334c      	adds	r3, #76	@ 0x4c
 80051ae:	2204      	movs	r2, #4
 80051b0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80051b2:	e022      	b.n	80051fa <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80051b4:	78fa      	ldrb	r2, [r7, #3]
 80051b6:	6879      	ldr	r1, [r7, #4]
 80051b8:	4613      	mov	r3, r2
 80051ba:	011b      	lsls	r3, r3, #4
 80051bc:	1a9b      	subs	r3, r3, r2
 80051be:	009b      	lsls	r3, r3, #2
 80051c0:	440b      	add	r3, r1
 80051c2:	334c      	adds	r3, #76	@ 0x4c
 80051c4:	2202      	movs	r2, #2
 80051c6:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80051c8:	78fb      	ldrb	r3, [r7, #3]
 80051ca:	015a      	lsls	r2, r3, #5
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	4413      	add	r3, r2
 80051d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80051de:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80051e6:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80051e8:	78fb      	ldrb	r3, [r7, #3]
 80051ea:	015a      	lsls	r2, r3, #5
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	4413      	add	r3, r2
 80051f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051f4:	461a      	mov	r2, r3
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80051fa:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80051fc:	78fa      	ldrb	r2, [r7, #3]
 80051fe:	6879      	ldr	r1, [r7, #4]
 8005200:	4613      	mov	r3, r2
 8005202:	011b      	lsls	r3, r3, #4
 8005204:	1a9b      	subs	r3, r3, r2
 8005206:	009b      	lsls	r3, r3, #2
 8005208:	440b      	add	r3, r1
 800520a:	334c      	adds	r3, #76	@ 0x4c
 800520c:	781a      	ldrb	r2, [r3, #0]
 800520e:	78fb      	ldrb	r3, [r7, #3]
 8005210:	4619      	mov	r1, r3
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f00a fbd8 	bl	800f9c8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005218:	e002      	b.n	8005220 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800521a:	bf00      	nop
 800521c:	e000      	b.n	8005220 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800521e:	bf00      	nop
  }
}
 8005220:	3718      	adds	r7, #24
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}

08005226 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005226:	b580      	push	{r7, lr}
 8005228:	b08a      	sub	sp, #40	@ 0x28
 800522a:	af00      	add	r7, sp, #0
 800522c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005236:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	6a1b      	ldr	r3, [r3, #32]
 800523e:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8005240:	69fb      	ldr	r3, [r7, #28]
 8005242:	f003 030f 	and.w	r3, r3, #15
 8005246:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005248:	69fb      	ldr	r3, [r7, #28]
 800524a:	0c5b      	lsrs	r3, r3, #17
 800524c:	f003 030f 	and.w	r3, r3, #15
 8005250:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	091b      	lsrs	r3, r3, #4
 8005256:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800525a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	2b02      	cmp	r3, #2
 8005260:	d004      	beq.n	800526c <HCD_RXQLVL_IRQHandler+0x46>
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	2b05      	cmp	r3, #5
 8005266:	f000 80b6 	beq.w	80053d6 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800526a:	e0b7      	b.n	80053dc <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	2b00      	cmp	r3, #0
 8005270:	f000 80b3 	beq.w	80053da <HCD_RXQLVL_IRQHandler+0x1b4>
 8005274:	6879      	ldr	r1, [r7, #4]
 8005276:	69ba      	ldr	r2, [r7, #24]
 8005278:	4613      	mov	r3, r2
 800527a:	011b      	lsls	r3, r3, #4
 800527c:	1a9b      	subs	r3, r3, r2
 800527e:	009b      	lsls	r3, r3, #2
 8005280:	440b      	add	r3, r1
 8005282:	332c      	adds	r3, #44	@ 0x2c
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2b00      	cmp	r3, #0
 8005288:	f000 80a7 	beq.w	80053da <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 800528c:	6879      	ldr	r1, [r7, #4]
 800528e:	69ba      	ldr	r2, [r7, #24]
 8005290:	4613      	mov	r3, r2
 8005292:	011b      	lsls	r3, r3, #4
 8005294:	1a9b      	subs	r3, r3, r2
 8005296:	009b      	lsls	r3, r3, #2
 8005298:	440b      	add	r3, r1
 800529a:	3338      	adds	r3, #56	@ 0x38
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	18d1      	adds	r1, r2, r3
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	69ba      	ldr	r2, [r7, #24]
 80052a6:	4613      	mov	r3, r2
 80052a8:	011b      	lsls	r3, r3, #4
 80052aa:	1a9b      	subs	r3, r3, r2
 80052ac:	009b      	lsls	r3, r3, #2
 80052ae:	4403      	add	r3, r0
 80052b0:	3334      	adds	r3, #52	@ 0x34
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4299      	cmp	r1, r3
 80052b6:	f200 8083 	bhi.w	80053c0 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6818      	ldr	r0, [r3, #0]
 80052be:	6879      	ldr	r1, [r7, #4]
 80052c0:	69ba      	ldr	r2, [r7, #24]
 80052c2:	4613      	mov	r3, r2
 80052c4:	011b      	lsls	r3, r3, #4
 80052c6:	1a9b      	subs	r3, r3, r2
 80052c8:	009b      	lsls	r3, r3, #2
 80052ca:	440b      	add	r3, r1
 80052cc:	332c      	adds	r3, #44	@ 0x2c
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	693a      	ldr	r2, [r7, #16]
 80052d2:	b292      	uxth	r2, r2
 80052d4:	4619      	mov	r1, r3
 80052d6:	f004 f893 	bl	8009400 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80052da:	6879      	ldr	r1, [r7, #4]
 80052dc:	69ba      	ldr	r2, [r7, #24]
 80052de:	4613      	mov	r3, r2
 80052e0:	011b      	lsls	r3, r3, #4
 80052e2:	1a9b      	subs	r3, r3, r2
 80052e4:	009b      	lsls	r3, r3, #2
 80052e6:	440b      	add	r3, r1
 80052e8:	332c      	adds	r3, #44	@ 0x2c
 80052ea:	681a      	ldr	r2, [r3, #0]
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	18d1      	adds	r1, r2, r3
 80052f0:	6878      	ldr	r0, [r7, #4]
 80052f2:	69ba      	ldr	r2, [r7, #24]
 80052f4:	4613      	mov	r3, r2
 80052f6:	011b      	lsls	r3, r3, #4
 80052f8:	1a9b      	subs	r3, r3, r2
 80052fa:	009b      	lsls	r3, r3, #2
 80052fc:	4403      	add	r3, r0
 80052fe:	332c      	adds	r3, #44	@ 0x2c
 8005300:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8005302:	6879      	ldr	r1, [r7, #4]
 8005304:	69ba      	ldr	r2, [r7, #24]
 8005306:	4613      	mov	r3, r2
 8005308:	011b      	lsls	r3, r3, #4
 800530a:	1a9b      	subs	r3, r3, r2
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	440b      	add	r3, r1
 8005310:	3338      	adds	r3, #56	@ 0x38
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	18d1      	adds	r1, r2, r3
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	69ba      	ldr	r2, [r7, #24]
 800531c:	4613      	mov	r3, r2
 800531e:	011b      	lsls	r3, r3, #4
 8005320:	1a9b      	subs	r3, r3, r2
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	4403      	add	r3, r0
 8005326:	3338      	adds	r3, #56	@ 0x38
 8005328:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800532a:	69bb      	ldr	r3, [r7, #24]
 800532c:	015a      	lsls	r2, r3, #5
 800532e:	6a3b      	ldr	r3, [r7, #32]
 8005330:	4413      	add	r3, r2
 8005332:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005336:	691b      	ldr	r3, [r3, #16]
 8005338:	0cdb      	lsrs	r3, r3, #19
 800533a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800533e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005340:	6879      	ldr	r1, [r7, #4]
 8005342:	69ba      	ldr	r2, [r7, #24]
 8005344:	4613      	mov	r3, r2
 8005346:	011b      	lsls	r3, r3, #4
 8005348:	1a9b      	subs	r3, r3, r2
 800534a:	009b      	lsls	r3, r3, #2
 800534c:	440b      	add	r3, r1
 800534e:	3328      	adds	r3, #40	@ 0x28
 8005350:	881b      	ldrh	r3, [r3, #0]
 8005352:	461a      	mov	r2, r3
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	4293      	cmp	r3, r2
 8005358:	d13f      	bne.n	80053da <HCD_RXQLVL_IRQHandler+0x1b4>
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d03c      	beq.n	80053da <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8005360:	69bb      	ldr	r3, [r7, #24]
 8005362:	015a      	lsls	r2, r3, #5
 8005364:	6a3b      	ldr	r3, [r7, #32]
 8005366:	4413      	add	r3, r2
 8005368:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005376:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800537e:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	015a      	lsls	r2, r3, #5
 8005384:	6a3b      	ldr	r3, [r7, #32]
 8005386:	4413      	add	r3, r2
 8005388:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800538c:	461a      	mov	r2, r3
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8005392:	6879      	ldr	r1, [r7, #4]
 8005394:	69ba      	ldr	r2, [r7, #24]
 8005396:	4613      	mov	r3, r2
 8005398:	011b      	lsls	r3, r3, #4
 800539a:	1a9b      	subs	r3, r3, r2
 800539c:	009b      	lsls	r3, r3, #2
 800539e:	440b      	add	r3, r1
 80053a0:	333c      	adds	r3, #60	@ 0x3c
 80053a2:	781b      	ldrb	r3, [r3, #0]
 80053a4:	f083 0301 	eor.w	r3, r3, #1
 80053a8:	b2d8      	uxtb	r0, r3
 80053aa:	6879      	ldr	r1, [r7, #4]
 80053ac:	69ba      	ldr	r2, [r7, #24]
 80053ae:	4613      	mov	r3, r2
 80053b0:	011b      	lsls	r3, r3, #4
 80053b2:	1a9b      	subs	r3, r3, r2
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	440b      	add	r3, r1
 80053b8:	333c      	adds	r3, #60	@ 0x3c
 80053ba:	4602      	mov	r2, r0
 80053bc:	701a      	strb	r2, [r3, #0]
      break;
 80053be:	e00c      	b.n	80053da <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80053c0:	6879      	ldr	r1, [r7, #4]
 80053c2:	69ba      	ldr	r2, [r7, #24]
 80053c4:	4613      	mov	r3, r2
 80053c6:	011b      	lsls	r3, r3, #4
 80053c8:	1a9b      	subs	r3, r3, r2
 80053ca:	009b      	lsls	r3, r3, #2
 80053cc:	440b      	add	r3, r1
 80053ce:	334c      	adds	r3, #76	@ 0x4c
 80053d0:	2204      	movs	r2, #4
 80053d2:	701a      	strb	r2, [r3, #0]
      break;
 80053d4:	e001      	b.n	80053da <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80053d6:	bf00      	nop
 80053d8:	e000      	b.n	80053dc <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80053da:	bf00      	nop
  }
}
 80053dc:	bf00      	nop
 80053de:	3728      	adds	r7, #40	@ 0x28
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}

080053e4 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b086      	sub	sp, #24
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005410:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	f003 0302 	and.w	r3, r3, #2
 8005418:	2b02      	cmp	r3, #2
 800541a:	d10b      	bne.n	8005434 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f003 0301 	and.w	r3, r3, #1
 8005422:	2b01      	cmp	r3, #1
 8005424:	d102      	bne.n	800542c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f00a fab2 	bl	800f990 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	f043 0302 	orr.w	r3, r3, #2
 8005432:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f003 0308 	and.w	r3, r3, #8
 800543a:	2b08      	cmp	r3, #8
 800543c:	d132      	bne.n	80054a4 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	f043 0308 	orr.w	r3, r3, #8
 8005444:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	f003 0304 	and.w	r3, r3, #4
 800544c:	2b04      	cmp	r3, #4
 800544e:	d126      	bne.n	800549e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	7a5b      	ldrb	r3, [r3, #9]
 8005454:	2b02      	cmp	r3, #2
 8005456:	d113      	bne.n	8005480 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800545e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005462:	d106      	bne.n	8005472 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	2102      	movs	r1, #2
 800546a:	4618      	mov	r0, r3
 800546c:	f004 f95e 	bl	800972c <USB_InitFSLSPClkSel>
 8005470:	e011      	b.n	8005496 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	2101      	movs	r1, #1
 8005478:	4618      	mov	r0, r3
 800547a:	f004 f957 	bl	800972c <USB_InitFSLSPClkSel>
 800547e:	e00a      	b.n	8005496 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	79db      	ldrb	r3, [r3, #7]
 8005484:	2b01      	cmp	r3, #1
 8005486:	d106      	bne.n	8005496 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8005488:	693b      	ldr	r3, [r7, #16]
 800548a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800548e:	461a      	mov	r2, r3
 8005490:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8005494:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f00a faa8 	bl	800f9ec <HAL_HCD_PortEnabled_Callback>
 800549c:	e002      	b.n	80054a4 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800549e:	6878      	ldr	r0, [r7, #4]
 80054a0:	f00a fab2 	bl	800fa08 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	f003 0320 	and.w	r3, r3, #32
 80054aa:	2b20      	cmp	r3, #32
 80054ac:	d103      	bne.n	80054b6 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	f043 0320 	orr.w	r3, r3, #32
 80054b4:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80054bc:	461a      	mov	r2, r3
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	6013      	str	r3, [r2, #0]
}
 80054c2:	bf00      	nop
 80054c4:	3718      	adds	r7, #24
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
	...

080054cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b084      	sub	sp, #16
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d101      	bne.n	80054de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	e12b      	b.n	8005736 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054e4:	b2db      	uxtb	r3, r3
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d106      	bne.n	80054f8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f7fd f93a 	bl	800276c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2224      	movs	r2, #36	@ 0x24
 80054fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f022 0201 	bic.w	r2, r2, #1
 800550e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800551e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800552e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005530:	f002 f8d6 	bl	80076e0 <HAL_RCC_GetPCLK1Freq>
 8005534:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	4a81      	ldr	r2, [pc, #516]	@ (8005740 <HAL_I2C_Init+0x274>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d807      	bhi.n	8005550 <HAL_I2C_Init+0x84>
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	4a80      	ldr	r2, [pc, #512]	@ (8005744 <HAL_I2C_Init+0x278>)
 8005544:	4293      	cmp	r3, r2
 8005546:	bf94      	ite	ls
 8005548:	2301      	movls	r3, #1
 800554a:	2300      	movhi	r3, #0
 800554c:	b2db      	uxtb	r3, r3
 800554e:	e006      	b.n	800555e <HAL_I2C_Init+0x92>
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	4a7d      	ldr	r2, [pc, #500]	@ (8005748 <HAL_I2C_Init+0x27c>)
 8005554:	4293      	cmp	r3, r2
 8005556:	bf94      	ite	ls
 8005558:	2301      	movls	r3, #1
 800555a:	2300      	movhi	r3, #0
 800555c:	b2db      	uxtb	r3, r3
 800555e:	2b00      	cmp	r3, #0
 8005560:	d001      	beq.n	8005566 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	e0e7      	b.n	8005736 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	4a78      	ldr	r2, [pc, #480]	@ (800574c <HAL_I2C_Init+0x280>)
 800556a:	fba2 2303 	umull	r2, r3, r2, r3
 800556e:	0c9b      	lsrs	r3, r3, #18
 8005570:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	68ba      	ldr	r2, [r7, #8]
 8005582:	430a      	orrs	r2, r1
 8005584:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	6a1b      	ldr	r3, [r3, #32]
 800558c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	4a6a      	ldr	r2, [pc, #424]	@ (8005740 <HAL_I2C_Init+0x274>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d802      	bhi.n	80055a0 <HAL_I2C_Init+0xd4>
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	3301      	adds	r3, #1
 800559e:	e009      	b.n	80055b4 <HAL_I2C_Init+0xe8>
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80055a6:	fb02 f303 	mul.w	r3, r2, r3
 80055aa:	4a69      	ldr	r2, [pc, #420]	@ (8005750 <HAL_I2C_Init+0x284>)
 80055ac:	fba2 2303 	umull	r2, r3, r2, r3
 80055b0:	099b      	lsrs	r3, r3, #6
 80055b2:	3301      	adds	r3, #1
 80055b4:	687a      	ldr	r2, [r7, #4]
 80055b6:	6812      	ldr	r2, [r2, #0]
 80055b8:	430b      	orrs	r3, r1
 80055ba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	69db      	ldr	r3, [r3, #28]
 80055c2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80055c6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	495c      	ldr	r1, [pc, #368]	@ (8005740 <HAL_I2C_Init+0x274>)
 80055d0:	428b      	cmp	r3, r1
 80055d2:	d819      	bhi.n	8005608 <HAL_I2C_Init+0x13c>
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	1e59      	subs	r1, r3, #1
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	005b      	lsls	r3, r3, #1
 80055de:	fbb1 f3f3 	udiv	r3, r1, r3
 80055e2:	1c59      	adds	r1, r3, #1
 80055e4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80055e8:	400b      	ands	r3, r1
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d00a      	beq.n	8005604 <HAL_I2C_Init+0x138>
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	1e59      	subs	r1, r3, #1
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	005b      	lsls	r3, r3, #1
 80055f8:	fbb1 f3f3 	udiv	r3, r1, r3
 80055fc:	3301      	adds	r3, #1
 80055fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005602:	e051      	b.n	80056a8 <HAL_I2C_Init+0x1dc>
 8005604:	2304      	movs	r3, #4
 8005606:	e04f      	b.n	80056a8 <HAL_I2C_Init+0x1dc>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d111      	bne.n	8005634 <HAL_I2C_Init+0x168>
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	1e58      	subs	r0, r3, #1
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6859      	ldr	r1, [r3, #4]
 8005618:	460b      	mov	r3, r1
 800561a:	005b      	lsls	r3, r3, #1
 800561c:	440b      	add	r3, r1
 800561e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005622:	3301      	adds	r3, #1
 8005624:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005628:	2b00      	cmp	r3, #0
 800562a:	bf0c      	ite	eq
 800562c:	2301      	moveq	r3, #1
 800562e:	2300      	movne	r3, #0
 8005630:	b2db      	uxtb	r3, r3
 8005632:	e012      	b.n	800565a <HAL_I2C_Init+0x18e>
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	1e58      	subs	r0, r3, #1
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6859      	ldr	r1, [r3, #4]
 800563c:	460b      	mov	r3, r1
 800563e:	009b      	lsls	r3, r3, #2
 8005640:	440b      	add	r3, r1
 8005642:	0099      	lsls	r1, r3, #2
 8005644:	440b      	add	r3, r1
 8005646:	fbb0 f3f3 	udiv	r3, r0, r3
 800564a:	3301      	adds	r3, #1
 800564c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005650:	2b00      	cmp	r3, #0
 8005652:	bf0c      	ite	eq
 8005654:	2301      	moveq	r3, #1
 8005656:	2300      	movne	r3, #0
 8005658:	b2db      	uxtb	r3, r3
 800565a:	2b00      	cmp	r3, #0
 800565c:	d001      	beq.n	8005662 <HAL_I2C_Init+0x196>
 800565e:	2301      	movs	r3, #1
 8005660:	e022      	b.n	80056a8 <HAL_I2C_Init+0x1dc>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d10e      	bne.n	8005688 <HAL_I2C_Init+0x1bc>
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	1e58      	subs	r0, r3, #1
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6859      	ldr	r1, [r3, #4]
 8005672:	460b      	mov	r3, r1
 8005674:	005b      	lsls	r3, r3, #1
 8005676:	440b      	add	r3, r1
 8005678:	fbb0 f3f3 	udiv	r3, r0, r3
 800567c:	3301      	adds	r3, #1
 800567e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005682:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005686:	e00f      	b.n	80056a8 <HAL_I2C_Init+0x1dc>
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	1e58      	subs	r0, r3, #1
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6859      	ldr	r1, [r3, #4]
 8005690:	460b      	mov	r3, r1
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	440b      	add	r3, r1
 8005696:	0099      	lsls	r1, r3, #2
 8005698:	440b      	add	r3, r1
 800569a:	fbb0 f3f3 	udiv	r3, r0, r3
 800569e:	3301      	adds	r3, #1
 80056a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056a4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80056a8:	6879      	ldr	r1, [r7, #4]
 80056aa:	6809      	ldr	r1, [r1, #0]
 80056ac:	4313      	orrs	r3, r2
 80056ae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	69da      	ldr	r2, [r3, #28]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a1b      	ldr	r3, [r3, #32]
 80056c2:	431a      	orrs	r2, r3
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	430a      	orrs	r2, r1
 80056ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80056d6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80056da:	687a      	ldr	r2, [r7, #4]
 80056dc:	6911      	ldr	r1, [r2, #16]
 80056de:	687a      	ldr	r2, [r7, #4]
 80056e0:	68d2      	ldr	r2, [r2, #12]
 80056e2:	4311      	orrs	r1, r2
 80056e4:	687a      	ldr	r2, [r7, #4]
 80056e6:	6812      	ldr	r2, [r2, #0]
 80056e8:	430b      	orrs	r3, r1
 80056ea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	68db      	ldr	r3, [r3, #12]
 80056f2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	695a      	ldr	r2, [r3, #20]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	699b      	ldr	r3, [r3, #24]
 80056fe:	431a      	orrs	r2, r3
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	430a      	orrs	r2, r1
 8005706:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	681a      	ldr	r2, [r3, #0]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f042 0201 	orr.w	r2, r2, #1
 8005716:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2200      	movs	r2, #0
 800571c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2220      	movs	r2, #32
 8005722:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2200      	movs	r2, #0
 800572a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2200      	movs	r2, #0
 8005730:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005734:	2300      	movs	r3, #0
}
 8005736:	4618      	mov	r0, r3
 8005738:	3710      	adds	r7, #16
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}
 800573e:	bf00      	nop
 8005740:	000186a0 	.word	0x000186a0
 8005744:	001e847f 	.word	0x001e847f
 8005748:	003d08ff 	.word	0x003d08ff
 800574c:	431bde83 	.word	0x431bde83
 8005750:	10624dd3 	.word	0x10624dd3

08005754 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b088      	sub	sp, #32
 8005758:	af02      	add	r7, sp, #8
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	607a      	str	r2, [r7, #4]
 800575e:	461a      	mov	r2, r3
 8005760:	460b      	mov	r3, r1
 8005762:	817b      	strh	r3, [r7, #10]
 8005764:	4613      	mov	r3, r2
 8005766:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005768:	f7fd fad8 	bl	8002d1c <HAL_GetTick>
 800576c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005774:	b2db      	uxtb	r3, r3
 8005776:	2b20      	cmp	r3, #32
 8005778:	f040 80e0 	bne.w	800593c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	9300      	str	r3, [sp, #0]
 8005780:	2319      	movs	r3, #25
 8005782:	2201      	movs	r2, #1
 8005784:	4970      	ldr	r1, [pc, #448]	@ (8005948 <HAL_I2C_Master_Transmit+0x1f4>)
 8005786:	68f8      	ldr	r0, [r7, #12]
 8005788:	f000 fc64 	bl	8006054 <I2C_WaitOnFlagUntilTimeout>
 800578c:	4603      	mov	r3, r0
 800578e:	2b00      	cmp	r3, #0
 8005790:	d001      	beq.n	8005796 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005792:	2302      	movs	r3, #2
 8005794:	e0d3      	b.n	800593e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800579c:	2b01      	cmp	r3, #1
 800579e:	d101      	bne.n	80057a4 <HAL_I2C_Master_Transmit+0x50>
 80057a0:	2302      	movs	r3, #2
 80057a2:	e0cc      	b.n	800593e <HAL_I2C_Master_Transmit+0x1ea>
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f003 0301 	and.w	r3, r3, #1
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	d007      	beq.n	80057ca <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f042 0201 	orr.w	r2, r2, #1
 80057c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80057d8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2221      	movs	r2, #33	@ 0x21
 80057de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2210      	movs	r2, #16
 80057e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2200      	movs	r2, #0
 80057ee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	687a      	ldr	r2, [r7, #4]
 80057f4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	893a      	ldrh	r2, [r7, #8]
 80057fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005800:	b29a      	uxth	r2, r3
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	4a50      	ldr	r2, [pc, #320]	@ (800594c <HAL_I2C_Master_Transmit+0x1f8>)
 800580a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800580c:	8979      	ldrh	r1, [r7, #10]
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	6a3a      	ldr	r2, [r7, #32]
 8005812:	68f8      	ldr	r0, [r7, #12]
 8005814:	f000 face 	bl	8005db4 <I2C_MasterRequestWrite>
 8005818:	4603      	mov	r3, r0
 800581a:	2b00      	cmp	r3, #0
 800581c:	d001      	beq.n	8005822 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e08d      	b.n	800593e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005822:	2300      	movs	r3, #0
 8005824:	613b      	str	r3, [r7, #16]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	695b      	ldr	r3, [r3, #20]
 800582c:	613b      	str	r3, [r7, #16]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	699b      	ldr	r3, [r3, #24]
 8005834:	613b      	str	r3, [r7, #16]
 8005836:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005838:	e066      	b.n	8005908 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800583a:	697a      	ldr	r2, [r7, #20]
 800583c:	6a39      	ldr	r1, [r7, #32]
 800583e:	68f8      	ldr	r0, [r7, #12]
 8005840:	f000 fd22 	bl	8006288 <I2C_WaitOnTXEFlagUntilTimeout>
 8005844:	4603      	mov	r3, r0
 8005846:	2b00      	cmp	r3, #0
 8005848:	d00d      	beq.n	8005866 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800584e:	2b04      	cmp	r3, #4
 8005850:	d107      	bne.n	8005862 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	681a      	ldr	r2, [r3, #0]
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005860:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	e06b      	b.n	800593e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800586a:	781a      	ldrb	r2, [r3, #0]
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005876:	1c5a      	adds	r2, r3, #1
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005880:	b29b      	uxth	r3, r3
 8005882:	3b01      	subs	r3, #1
 8005884:	b29a      	uxth	r2, r3
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800588e:	3b01      	subs	r3, #1
 8005890:	b29a      	uxth	r2, r3
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	695b      	ldr	r3, [r3, #20]
 800589c:	f003 0304 	and.w	r3, r3, #4
 80058a0:	2b04      	cmp	r3, #4
 80058a2:	d11b      	bne.n	80058dc <HAL_I2C_Master_Transmit+0x188>
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d017      	beq.n	80058dc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b0:	781a      	ldrb	r2, [r3, #0]
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058bc:	1c5a      	adds	r2, r3, #1
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058c6:	b29b      	uxth	r3, r3
 80058c8:	3b01      	subs	r3, #1
 80058ca:	b29a      	uxth	r2, r3
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058d4:	3b01      	subs	r3, #1
 80058d6:	b29a      	uxth	r2, r3
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058dc:	697a      	ldr	r2, [r7, #20]
 80058de:	6a39      	ldr	r1, [r7, #32]
 80058e0:	68f8      	ldr	r0, [r7, #12]
 80058e2:	f000 fd19 	bl	8006318 <I2C_WaitOnBTFFlagUntilTimeout>
 80058e6:	4603      	mov	r3, r0
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d00d      	beq.n	8005908 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058f0:	2b04      	cmp	r3, #4
 80058f2:	d107      	bne.n	8005904 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	681a      	ldr	r2, [r3, #0]
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005902:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	e01a      	b.n	800593e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800590c:	2b00      	cmp	r3, #0
 800590e:	d194      	bne.n	800583a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800591e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2220      	movs	r2, #32
 8005924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2200      	movs	r2, #0
 800592c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2200      	movs	r2, #0
 8005934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005938:	2300      	movs	r3, #0
 800593a:	e000      	b.n	800593e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800593c:	2302      	movs	r3, #2
  }
}
 800593e:	4618      	mov	r0, r3
 8005940:	3718      	adds	r7, #24
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}
 8005946:	bf00      	nop
 8005948:	00100002 	.word	0x00100002
 800594c:	ffff0000 	.word	0xffff0000

08005950 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b08c      	sub	sp, #48	@ 0x30
 8005954:	af02      	add	r7, sp, #8
 8005956:	60f8      	str	r0, [r7, #12]
 8005958:	607a      	str	r2, [r7, #4]
 800595a:	461a      	mov	r2, r3
 800595c:	460b      	mov	r3, r1
 800595e:	817b      	strh	r3, [r7, #10]
 8005960:	4613      	mov	r3, r2
 8005962:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005964:	f7fd f9da 	bl	8002d1c <HAL_GetTick>
 8005968:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005970:	b2db      	uxtb	r3, r3
 8005972:	2b20      	cmp	r3, #32
 8005974:	f040 8217 	bne.w	8005da6 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800597a:	9300      	str	r3, [sp, #0]
 800597c:	2319      	movs	r3, #25
 800597e:	2201      	movs	r2, #1
 8005980:	497c      	ldr	r1, [pc, #496]	@ (8005b74 <HAL_I2C_Master_Receive+0x224>)
 8005982:	68f8      	ldr	r0, [r7, #12]
 8005984:	f000 fb66 	bl	8006054 <I2C_WaitOnFlagUntilTimeout>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d001      	beq.n	8005992 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800598e:	2302      	movs	r3, #2
 8005990:	e20a      	b.n	8005da8 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005998:	2b01      	cmp	r3, #1
 800599a:	d101      	bne.n	80059a0 <HAL_I2C_Master_Receive+0x50>
 800599c:	2302      	movs	r3, #2
 800599e:	e203      	b.n	8005da8 <HAL_I2C_Master_Receive+0x458>
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2201      	movs	r2, #1
 80059a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f003 0301 	and.w	r3, r3, #1
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d007      	beq.n	80059c6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	681a      	ldr	r2, [r3, #0]
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f042 0201 	orr.w	r2, r2, #1
 80059c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80059d4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2222      	movs	r2, #34	@ 0x22
 80059da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2210      	movs	r2, #16
 80059e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2200      	movs	r2, #0
 80059ea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	687a      	ldr	r2, [r7, #4]
 80059f0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	893a      	ldrh	r2, [r7, #8]
 80059f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059fc:	b29a      	uxth	r2, r3
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	4a5c      	ldr	r2, [pc, #368]	@ (8005b78 <HAL_I2C_Master_Receive+0x228>)
 8005a06:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005a08:	8979      	ldrh	r1, [r7, #10]
 8005a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a0e:	68f8      	ldr	r0, [r7, #12]
 8005a10:	f000 fa52 	bl	8005eb8 <I2C_MasterRequestRead>
 8005a14:	4603      	mov	r3, r0
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d001      	beq.n	8005a1e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e1c4      	b.n	8005da8 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d113      	bne.n	8005a4e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a26:	2300      	movs	r3, #0
 8005a28:	623b      	str	r3, [r7, #32]
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	695b      	ldr	r3, [r3, #20]
 8005a30:	623b      	str	r3, [r7, #32]
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	699b      	ldr	r3, [r3, #24]
 8005a38:	623b      	str	r3, [r7, #32]
 8005a3a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	681a      	ldr	r2, [r3, #0]
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a4a:	601a      	str	r2, [r3, #0]
 8005a4c:	e198      	b.n	8005d80 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a52:	2b01      	cmp	r3, #1
 8005a54:	d11b      	bne.n	8005a8e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a64:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a66:	2300      	movs	r3, #0
 8005a68:	61fb      	str	r3, [r7, #28]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	695b      	ldr	r3, [r3, #20]
 8005a70:	61fb      	str	r3, [r7, #28]
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	699b      	ldr	r3, [r3, #24]
 8005a78:	61fb      	str	r3, [r7, #28]
 8005a7a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	681a      	ldr	r2, [r3, #0]
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a8a:	601a      	str	r2, [r3, #0]
 8005a8c:	e178      	b.n	8005d80 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a92:	2b02      	cmp	r3, #2
 8005a94:	d11b      	bne.n	8005ace <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005aa4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	681a      	ldr	r2, [r3, #0]
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ab4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	61bb      	str	r3, [r7, #24]
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	695b      	ldr	r3, [r3, #20]
 8005ac0:	61bb      	str	r3, [r7, #24]
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	699b      	ldr	r3, [r3, #24]
 8005ac8:	61bb      	str	r3, [r7, #24]
 8005aca:	69bb      	ldr	r3, [r7, #24]
 8005acc:	e158      	b.n	8005d80 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005adc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ade:	2300      	movs	r3, #0
 8005ae0:	617b      	str	r3, [r7, #20]
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	695b      	ldr	r3, [r3, #20]
 8005ae8:	617b      	str	r3, [r7, #20]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	699b      	ldr	r3, [r3, #24]
 8005af0:	617b      	str	r3, [r7, #20]
 8005af2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005af4:	e144      	b.n	8005d80 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005afa:	2b03      	cmp	r3, #3
 8005afc:	f200 80f1 	bhi.w	8005ce2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	d123      	bne.n	8005b50 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b0a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005b0c:	68f8      	ldr	r0, [r7, #12]
 8005b0e:	f000 fc4b 	bl	80063a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005b12:	4603      	mov	r3, r0
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d001      	beq.n	8005b1c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e145      	b.n	8005da8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	691a      	ldr	r2, [r3, #16]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b26:	b2d2      	uxtb	r2, r2
 8005b28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b2e:	1c5a      	adds	r2, r3, #1
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b38:	3b01      	subs	r3, #1
 8005b3a:	b29a      	uxth	r2, r3
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	3b01      	subs	r3, #1
 8005b48:	b29a      	uxth	r2, r3
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005b4e:	e117      	b.n	8005d80 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b54:	2b02      	cmp	r3, #2
 8005b56:	d14e      	bne.n	8005bf6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5a:	9300      	str	r3, [sp, #0]
 8005b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b5e:	2200      	movs	r2, #0
 8005b60:	4906      	ldr	r1, [pc, #24]	@ (8005b7c <HAL_I2C_Master_Receive+0x22c>)
 8005b62:	68f8      	ldr	r0, [r7, #12]
 8005b64:	f000 fa76 	bl	8006054 <I2C_WaitOnFlagUntilTimeout>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d008      	beq.n	8005b80 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e11a      	b.n	8005da8 <HAL_I2C_Master_Receive+0x458>
 8005b72:	bf00      	nop
 8005b74:	00100002 	.word	0x00100002
 8005b78:	ffff0000 	.word	0xffff0000
 8005b7c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b8e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	691a      	ldr	r2, [r3, #16]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b9a:	b2d2      	uxtb	r2, r2
 8005b9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ba2:	1c5a      	adds	r2, r3, #1
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bac:	3b01      	subs	r3, #1
 8005bae:	b29a      	uxth	r2, r3
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bb8:	b29b      	uxth	r3, r3
 8005bba:	3b01      	subs	r3, #1
 8005bbc:	b29a      	uxth	r2, r3
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	691a      	ldr	r2, [r3, #16]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bcc:	b2d2      	uxtb	r2, r2
 8005bce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bd4:	1c5a      	adds	r2, r3, #1
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bde:	3b01      	subs	r3, #1
 8005be0:	b29a      	uxth	r2, r3
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	3b01      	subs	r3, #1
 8005bee:	b29a      	uxth	r2, r3
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005bf4:	e0c4      	b.n	8005d80 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf8:	9300      	str	r3, [sp, #0]
 8005bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	496c      	ldr	r1, [pc, #432]	@ (8005db0 <HAL_I2C_Master_Receive+0x460>)
 8005c00:	68f8      	ldr	r0, [r7, #12]
 8005c02:	f000 fa27 	bl	8006054 <I2C_WaitOnFlagUntilTimeout>
 8005c06:	4603      	mov	r3, r0
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d001      	beq.n	8005c10 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	e0cb      	b.n	8005da8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	681a      	ldr	r2, [r3, #0]
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c1e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	691a      	ldr	r2, [r3, #16]
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c2a:	b2d2      	uxtb	r2, r2
 8005c2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c32:	1c5a      	adds	r2, r3, #1
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c3c:	3b01      	subs	r3, #1
 8005c3e:	b29a      	uxth	r2, r3
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c48:	b29b      	uxth	r3, r3
 8005c4a:	3b01      	subs	r3, #1
 8005c4c:	b29a      	uxth	r2, r3
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c54:	9300      	str	r3, [sp, #0]
 8005c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c58:	2200      	movs	r2, #0
 8005c5a:	4955      	ldr	r1, [pc, #340]	@ (8005db0 <HAL_I2C_Master_Receive+0x460>)
 8005c5c:	68f8      	ldr	r0, [r7, #12]
 8005c5e:	f000 f9f9 	bl	8006054 <I2C_WaitOnFlagUntilTimeout>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d001      	beq.n	8005c6c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	e09d      	b.n	8005da8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c7a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	691a      	ldr	r2, [r3, #16]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c86:	b2d2      	uxtb	r2, r2
 8005c88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c8e:	1c5a      	adds	r2, r3, #1
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c98:	3b01      	subs	r3, #1
 8005c9a:	b29a      	uxth	r2, r3
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ca4:	b29b      	uxth	r3, r3
 8005ca6:	3b01      	subs	r3, #1
 8005ca8:	b29a      	uxth	r2, r3
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	691a      	ldr	r2, [r3, #16]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cb8:	b2d2      	uxtb	r2, r2
 8005cba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc0:	1c5a      	adds	r2, r3, #1
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cca:	3b01      	subs	r3, #1
 8005ccc:	b29a      	uxth	r2, r3
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cd6:	b29b      	uxth	r3, r3
 8005cd8:	3b01      	subs	r3, #1
 8005cda:	b29a      	uxth	r2, r3
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005ce0:	e04e      	b.n	8005d80 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ce2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ce4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005ce6:	68f8      	ldr	r0, [r7, #12]
 8005ce8:	f000 fb5e 	bl	80063a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005cec:	4603      	mov	r3, r0
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d001      	beq.n	8005cf6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	e058      	b.n	8005da8 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	691a      	ldr	r2, [r3, #16]
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d00:	b2d2      	uxtb	r2, r2
 8005d02:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d08:	1c5a      	adds	r2, r3, #1
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d12:	3b01      	subs	r3, #1
 8005d14:	b29a      	uxth	r2, r3
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	3b01      	subs	r3, #1
 8005d22:	b29a      	uxth	r2, r3
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	695b      	ldr	r3, [r3, #20]
 8005d2e:	f003 0304 	and.w	r3, r3, #4
 8005d32:	2b04      	cmp	r3, #4
 8005d34:	d124      	bne.n	8005d80 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d3a:	2b03      	cmp	r3, #3
 8005d3c:	d107      	bne.n	8005d4e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d4c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	691a      	ldr	r2, [r3, #16]
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d58:	b2d2      	uxtb	r2, r2
 8005d5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d60:	1c5a      	adds	r2, r3, #1
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d6a:	3b01      	subs	r3, #1
 8005d6c:	b29a      	uxth	r2, r3
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	3b01      	subs	r3, #1
 8005d7a:	b29a      	uxth	r2, r3
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	f47f aeb6 	bne.w	8005af6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2220      	movs	r2, #32
 8005d8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2200      	movs	r2, #0
 8005d96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005da2:	2300      	movs	r3, #0
 8005da4:	e000      	b.n	8005da8 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005da6:	2302      	movs	r3, #2
  }
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	3728      	adds	r7, #40	@ 0x28
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}
 8005db0:	00010004 	.word	0x00010004

08005db4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b088      	sub	sp, #32
 8005db8:	af02      	add	r7, sp, #8
 8005dba:	60f8      	str	r0, [r7, #12]
 8005dbc:	607a      	str	r2, [r7, #4]
 8005dbe:	603b      	str	r3, [r7, #0]
 8005dc0:	460b      	mov	r3, r1
 8005dc2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dc8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	2b08      	cmp	r3, #8
 8005dce:	d006      	beq.n	8005dde <I2C_MasterRequestWrite+0x2a>
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d003      	beq.n	8005dde <I2C_MasterRequestWrite+0x2a>
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005ddc:	d108      	bne.n	8005df0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005dec:	601a      	str	r2, [r3, #0]
 8005dee:	e00b      	b.n	8005e08 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005df4:	2b12      	cmp	r3, #18
 8005df6:	d107      	bne.n	8005e08 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005e06:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	9300      	str	r3, [sp, #0]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005e14:	68f8      	ldr	r0, [r7, #12]
 8005e16:	f000 f91d 	bl	8006054 <I2C_WaitOnFlagUntilTimeout>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d00d      	beq.n	8005e3c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e2e:	d103      	bne.n	8005e38 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e36:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005e38:	2303      	movs	r3, #3
 8005e3a:	e035      	b.n	8005ea8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	691b      	ldr	r3, [r3, #16]
 8005e40:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e44:	d108      	bne.n	8005e58 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005e46:	897b      	ldrh	r3, [r7, #10]
 8005e48:	b2db      	uxtb	r3, r3
 8005e4a:	461a      	mov	r2, r3
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005e54:	611a      	str	r2, [r3, #16]
 8005e56:	e01b      	b.n	8005e90 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005e58:	897b      	ldrh	r3, [r7, #10]
 8005e5a:	11db      	asrs	r3, r3, #7
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	f003 0306 	and.w	r3, r3, #6
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	f063 030f 	orn	r3, r3, #15
 8005e68:	b2da      	uxtb	r2, r3
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	687a      	ldr	r2, [r7, #4]
 8005e74:	490e      	ldr	r1, [pc, #56]	@ (8005eb0 <I2C_MasterRequestWrite+0xfc>)
 8005e76:	68f8      	ldr	r0, [r7, #12]
 8005e78:	f000 f966 	bl	8006148 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d001      	beq.n	8005e86 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005e82:	2301      	movs	r3, #1
 8005e84:	e010      	b.n	8005ea8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005e86:	897b      	ldrh	r3, [r7, #10]
 8005e88:	b2da      	uxtb	r2, r3
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	687a      	ldr	r2, [r7, #4]
 8005e94:	4907      	ldr	r1, [pc, #28]	@ (8005eb4 <I2C_MasterRequestWrite+0x100>)
 8005e96:	68f8      	ldr	r0, [r7, #12]
 8005e98:	f000 f956 	bl	8006148 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d001      	beq.n	8005ea6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e000      	b.n	8005ea8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005ea6:	2300      	movs	r3, #0
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	3718      	adds	r7, #24
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}
 8005eb0:	00010008 	.word	0x00010008
 8005eb4:	00010002 	.word	0x00010002

08005eb8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b088      	sub	sp, #32
 8005ebc:	af02      	add	r7, sp, #8
 8005ebe:	60f8      	str	r0, [r7, #12]
 8005ec0:	607a      	str	r2, [r7, #4]
 8005ec2:	603b      	str	r3, [r7, #0]
 8005ec4:	460b      	mov	r3, r1
 8005ec6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ecc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005edc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	2b08      	cmp	r3, #8
 8005ee2:	d006      	beq.n	8005ef2 <I2C_MasterRequestRead+0x3a>
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d003      	beq.n	8005ef2 <I2C_MasterRequestRead+0x3a>
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005ef0:	d108      	bne.n	8005f04 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	681a      	ldr	r2, [r3, #0]
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f00:	601a      	str	r2, [r3, #0]
 8005f02:	e00b      	b.n	8005f1c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f08:	2b11      	cmp	r3, #17
 8005f0a:	d107      	bne.n	8005f1c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f1a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	9300      	str	r3, [sp, #0]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005f28:	68f8      	ldr	r0, [r7, #12]
 8005f2a:	f000 f893 	bl	8006054 <I2C_WaitOnFlagUntilTimeout>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d00d      	beq.n	8005f50 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f42:	d103      	bne.n	8005f4c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f4a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005f4c:	2303      	movs	r3, #3
 8005f4e:	e079      	b.n	8006044 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	691b      	ldr	r3, [r3, #16]
 8005f54:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f58:	d108      	bne.n	8005f6c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005f5a:	897b      	ldrh	r3, [r7, #10]
 8005f5c:	b2db      	uxtb	r3, r3
 8005f5e:	f043 0301 	orr.w	r3, r3, #1
 8005f62:	b2da      	uxtb	r2, r3
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	611a      	str	r2, [r3, #16]
 8005f6a:	e05f      	b.n	800602c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005f6c:	897b      	ldrh	r3, [r7, #10]
 8005f6e:	11db      	asrs	r3, r3, #7
 8005f70:	b2db      	uxtb	r3, r3
 8005f72:	f003 0306 	and.w	r3, r3, #6
 8005f76:	b2db      	uxtb	r3, r3
 8005f78:	f063 030f 	orn	r3, r3, #15
 8005f7c:	b2da      	uxtb	r2, r3
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	4930      	ldr	r1, [pc, #192]	@ (800604c <I2C_MasterRequestRead+0x194>)
 8005f8a:	68f8      	ldr	r0, [r7, #12]
 8005f8c:	f000 f8dc 	bl	8006148 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f90:	4603      	mov	r3, r0
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d001      	beq.n	8005f9a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	e054      	b.n	8006044 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005f9a:	897b      	ldrh	r3, [r7, #10]
 8005f9c:	b2da      	uxtb	r2, r3
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	687a      	ldr	r2, [r7, #4]
 8005fa8:	4929      	ldr	r1, [pc, #164]	@ (8006050 <I2C_MasterRequestRead+0x198>)
 8005faa:	68f8      	ldr	r0, [r7, #12]
 8005fac:	f000 f8cc 	bl	8006148 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d001      	beq.n	8005fba <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e044      	b.n	8006044 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005fba:	2300      	movs	r3, #0
 8005fbc:	613b      	str	r3, [r7, #16]
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	695b      	ldr	r3, [r3, #20]
 8005fc4:	613b      	str	r3, [r7, #16]
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	699b      	ldr	r3, [r3, #24]
 8005fcc:	613b      	str	r3, [r7, #16]
 8005fce:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005fde:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	9300      	str	r3, [sp, #0]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005fec:	68f8      	ldr	r0, [r7, #12]
 8005fee:	f000 f831 	bl	8006054 <I2C_WaitOnFlagUntilTimeout>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d00d      	beq.n	8006014 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006002:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006006:	d103      	bne.n	8006010 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800600e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8006010:	2303      	movs	r3, #3
 8006012:	e017      	b.n	8006044 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006014:	897b      	ldrh	r3, [r7, #10]
 8006016:	11db      	asrs	r3, r3, #7
 8006018:	b2db      	uxtb	r3, r3
 800601a:	f003 0306 	and.w	r3, r3, #6
 800601e:	b2db      	uxtb	r3, r3
 8006020:	f063 030e 	orn	r3, r3, #14
 8006024:	b2da      	uxtb	r2, r3
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	687a      	ldr	r2, [r7, #4]
 8006030:	4907      	ldr	r1, [pc, #28]	@ (8006050 <I2C_MasterRequestRead+0x198>)
 8006032:	68f8      	ldr	r0, [r7, #12]
 8006034:	f000 f888 	bl	8006148 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006038:	4603      	mov	r3, r0
 800603a:	2b00      	cmp	r3, #0
 800603c:	d001      	beq.n	8006042 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800603e:	2301      	movs	r3, #1
 8006040:	e000      	b.n	8006044 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006042:	2300      	movs	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	3718      	adds	r7, #24
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}
 800604c:	00010008 	.word	0x00010008
 8006050:	00010002 	.word	0x00010002

08006054 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b084      	sub	sp, #16
 8006058:	af00      	add	r7, sp, #0
 800605a:	60f8      	str	r0, [r7, #12]
 800605c:	60b9      	str	r1, [r7, #8]
 800605e:	603b      	str	r3, [r7, #0]
 8006060:	4613      	mov	r3, r2
 8006062:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006064:	e048      	b.n	80060f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800606c:	d044      	beq.n	80060f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800606e:	f7fc fe55 	bl	8002d1c <HAL_GetTick>
 8006072:	4602      	mov	r2, r0
 8006074:	69bb      	ldr	r3, [r7, #24]
 8006076:	1ad3      	subs	r3, r2, r3
 8006078:	683a      	ldr	r2, [r7, #0]
 800607a:	429a      	cmp	r2, r3
 800607c:	d302      	bcc.n	8006084 <I2C_WaitOnFlagUntilTimeout+0x30>
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d139      	bne.n	80060f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	0c1b      	lsrs	r3, r3, #16
 8006088:	b2db      	uxtb	r3, r3
 800608a:	2b01      	cmp	r3, #1
 800608c:	d10d      	bne.n	80060aa <I2C_WaitOnFlagUntilTimeout+0x56>
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	695b      	ldr	r3, [r3, #20]
 8006094:	43da      	mvns	r2, r3
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	4013      	ands	r3, r2
 800609a:	b29b      	uxth	r3, r3
 800609c:	2b00      	cmp	r3, #0
 800609e:	bf0c      	ite	eq
 80060a0:	2301      	moveq	r3, #1
 80060a2:	2300      	movne	r3, #0
 80060a4:	b2db      	uxtb	r3, r3
 80060a6:	461a      	mov	r2, r3
 80060a8:	e00c      	b.n	80060c4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	699b      	ldr	r3, [r3, #24]
 80060b0:	43da      	mvns	r2, r3
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	4013      	ands	r3, r2
 80060b6:	b29b      	uxth	r3, r3
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	bf0c      	ite	eq
 80060bc:	2301      	moveq	r3, #1
 80060be:	2300      	movne	r3, #0
 80060c0:	b2db      	uxtb	r3, r3
 80060c2:	461a      	mov	r2, r3
 80060c4:	79fb      	ldrb	r3, [r7, #7]
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d116      	bne.n	80060f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2200      	movs	r2, #0
 80060ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2220      	movs	r2, #32
 80060d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2200      	movs	r2, #0
 80060dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060e4:	f043 0220 	orr.w	r2, r3, #32
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2200      	movs	r2, #0
 80060f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80060f4:	2301      	movs	r3, #1
 80060f6:	e023      	b.n	8006140 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	0c1b      	lsrs	r3, r3, #16
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d10d      	bne.n	800611e <I2C_WaitOnFlagUntilTimeout+0xca>
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	695b      	ldr	r3, [r3, #20]
 8006108:	43da      	mvns	r2, r3
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	4013      	ands	r3, r2
 800610e:	b29b      	uxth	r3, r3
 8006110:	2b00      	cmp	r3, #0
 8006112:	bf0c      	ite	eq
 8006114:	2301      	moveq	r3, #1
 8006116:	2300      	movne	r3, #0
 8006118:	b2db      	uxtb	r3, r3
 800611a:	461a      	mov	r2, r3
 800611c:	e00c      	b.n	8006138 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	699b      	ldr	r3, [r3, #24]
 8006124:	43da      	mvns	r2, r3
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	4013      	ands	r3, r2
 800612a:	b29b      	uxth	r3, r3
 800612c:	2b00      	cmp	r3, #0
 800612e:	bf0c      	ite	eq
 8006130:	2301      	moveq	r3, #1
 8006132:	2300      	movne	r3, #0
 8006134:	b2db      	uxtb	r3, r3
 8006136:	461a      	mov	r2, r3
 8006138:	79fb      	ldrb	r3, [r7, #7]
 800613a:	429a      	cmp	r2, r3
 800613c:	d093      	beq.n	8006066 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800613e:	2300      	movs	r3, #0
}
 8006140:	4618      	mov	r0, r3
 8006142:	3710      	adds	r7, #16
 8006144:	46bd      	mov	sp, r7
 8006146:	bd80      	pop	{r7, pc}

08006148 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b084      	sub	sp, #16
 800614c:	af00      	add	r7, sp, #0
 800614e:	60f8      	str	r0, [r7, #12]
 8006150:	60b9      	str	r1, [r7, #8]
 8006152:	607a      	str	r2, [r7, #4]
 8006154:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006156:	e071      	b.n	800623c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	695b      	ldr	r3, [r3, #20]
 800615e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006162:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006166:	d123      	bne.n	80061b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	681a      	ldr	r2, [r3, #0]
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006176:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006180:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	2200      	movs	r2, #0
 8006186:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	2220      	movs	r2, #32
 800618c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	2200      	movs	r2, #0
 8006194:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800619c:	f043 0204 	orr.w	r2, r3, #4
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2200      	movs	r2, #0
 80061a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80061ac:	2301      	movs	r3, #1
 80061ae:	e067      	b.n	8006280 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061b6:	d041      	beq.n	800623c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061b8:	f7fc fdb0 	bl	8002d1c <HAL_GetTick>
 80061bc:	4602      	mov	r2, r0
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	1ad3      	subs	r3, r2, r3
 80061c2:	687a      	ldr	r2, [r7, #4]
 80061c4:	429a      	cmp	r2, r3
 80061c6:	d302      	bcc.n	80061ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d136      	bne.n	800623c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	0c1b      	lsrs	r3, r3, #16
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	d10c      	bne.n	80061f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	695b      	ldr	r3, [r3, #20]
 80061de:	43da      	mvns	r2, r3
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	4013      	ands	r3, r2
 80061e4:	b29b      	uxth	r3, r3
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	bf14      	ite	ne
 80061ea:	2301      	movne	r3, #1
 80061ec:	2300      	moveq	r3, #0
 80061ee:	b2db      	uxtb	r3, r3
 80061f0:	e00b      	b.n	800620a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	699b      	ldr	r3, [r3, #24]
 80061f8:	43da      	mvns	r2, r3
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	4013      	ands	r3, r2
 80061fe:	b29b      	uxth	r3, r3
 8006200:	2b00      	cmp	r3, #0
 8006202:	bf14      	ite	ne
 8006204:	2301      	movne	r3, #1
 8006206:	2300      	moveq	r3, #0
 8006208:	b2db      	uxtb	r3, r3
 800620a:	2b00      	cmp	r3, #0
 800620c:	d016      	beq.n	800623c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	2200      	movs	r2, #0
 8006212:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2220      	movs	r2, #32
 8006218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2200      	movs	r2, #0
 8006220:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006228:	f043 0220 	orr.w	r2, r3, #32
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	2200      	movs	r2, #0
 8006234:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	e021      	b.n	8006280 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	0c1b      	lsrs	r3, r3, #16
 8006240:	b2db      	uxtb	r3, r3
 8006242:	2b01      	cmp	r3, #1
 8006244:	d10c      	bne.n	8006260 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	695b      	ldr	r3, [r3, #20]
 800624c:	43da      	mvns	r2, r3
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	4013      	ands	r3, r2
 8006252:	b29b      	uxth	r3, r3
 8006254:	2b00      	cmp	r3, #0
 8006256:	bf14      	ite	ne
 8006258:	2301      	movne	r3, #1
 800625a:	2300      	moveq	r3, #0
 800625c:	b2db      	uxtb	r3, r3
 800625e:	e00b      	b.n	8006278 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	699b      	ldr	r3, [r3, #24]
 8006266:	43da      	mvns	r2, r3
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	4013      	ands	r3, r2
 800626c:	b29b      	uxth	r3, r3
 800626e:	2b00      	cmp	r3, #0
 8006270:	bf14      	ite	ne
 8006272:	2301      	movne	r3, #1
 8006274:	2300      	moveq	r3, #0
 8006276:	b2db      	uxtb	r3, r3
 8006278:	2b00      	cmp	r3, #0
 800627a:	f47f af6d 	bne.w	8006158 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800627e:	2300      	movs	r3, #0
}
 8006280:	4618      	mov	r0, r3
 8006282:	3710      	adds	r7, #16
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}

08006288 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b084      	sub	sp, #16
 800628c:	af00      	add	r7, sp, #0
 800628e:	60f8      	str	r0, [r7, #12]
 8006290:	60b9      	str	r1, [r7, #8]
 8006292:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006294:	e034      	b.n	8006300 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006296:	68f8      	ldr	r0, [r7, #12]
 8006298:	f000 f8e3 	bl	8006462 <I2C_IsAcknowledgeFailed>
 800629c:	4603      	mov	r3, r0
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d001      	beq.n	80062a6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	e034      	b.n	8006310 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ac:	d028      	beq.n	8006300 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062ae:	f7fc fd35 	bl	8002d1c <HAL_GetTick>
 80062b2:	4602      	mov	r2, r0
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	1ad3      	subs	r3, r2, r3
 80062b8:	68ba      	ldr	r2, [r7, #8]
 80062ba:	429a      	cmp	r2, r3
 80062bc:	d302      	bcc.n	80062c4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d11d      	bne.n	8006300 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	695b      	ldr	r3, [r3, #20]
 80062ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062ce:	2b80      	cmp	r3, #128	@ 0x80
 80062d0:	d016      	beq.n	8006300 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2200      	movs	r2, #0
 80062d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2220      	movs	r2, #32
 80062dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2200      	movs	r2, #0
 80062e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062ec:	f043 0220 	orr.w	r2, r3, #32
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2200      	movs	r2, #0
 80062f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80062fc:	2301      	movs	r3, #1
 80062fe:	e007      	b.n	8006310 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	695b      	ldr	r3, [r3, #20]
 8006306:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800630a:	2b80      	cmp	r3, #128	@ 0x80
 800630c:	d1c3      	bne.n	8006296 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800630e:	2300      	movs	r3, #0
}
 8006310:	4618      	mov	r0, r3
 8006312:	3710      	adds	r7, #16
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}

08006318 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b084      	sub	sp, #16
 800631c:	af00      	add	r7, sp, #0
 800631e:	60f8      	str	r0, [r7, #12]
 8006320:	60b9      	str	r1, [r7, #8]
 8006322:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006324:	e034      	b.n	8006390 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006326:	68f8      	ldr	r0, [r7, #12]
 8006328:	f000 f89b 	bl	8006462 <I2C_IsAcknowledgeFailed>
 800632c:	4603      	mov	r3, r0
 800632e:	2b00      	cmp	r3, #0
 8006330:	d001      	beq.n	8006336 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	e034      	b.n	80063a0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	f1b3 3fff 	cmp.w	r3, #4294967295
 800633c:	d028      	beq.n	8006390 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800633e:	f7fc fced 	bl	8002d1c <HAL_GetTick>
 8006342:	4602      	mov	r2, r0
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	1ad3      	subs	r3, r2, r3
 8006348:	68ba      	ldr	r2, [r7, #8]
 800634a:	429a      	cmp	r2, r3
 800634c:	d302      	bcc.n	8006354 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d11d      	bne.n	8006390 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	695b      	ldr	r3, [r3, #20]
 800635a:	f003 0304 	and.w	r3, r3, #4
 800635e:	2b04      	cmp	r3, #4
 8006360:	d016      	beq.n	8006390 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	2200      	movs	r2, #0
 8006366:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2220      	movs	r2, #32
 800636c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2200      	movs	r2, #0
 8006374:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800637c:	f043 0220 	orr.w	r2, r3, #32
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2200      	movs	r2, #0
 8006388:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800638c:	2301      	movs	r3, #1
 800638e:	e007      	b.n	80063a0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	695b      	ldr	r3, [r3, #20]
 8006396:	f003 0304 	and.w	r3, r3, #4
 800639a:	2b04      	cmp	r3, #4
 800639c:	d1c3      	bne.n	8006326 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800639e:	2300      	movs	r3, #0
}
 80063a0:	4618      	mov	r0, r3
 80063a2:	3710      	adds	r7, #16
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd80      	pop	{r7, pc}

080063a8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b084      	sub	sp, #16
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	60f8      	str	r0, [r7, #12]
 80063b0:	60b9      	str	r1, [r7, #8]
 80063b2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80063b4:	e049      	b.n	800644a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	695b      	ldr	r3, [r3, #20]
 80063bc:	f003 0310 	and.w	r3, r3, #16
 80063c0:	2b10      	cmp	r3, #16
 80063c2:	d119      	bne.n	80063f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f06f 0210 	mvn.w	r2, #16
 80063cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2200      	movs	r2, #0
 80063d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	2220      	movs	r2, #32
 80063d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2200      	movs	r2, #0
 80063e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80063f4:	2301      	movs	r3, #1
 80063f6:	e030      	b.n	800645a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063f8:	f7fc fc90 	bl	8002d1c <HAL_GetTick>
 80063fc:	4602      	mov	r2, r0
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	1ad3      	subs	r3, r2, r3
 8006402:	68ba      	ldr	r2, [r7, #8]
 8006404:	429a      	cmp	r2, r3
 8006406:	d302      	bcc.n	800640e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d11d      	bne.n	800644a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	695b      	ldr	r3, [r3, #20]
 8006414:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006418:	2b40      	cmp	r3, #64	@ 0x40
 800641a:	d016      	beq.n	800644a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2200      	movs	r2, #0
 8006420:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2220      	movs	r2, #32
 8006426:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2200      	movs	r2, #0
 800642e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006436:	f043 0220 	orr.w	r2, r3, #32
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2200      	movs	r2, #0
 8006442:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006446:	2301      	movs	r3, #1
 8006448:	e007      	b.n	800645a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	695b      	ldr	r3, [r3, #20]
 8006450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006454:	2b40      	cmp	r3, #64	@ 0x40
 8006456:	d1ae      	bne.n	80063b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006458:	2300      	movs	r3, #0
}
 800645a:	4618      	mov	r0, r3
 800645c:	3710      	adds	r7, #16
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}

08006462 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006462:	b480      	push	{r7}
 8006464:	b083      	sub	sp, #12
 8006466:	af00      	add	r7, sp, #0
 8006468:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	695b      	ldr	r3, [r3, #20]
 8006470:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006474:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006478:	d11b      	bne.n	80064b2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006482:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2200      	movs	r2, #0
 8006488:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2220      	movs	r2, #32
 800648e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2200      	movs	r2, #0
 8006496:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800649e:	f043 0204 	orr.w	r2, r3, #4
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2200      	movs	r2, #0
 80064aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	e000      	b.n	80064b4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80064b2:	2300      	movs	r3, #0
}
 80064b4:	4618      	mov	r0, r3
 80064b6:	370c      	adds	r7, #12
 80064b8:	46bd      	mov	sp, r7
 80064ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064be:	4770      	bx	lr

080064c0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b088      	sub	sp, #32
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d101      	bne.n	80064d2 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80064ce:	2301      	movs	r3, #1
 80064d0:	e128      	b.n	8006724 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d109      	bne.n	80064f2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	4a90      	ldr	r2, [pc, #576]	@ (800672c <HAL_I2S_Init+0x26c>)
 80064ea:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f7fc f985 	bl	80027fc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2202      	movs	r2, #2
 80064f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	69db      	ldr	r3, [r3, #28]
 8006500:	687a      	ldr	r2, [r7, #4]
 8006502:	6812      	ldr	r2, [r2, #0]
 8006504:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8006508:	f023 030f 	bic.w	r3, r3, #15
 800650c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	2202      	movs	r2, #2
 8006514:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	695b      	ldr	r3, [r3, #20]
 800651a:	2b02      	cmp	r3, #2
 800651c:	d060      	beq.n	80065e0 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	68db      	ldr	r3, [r3, #12]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d102      	bne.n	800652c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8006526:	2310      	movs	r3, #16
 8006528:	617b      	str	r3, [r7, #20]
 800652a:	e001      	b.n	8006530 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800652c:	2320      	movs	r3, #32
 800652e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	2b20      	cmp	r3, #32
 8006536:	d802      	bhi.n	800653e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8006538:	697b      	ldr	r3, [r7, #20]
 800653a:	005b      	lsls	r3, r3, #1
 800653c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800653e:	2001      	movs	r0, #1
 8006540:	f001 fa0a 	bl	8007958 <HAL_RCCEx_GetPeriphCLKFreq>
 8006544:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	691b      	ldr	r3, [r3, #16]
 800654a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800654e:	d125      	bne.n	800659c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d010      	beq.n	800657a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	009b      	lsls	r3, r3, #2
 800655c:	68fa      	ldr	r2, [r7, #12]
 800655e:	fbb2 f2f3 	udiv	r2, r2, r3
 8006562:	4613      	mov	r3, r2
 8006564:	009b      	lsls	r3, r3, #2
 8006566:	4413      	add	r3, r2
 8006568:	005b      	lsls	r3, r3, #1
 800656a:	461a      	mov	r2, r3
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	695b      	ldr	r3, [r3, #20]
 8006570:	fbb2 f3f3 	udiv	r3, r2, r3
 8006574:	3305      	adds	r3, #5
 8006576:	613b      	str	r3, [r7, #16]
 8006578:	e01f      	b.n	80065ba <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	00db      	lsls	r3, r3, #3
 800657e:	68fa      	ldr	r2, [r7, #12]
 8006580:	fbb2 f2f3 	udiv	r2, r2, r3
 8006584:	4613      	mov	r3, r2
 8006586:	009b      	lsls	r3, r3, #2
 8006588:	4413      	add	r3, r2
 800658a:	005b      	lsls	r3, r3, #1
 800658c:	461a      	mov	r2, r3
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	695b      	ldr	r3, [r3, #20]
 8006592:	fbb2 f3f3 	udiv	r3, r2, r3
 8006596:	3305      	adds	r3, #5
 8006598:	613b      	str	r3, [r7, #16]
 800659a:	e00e      	b.n	80065ba <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800659c:	68fa      	ldr	r2, [r7, #12]
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80065a4:	4613      	mov	r3, r2
 80065a6:	009b      	lsls	r3, r3, #2
 80065a8:	4413      	add	r3, r2
 80065aa:	005b      	lsls	r3, r3, #1
 80065ac:	461a      	mov	r2, r3
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	695b      	ldr	r3, [r3, #20]
 80065b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80065b6:	3305      	adds	r3, #5
 80065b8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	4a5c      	ldr	r2, [pc, #368]	@ (8006730 <HAL_I2S_Init+0x270>)
 80065be:	fba2 2303 	umull	r2, r3, r2, r3
 80065c2:	08db      	lsrs	r3, r3, #3
 80065c4:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80065c6:	693b      	ldr	r3, [r7, #16]
 80065c8:	f003 0301 	and.w	r3, r3, #1
 80065cc:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80065ce:	693a      	ldr	r2, [r7, #16]
 80065d0:	69bb      	ldr	r3, [r7, #24]
 80065d2:	1ad3      	subs	r3, r2, r3
 80065d4:	085b      	lsrs	r3, r3, #1
 80065d6:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80065d8:	69bb      	ldr	r3, [r7, #24]
 80065da:	021b      	lsls	r3, r3, #8
 80065dc:	61bb      	str	r3, [r7, #24]
 80065de:	e003      	b.n	80065e8 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80065e0:	2302      	movs	r3, #2
 80065e2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80065e4:	2300      	movs	r3, #0
 80065e6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80065e8:	69fb      	ldr	r3, [r7, #28]
 80065ea:	2b01      	cmp	r3, #1
 80065ec:	d902      	bls.n	80065f4 <HAL_I2S_Init+0x134>
 80065ee:	69fb      	ldr	r3, [r7, #28]
 80065f0:	2bff      	cmp	r3, #255	@ 0xff
 80065f2:	d907      	bls.n	8006604 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065f8:	f043 0210 	orr.w	r2, r3, #16
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8006600:	2301      	movs	r3, #1
 8006602:	e08f      	b.n	8006724 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	691a      	ldr	r2, [r3, #16]
 8006608:	69bb      	ldr	r3, [r7, #24]
 800660a:	ea42 0103 	orr.w	r1, r2, r3
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	69fa      	ldr	r2, [r7, #28]
 8006614:	430a      	orrs	r2, r1
 8006616:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	69db      	ldr	r3, [r3, #28]
 800661e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8006622:	f023 030f 	bic.w	r3, r3, #15
 8006626:	687a      	ldr	r2, [r7, #4]
 8006628:	6851      	ldr	r1, [r2, #4]
 800662a:	687a      	ldr	r2, [r7, #4]
 800662c:	6892      	ldr	r2, [r2, #8]
 800662e:	4311      	orrs	r1, r2
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	68d2      	ldr	r2, [r2, #12]
 8006634:	4311      	orrs	r1, r2
 8006636:	687a      	ldr	r2, [r7, #4]
 8006638:	6992      	ldr	r2, [r2, #24]
 800663a:	430a      	orrs	r2, r1
 800663c:	431a      	orrs	r2, r3
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006646:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6a1b      	ldr	r3, [r3, #32]
 800664c:	2b01      	cmp	r3, #1
 800664e:	d161      	bne.n	8006714 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	4a38      	ldr	r2, [pc, #224]	@ (8006734 <HAL_I2S_Init+0x274>)
 8006654:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a37      	ldr	r2, [pc, #220]	@ (8006738 <HAL_I2S_Init+0x278>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d101      	bne.n	8006664 <HAL_I2S_Init+0x1a4>
 8006660:	4b36      	ldr	r3, [pc, #216]	@ (800673c <HAL_I2S_Init+0x27c>)
 8006662:	e001      	b.n	8006668 <HAL_I2S_Init+0x1a8>
 8006664:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006668:	69db      	ldr	r3, [r3, #28]
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	6812      	ldr	r2, [r2, #0]
 800666e:	4932      	ldr	r1, [pc, #200]	@ (8006738 <HAL_I2S_Init+0x278>)
 8006670:	428a      	cmp	r2, r1
 8006672:	d101      	bne.n	8006678 <HAL_I2S_Init+0x1b8>
 8006674:	4a31      	ldr	r2, [pc, #196]	@ (800673c <HAL_I2S_Init+0x27c>)
 8006676:	e001      	b.n	800667c <HAL_I2S_Init+0x1bc>
 8006678:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800667c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8006680:	f023 030f 	bic.w	r3, r3, #15
 8006684:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a2b      	ldr	r2, [pc, #172]	@ (8006738 <HAL_I2S_Init+0x278>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d101      	bne.n	8006694 <HAL_I2S_Init+0x1d4>
 8006690:	4b2a      	ldr	r3, [pc, #168]	@ (800673c <HAL_I2S_Init+0x27c>)
 8006692:	e001      	b.n	8006698 <HAL_I2S_Init+0x1d8>
 8006694:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006698:	2202      	movs	r2, #2
 800669a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4a25      	ldr	r2, [pc, #148]	@ (8006738 <HAL_I2S_Init+0x278>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d101      	bne.n	80066aa <HAL_I2S_Init+0x1ea>
 80066a6:	4b25      	ldr	r3, [pc, #148]	@ (800673c <HAL_I2S_Init+0x27c>)
 80066a8:	e001      	b.n	80066ae <HAL_I2S_Init+0x1ee>
 80066aa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80066ae:	69db      	ldr	r3, [r3, #28]
 80066b0:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066ba:	d003      	beq.n	80066c4 <HAL_I2S_Init+0x204>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d103      	bne.n	80066cc <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80066c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80066c8:	613b      	str	r3, [r7, #16]
 80066ca:	e001      	b.n	80066d0 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80066cc:	2300      	movs	r3, #0
 80066ce:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80066d0:	693b      	ldr	r3, [r7, #16]
 80066d2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	689b      	ldr	r3, [r3, #8]
 80066d8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80066da:	4313      	orrs	r3, r2
 80066dc:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	68db      	ldr	r3, [r3, #12]
 80066e2:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80066e4:	4313      	orrs	r3, r2
 80066e6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	699b      	ldr	r3, [r3, #24]
 80066ec:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80066ee:	4313      	orrs	r3, r2
 80066f0:	b29a      	uxth	r2, r3
 80066f2:	897b      	ldrh	r3, [r7, #10]
 80066f4:	4313      	orrs	r3, r2
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80066fc:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	4a0d      	ldr	r2, [pc, #52]	@ (8006738 <HAL_I2S_Init+0x278>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d101      	bne.n	800670c <HAL_I2S_Init+0x24c>
 8006708:	4b0c      	ldr	r3, [pc, #48]	@ (800673c <HAL_I2S_Init+0x27c>)
 800670a:	e001      	b.n	8006710 <HAL_I2S_Init+0x250>
 800670c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006710:	897a      	ldrh	r2, [r7, #10]
 8006712:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2201      	movs	r2, #1
 800671e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8006722:	2300      	movs	r3, #0
}
 8006724:	4618      	mov	r0, r3
 8006726:	3720      	adds	r7, #32
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}
 800672c:	08006837 	.word	0x08006837
 8006730:	cccccccd 	.word	0xcccccccd
 8006734:	0800694d 	.word	0x0800694d
 8006738:	40003800 	.word	0x40003800
 800673c:	40003400 	.word	0x40003400

08006740 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006740:	b480      	push	{r7}
 8006742:	b083      	sub	sp, #12
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8006748:	bf00      	nop
 800674a:	370c      	adds	r7, #12
 800674c:	46bd      	mov	sp, r7
 800674e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006752:	4770      	bx	lr

08006754 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006754:	b480      	push	{r7}
 8006756:	b083      	sub	sp, #12
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800675c:	bf00      	nop
 800675e:	370c      	adds	r7, #12
 8006760:	46bd      	mov	sp, r7
 8006762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006766:	4770      	bx	lr

08006768 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8006768:	b480      	push	{r7}
 800676a:	b083      	sub	sp, #12
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8006770:	bf00      	nop
 8006772:	370c      	adds	r7, #12
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr

0800677c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b082      	sub	sp, #8
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006788:	881a      	ldrh	r2, [r3, #0]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006794:	1c9a      	adds	r2, r3, #2
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800679e:	b29b      	uxth	r3, r3
 80067a0:	3b01      	subs	r3, #1
 80067a2:	b29a      	uxth	r2, r3
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d10e      	bne.n	80067d0 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	685a      	ldr	r2, [r3, #4]
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80067c0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2201      	movs	r2, #1
 80067c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f7ff ffb8 	bl	8006740 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80067d0:	bf00      	nop
 80067d2:	3708      	adds	r7, #8
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}

080067d8 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b082      	sub	sp, #8
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	68da      	ldr	r2, [r3, #12]
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ea:	b292      	uxth	r2, r2
 80067ec:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067f2:	1c9a      	adds	r2, r3, #2
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	3b01      	subs	r3, #1
 8006800:	b29a      	uxth	r2, r3
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800680a:	b29b      	uxth	r3, r3
 800680c:	2b00      	cmp	r3, #0
 800680e:	d10e      	bne.n	800682e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	685a      	ldr	r2, [r3, #4]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800681e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2201      	movs	r2, #1
 8006824:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f7ff ff93 	bl	8006754 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800682e:	bf00      	nop
 8006830:	3708      	adds	r7, #8
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}

08006836 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006836:	b580      	push	{r7, lr}
 8006838:	b086      	sub	sp, #24
 800683a:	af00      	add	r7, sp, #0
 800683c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800684c:	b2db      	uxtb	r3, r3
 800684e:	2b04      	cmp	r3, #4
 8006850:	d13a      	bne.n	80068c8 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	f003 0301 	and.w	r3, r3, #1
 8006858:	2b01      	cmp	r3, #1
 800685a:	d109      	bne.n	8006870 <I2S_IRQHandler+0x3a>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006866:	2b40      	cmp	r3, #64	@ 0x40
 8006868:	d102      	bne.n	8006870 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f7ff ffb4 	bl	80067d8 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006870:	697b      	ldr	r3, [r7, #20]
 8006872:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006876:	2b40      	cmp	r3, #64	@ 0x40
 8006878:	d126      	bne.n	80068c8 <I2S_IRQHandler+0x92>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	f003 0320 	and.w	r3, r3, #32
 8006884:	2b20      	cmp	r3, #32
 8006886:	d11f      	bne.n	80068c8 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	685a      	ldr	r2, [r3, #4]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006896:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006898:	2300      	movs	r3, #0
 800689a:	613b      	str	r3, [r7, #16]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	68db      	ldr	r3, [r3, #12]
 80068a2:	613b      	str	r3, [r7, #16]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	689b      	ldr	r3, [r3, #8]
 80068aa:	613b      	str	r3, [r7, #16]
 80068ac:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2201      	movs	r2, #1
 80068b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068ba:	f043 0202 	orr.w	r2, r3, #2
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f7ff ff50 	bl	8006768 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80068ce:	b2db      	uxtb	r3, r3
 80068d0:	2b03      	cmp	r3, #3
 80068d2:	d136      	bne.n	8006942 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80068d4:	697b      	ldr	r3, [r7, #20]
 80068d6:	f003 0302 	and.w	r3, r3, #2
 80068da:	2b02      	cmp	r3, #2
 80068dc:	d109      	bne.n	80068f2 <I2S_IRQHandler+0xbc>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068e8:	2b80      	cmp	r3, #128	@ 0x80
 80068ea:	d102      	bne.n	80068f2 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f7ff ff45 	bl	800677c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	f003 0308 	and.w	r3, r3, #8
 80068f8:	2b08      	cmp	r3, #8
 80068fa:	d122      	bne.n	8006942 <I2S_IRQHandler+0x10c>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	f003 0320 	and.w	r3, r3, #32
 8006906:	2b20      	cmp	r3, #32
 8006908:	d11b      	bne.n	8006942 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	685a      	ldr	r2, [r3, #4]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006918:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800691a:	2300      	movs	r3, #0
 800691c:	60fb      	str	r3, [r7, #12]
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	689b      	ldr	r3, [r3, #8]
 8006924:	60fb      	str	r3, [r7, #12]
 8006926:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2201      	movs	r2, #1
 800692c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006934:	f043 0204 	orr.w	r2, r3, #4
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f7ff ff13 	bl	8006768 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006942:	bf00      	nop
 8006944:	3718      	adds	r7, #24
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}
	...

0800694c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b088      	sub	sp, #32
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a92      	ldr	r2, [pc, #584]	@ (8006bac <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d101      	bne.n	800696a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8006966:	4b92      	ldr	r3, [pc, #584]	@ (8006bb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006968:	e001      	b.n	800696e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800696a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800696e:	689b      	ldr	r3, [r3, #8]
 8006970:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a8b      	ldr	r2, [pc, #556]	@ (8006bac <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d101      	bne.n	8006988 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8006984:	4b8a      	ldr	r3, [pc, #552]	@ (8006bb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006986:	e001      	b.n	800698c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8006988:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800698c:	685b      	ldr	r3, [r3, #4]
 800698e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006998:	d004      	beq.n	80069a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	f040 8099 	bne.w	8006ad6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80069a4:	69fb      	ldr	r3, [r7, #28]
 80069a6:	f003 0302 	and.w	r3, r3, #2
 80069aa:	2b02      	cmp	r3, #2
 80069ac:	d107      	bne.n	80069be <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d002      	beq.n	80069be <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	f000 f925 	bl	8006c08 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80069be:	69bb      	ldr	r3, [r7, #24]
 80069c0:	f003 0301 	and.w	r3, r3, #1
 80069c4:	2b01      	cmp	r3, #1
 80069c6:	d107      	bne.n	80069d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d002      	beq.n	80069d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f000 f9c8 	bl	8006d68 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80069d8:	69bb      	ldr	r3, [r7, #24]
 80069da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069de:	2b40      	cmp	r3, #64	@ 0x40
 80069e0:	d13a      	bne.n	8006a58 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80069e2:	693b      	ldr	r3, [r7, #16]
 80069e4:	f003 0320 	and.w	r3, r3, #32
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d035      	beq.n	8006a58 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a6e      	ldr	r2, [pc, #440]	@ (8006bac <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d101      	bne.n	80069fa <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80069f6:	4b6e      	ldr	r3, [pc, #440]	@ (8006bb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80069f8:	e001      	b.n	80069fe <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80069fa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80069fe:	685a      	ldr	r2, [r3, #4]
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4969      	ldr	r1, [pc, #420]	@ (8006bac <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006a06:	428b      	cmp	r3, r1
 8006a08:	d101      	bne.n	8006a0e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8006a0a:	4b69      	ldr	r3, [pc, #420]	@ (8006bb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006a0c:	e001      	b.n	8006a12 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8006a0e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006a12:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006a16:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	685a      	ldr	r2, [r3, #4]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006a26:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006a28:	2300      	movs	r3, #0
 8006a2a:	60fb      	str	r3, [r7, #12]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	68db      	ldr	r3, [r3, #12]
 8006a32:	60fb      	str	r3, [r7, #12]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	689b      	ldr	r3, [r3, #8]
 8006a3a:	60fb      	str	r3, [r7, #12]
 8006a3c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2201      	movs	r2, #1
 8006a42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a4a:	f043 0202 	orr.w	r2, r3, #2
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006a52:	6878      	ldr	r0, [r7, #4]
 8006a54:	f7ff fe88 	bl	8006768 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006a58:	69fb      	ldr	r3, [r7, #28]
 8006a5a:	f003 0308 	and.w	r3, r3, #8
 8006a5e:	2b08      	cmp	r3, #8
 8006a60:	f040 80c3 	bne.w	8006bea <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	f003 0320 	and.w	r3, r3, #32
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	f000 80bd 	beq.w	8006bea <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	685a      	ldr	r2, [r3, #4]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006a7e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a49      	ldr	r2, [pc, #292]	@ (8006bac <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d101      	bne.n	8006a8e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8006a8a:	4b49      	ldr	r3, [pc, #292]	@ (8006bb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006a8c:	e001      	b.n	8006a92 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8006a8e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006a92:	685a      	ldr	r2, [r3, #4]
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4944      	ldr	r1, [pc, #272]	@ (8006bac <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006a9a:	428b      	cmp	r3, r1
 8006a9c:	d101      	bne.n	8006aa2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8006a9e:	4b44      	ldr	r3, [pc, #272]	@ (8006bb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006aa0:	e001      	b.n	8006aa6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8006aa2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006aa6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006aaa:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006aac:	2300      	movs	r3, #0
 8006aae:	60bb      	str	r3, [r7, #8]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	60bb      	str	r3, [r7, #8]
 8006ab8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2201      	movs	r2, #1
 8006abe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ac6:	f043 0204 	orr.w	r2, r3, #4
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f7ff fe4a 	bl	8006768 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006ad4:	e089      	b.n	8006bea <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8006ad6:	69bb      	ldr	r3, [r7, #24]
 8006ad8:	f003 0302 	and.w	r3, r3, #2
 8006adc:	2b02      	cmp	r3, #2
 8006ade:	d107      	bne.n	8006af0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006ae0:	693b      	ldr	r3, [r7, #16]
 8006ae2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d002      	beq.n	8006af0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f000 f8be 	bl	8006c6c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006af0:	69fb      	ldr	r3, [r7, #28]
 8006af2:	f003 0301 	and.w	r3, r3, #1
 8006af6:	2b01      	cmp	r3, #1
 8006af8:	d107      	bne.n	8006b0a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d002      	beq.n	8006b0a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006b04:	6878      	ldr	r0, [r7, #4]
 8006b06:	f000 f8fd 	bl	8006d04 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006b0a:	69fb      	ldr	r3, [r7, #28]
 8006b0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b10:	2b40      	cmp	r3, #64	@ 0x40
 8006b12:	d12f      	bne.n	8006b74 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	f003 0320 	and.w	r3, r3, #32
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d02a      	beq.n	8006b74 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	685a      	ldr	r2, [r3, #4]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006b2c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a1e      	ldr	r2, [pc, #120]	@ (8006bac <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d101      	bne.n	8006b3c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8006b38:	4b1d      	ldr	r3, [pc, #116]	@ (8006bb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006b3a:	e001      	b.n	8006b40 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8006b3c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006b40:	685a      	ldr	r2, [r3, #4]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4919      	ldr	r1, [pc, #100]	@ (8006bac <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006b48:	428b      	cmp	r3, r1
 8006b4a:	d101      	bne.n	8006b50 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8006b4c:	4b18      	ldr	r3, [pc, #96]	@ (8006bb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006b4e:	e001      	b.n	8006b54 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8006b50:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006b54:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006b58:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2201      	movs	r2, #1
 8006b5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b66:	f043 0202 	orr.w	r2, r3, #2
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	f7ff fdfa 	bl	8006768 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006b74:	69bb      	ldr	r3, [r7, #24]
 8006b76:	f003 0308 	and.w	r3, r3, #8
 8006b7a:	2b08      	cmp	r3, #8
 8006b7c:	d136      	bne.n	8006bec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	f003 0320 	and.w	r3, r3, #32
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d031      	beq.n	8006bec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a07      	ldr	r2, [pc, #28]	@ (8006bac <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d101      	bne.n	8006b96 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8006b92:	4b07      	ldr	r3, [pc, #28]	@ (8006bb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006b94:	e001      	b.n	8006b9a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8006b96:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006b9a:	685a      	ldr	r2, [r3, #4]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4902      	ldr	r1, [pc, #8]	@ (8006bac <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006ba2:	428b      	cmp	r3, r1
 8006ba4:	d106      	bne.n	8006bb4 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8006ba6:	4b02      	ldr	r3, [pc, #8]	@ (8006bb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006ba8:	e006      	b.n	8006bb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8006baa:	bf00      	nop
 8006bac:	40003800 	.word	0x40003800
 8006bb0:	40003400 	.word	0x40003400
 8006bb4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006bb8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006bbc:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	685a      	ldr	r2, [r3, #4]
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006bcc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bda:	f043 0204 	orr.w	r2, r3, #4
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006be2:	6878      	ldr	r0, [r7, #4]
 8006be4:	f7ff fdc0 	bl	8006768 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006be8:	e000      	b.n	8006bec <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006bea:	bf00      	nop
}
 8006bec:	bf00      	nop
 8006bee:	3720      	adds	r7, #32
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}

08006bf4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b083      	sub	sp, #12
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8006bfc:	bf00      	nop
 8006bfe:	370c      	adds	r7, #12
 8006c00:	46bd      	mov	sp, r7
 8006c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c06:	4770      	bx	lr

08006c08 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b082      	sub	sp, #8
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c14:	1c99      	adds	r1, r3, #2
 8006c16:	687a      	ldr	r2, [r7, #4]
 8006c18:	6251      	str	r1, [r2, #36]	@ 0x24
 8006c1a:	881a      	ldrh	r2, [r3, #0]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	3b01      	subs	r3, #1
 8006c2a:	b29a      	uxth	r2, r3
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c34:	b29b      	uxth	r3, r3
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d113      	bne.n	8006c62 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	685a      	ldr	r2, [r3, #4]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006c48:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006c4e:	b29b      	uxth	r3, r3
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d106      	bne.n	8006c62 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2201      	movs	r2, #1
 8006c58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f7ff ffc9 	bl	8006bf4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006c62:	bf00      	nop
 8006c64:	3708      	adds	r7, #8
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}
	...

08006c6c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b082      	sub	sp, #8
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c78:	1c99      	adds	r1, r3, #2
 8006c7a:	687a      	ldr	r2, [r7, #4]
 8006c7c:	6251      	str	r1, [r2, #36]	@ 0x24
 8006c7e:	8819      	ldrh	r1, [r3, #0]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a1d      	ldr	r2, [pc, #116]	@ (8006cfc <I2SEx_TxISR_I2SExt+0x90>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d101      	bne.n	8006c8e <I2SEx_TxISR_I2SExt+0x22>
 8006c8a:	4b1d      	ldr	r3, [pc, #116]	@ (8006d00 <I2SEx_TxISR_I2SExt+0x94>)
 8006c8c:	e001      	b.n	8006c92 <I2SEx_TxISR_I2SExt+0x26>
 8006c8e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006c92:	460a      	mov	r2, r1
 8006c94:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c9a:	b29b      	uxth	r3, r3
 8006c9c:	3b01      	subs	r3, #1
 8006c9e:	b29a      	uxth	r2, r3
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ca8:	b29b      	uxth	r3, r3
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d121      	bne.n	8006cf2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a12      	ldr	r2, [pc, #72]	@ (8006cfc <I2SEx_TxISR_I2SExt+0x90>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d101      	bne.n	8006cbc <I2SEx_TxISR_I2SExt+0x50>
 8006cb8:	4b11      	ldr	r3, [pc, #68]	@ (8006d00 <I2SEx_TxISR_I2SExt+0x94>)
 8006cba:	e001      	b.n	8006cc0 <I2SEx_TxISR_I2SExt+0x54>
 8006cbc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006cc0:	685a      	ldr	r2, [r3, #4]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	490d      	ldr	r1, [pc, #52]	@ (8006cfc <I2SEx_TxISR_I2SExt+0x90>)
 8006cc8:	428b      	cmp	r3, r1
 8006cca:	d101      	bne.n	8006cd0 <I2SEx_TxISR_I2SExt+0x64>
 8006ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8006d00 <I2SEx_TxISR_I2SExt+0x94>)
 8006cce:	e001      	b.n	8006cd4 <I2SEx_TxISR_I2SExt+0x68>
 8006cd0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006cd4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006cd8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006cde:	b29b      	uxth	r3, r3
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d106      	bne.n	8006cf2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2201      	movs	r2, #1
 8006ce8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f7ff ff81 	bl	8006bf4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006cf2:	bf00      	nop
 8006cf4:	3708      	adds	r7, #8
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}
 8006cfa:	bf00      	nop
 8006cfc:	40003800 	.word	0x40003800
 8006d00:	40003400 	.word	0x40003400

08006d04 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b082      	sub	sp, #8
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	68d8      	ldr	r0, [r3, #12]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d16:	1c99      	adds	r1, r3, #2
 8006d18:	687a      	ldr	r2, [r7, #4]
 8006d1a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8006d1c:	b282      	uxth	r2, r0
 8006d1e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006d24:	b29b      	uxth	r3, r3
 8006d26:	3b01      	subs	r3, #1
 8006d28:	b29a      	uxth	r2, r3
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006d32:	b29b      	uxth	r3, r3
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d113      	bne.n	8006d60 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	685a      	ldr	r2, [r3, #4]
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006d46:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d4c:	b29b      	uxth	r3, r3
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d106      	bne.n	8006d60 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2201      	movs	r2, #1
 8006d56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f7ff ff4a 	bl	8006bf4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006d60:	bf00      	nop
 8006d62:	3708      	adds	r7, #8
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}

08006d68 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b082      	sub	sp, #8
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a20      	ldr	r2, [pc, #128]	@ (8006df8 <I2SEx_RxISR_I2SExt+0x90>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d101      	bne.n	8006d7e <I2SEx_RxISR_I2SExt+0x16>
 8006d7a:	4b20      	ldr	r3, [pc, #128]	@ (8006dfc <I2SEx_RxISR_I2SExt+0x94>)
 8006d7c:	e001      	b.n	8006d82 <I2SEx_RxISR_I2SExt+0x1a>
 8006d7e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006d82:	68d8      	ldr	r0, [r3, #12]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d88:	1c99      	adds	r1, r3, #2
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8006d8e:	b282      	uxth	r2, r0
 8006d90:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	3b01      	subs	r3, #1
 8006d9a:	b29a      	uxth	r2, r3
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006da4:	b29b      	uxth	r3, r3
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d121      	bne.n	8006dee <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a12      	ldr	r2, [pc, #72]	@ (8006df8 <I2SEx_RxISR_I2SExt+0x90>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d101      	bne.n	8006db8 <I2SEx_RxISR_I2SExt+0x50>
 8006db4:	4b11      	ldr	r3, [pc, #68]	@ (8006dfc <I2SEx_RxISR_I2SExt+0x94>)
 8006db6:	e001      	b.n	8006dbc <I2SEx_RxISR_I2SExt+0x54>
 8006db8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006dbc:	685a      	ldr	r2, [r3, #4]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	490d      	ldr	r1, [pc, #52]	@ (8006df8 <I2SEx_RxISR_I2SExt+0x90>)
 8006dc4:	428b      	cmp	r3, r1
 8006dc6:	d101      	bne.n	8006dcc <I2SEx_RxISR_I2SExt+0x64>
 8006dc8:	4b0c      	ldr	r3, [pc, #48]	@ (8006dfc <I2SEx_RxISR_I2SExt+0x94>)
 8006dca:	e001      	b.n	8006dd0 <I2SEx_RxISR_I2SExt+0x68>
 8006dcc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006dd0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006dd4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d106      	bne.n	8006dee <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2201      	movs	r2, #1
 8006de4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f7ff ff03 	bl	8006bf4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006dee:	bf00      	nop
 8006df0:	3708      	adds	r7, #8
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}
 8006df6:	bf00      	nop
 8006df8:	40003800 	.word	0x40003800
 8006dfc:	40003400 	.word	0x40003400

08006e00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b086      	sub	sp, #24
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d101      	bne.n	8006e12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	e267      	b.n	80072e2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f003 0301 	and.w	r3, r3, #1
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d075      	beq.n	8006f0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006e1e:	4b88      	ldr	r3, [pc, #544]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006e20:	689b      	ldr	r3, [r3, #8]
 8006e22:	f003 030c 	and.w	r3, r3, #12
 8006e26:	2b04      	cmp	r3, #4
 8006e28:	d00c      	beq.n	8006e44 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006e2a:	4b85      	ldr	r3, [pc, #532]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006e2c:	689b      	ldr	r3, [r3, #8]
 8006e2e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006e32:	2b08      	cmp	r3, #8
 8006e34:	d112      	bne.n	8006e5c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006e36:	4b82      	ldr	r3, [pc, #520]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e3e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006e42:	d10b      	bne.n	8006e5c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e44:	4b7e      	ldr	r3, [pc, #504]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d05b      	beq.n	8006f08 <HAL_RCC_OscConfig+0x108>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d157      	bne.n	8006f08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006e58:	2301      	movs	r3, #1
 8006e5a:	e242      	b.n	80072e2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e64:	d106      	bne.n	8006e74 <HAL_RCC_OscConfig+0x74>
 8006e66:	4b76      	ldr	r3, [pc, #472]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a75      	ldr	r2, [pc, #468]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006e6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e70:	6013      	str	r3, [r2, #0]
 8006e72:	e01d      	b.n	8006eb0 <HAL_RCC_OscConfig+0xb0>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	685b      	ldr	r3, [r3, #4]
 8006e78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006e7c:	d10c      	bne.n	8006e98 <HAL_RCC_OscConfig+0x98>
 8006e7e:	4b70      	ldr	r3, [pc, #448]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a6f      	ldr	r2, [pc, #444]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006e84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006e88:	6013      	str	r3, [r2, #0]
 8006e8a:	4b6d      	ldr	r3, [pc, #436]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4a6c      	ldr	r2, [pc, #432]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006e90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e94:	6013      	str	r3, [r2, #0]
 8006e96:	e00b      	b.n	8006eb0 <HAL_RCC_OscConfig+0xb0>
 8006e98:	4b69      	ldr	r3, [pc, #420]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a68      	ldr	r2, [pc, #416]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006e9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ea2:	6013      	str	r3, [r2, #0]
 8006ea4:	4b66      	ldr	r3, [pc, #408]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	4a65      	ldr	r2, [pc, #404]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006eaa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006eae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	685b      	ldr	r3, [r3, #4]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d013      	beq.n	8006ee0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006eb8:	f7fb ff30 	bl	8002d1c <HAL_GetTick>
 8006ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ebe:	e008      	b.n	8006ed2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ec0:	f7fb ff2c 	bl	8002d1c <HAL_GetTick>
 8006ec4:	4602      	mov	r2, r0
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	1ad3      	subs	r3, r2, r3
 8006eca:	2b64      	cmp	r3, #100	@ 0x64
 8006ecc:	d901      	bls.n	8006ed2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006ece:	2303      	movs	r3, #3
 8006ed0:	e207      	b.n	80072e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ed2:	4b5b      	ldr	r3, [pc, #364]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d0f0      	beq.n	8006ec0 <HAL_RCC_OscConfig+0xc0>
 8006ede:	e014      	b.n	8006f0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ee0:	f7fb ff1c 	bl	8002d1c <HAL_GetTick>
 8006ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006ee6:	e008      	b.n	8006efa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ee8:	f7fb ff18 	bl	8002d1c <HAL_GetTick>
 8006eec:	4602      	mov	r2, r0
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	1ad3      	subs	r3, r2, r3
 8006ef2:	2b64      	cmp	r3, #100	@ 0x64
 8006ef4:	d901      	bls.n	8006efa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006ef6:	2303      	movs	r3, #3
 8006ef8:	e1f3      	b.n	80072e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006efa:	4b51      	ldr	r3, [pc, #324]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d1f0      	bne.n	8006ee8 <HAL_RCC_OscConfig+0xe8>
 8006f06:	e000      	b.n	8006f0a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f003 0302 	and.w	r3, r3, #2
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d063      	beq.n	8006fde <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006f16:	4b4a      	ldr	r3, [pc, #296]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006f18:	689b      	ldr	r3, [r3, #8]
 8006f1a:	f003 030c 	and.w	r3, r3, #12
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d00b      	beq.n	8006f3a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006f22:	4b47      	ldr	r3, [pc, #284]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006f24:	689b      	ldr	r3, [r3, #8]
 8006f26:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006f2a:	2b08      	cmp	r3, #8
 8006f2c:	d11c      	bne.n	8006f68 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006f2e:	4b44      	ldr	r3, [pc, #272]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006f30:	685b      	ldr	r3, [r3, #4]
 8006f32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d116      	bne.n	8006f68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f3a:	4b41      	ldr	r3, [pc, #260]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f003 0302 	and.w	r3, r3, #2
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d005      	beq.n	8006f52 <HAL_RCC_OscConfig+0x152>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	68db      	ldr	r3, [r3, #12]
 8006f4a:	2b01      	cmp	r3, #1
 8006f4c:	d001      	beq.n	8006f52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	e1c7      	b.n	80072e2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f52:	4b3b      	ldr	r3, [pc, #236]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	691b      	ldr	r3, [r3, #16]
 8006f5e:	00db      	lsls	r3, r3, #3
 8006f60:	4937      	ldr	r1, [pc, #220]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006f62:	4313      	orrs	r3, r2
 8006f64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f66:	e03a      	b.n	8006fde <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	68db      	ldr	r3, [r3, #12]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d020      	beq.n	8006fb2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006f70:	4b34      	ldr	r3, [pc, #208]	@ (8007044 <HAL_RCC_OscConfig+0x244>)
 8006f72:	2201      	movs	r2, #1
 8006f74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f76:	f7fb fed1 	bl	8002d1c <HAL_GetTick>
 8006f7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f7c:	e008      	b.n	8006f90 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f7e:	f7fb fecd 	bl	8002d1c <HAL_GetTick>
 8006f82:	4602      	mov	r2, r0
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	1ad3      	subs	r3, r2, r3
 8006f88:	2b02      	cmp	r3, #2
 8006f8a:	d901      	bls.n	8006f90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006f8c:	2303      	movs	r3, #3
 8006f8e:	e1a8      	b.n	80072e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f90:	4b2b      	ldr	r3, [pc, #172]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f003 0302 	and.w	r3, r3, #2
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d0f0      	beq.n	8006f7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f9c:	4b28      	ldr	r3, [pc, #160]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	691b      	ldr	r3, [r3, #16]
 8006fa8:	00db      	lsls	r3, r3, #3
 8006faa:	4925      	ldr	r1, [pc, #148]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006fac:	4313      	orrs	r3, r2
 8006fae:	600b      	str	r3, [r1, #0]
 8006fb0:	e015      	b.n	8006fde <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006fb2:	4b24      	ldr	r3, [pc, #144]	@ (8007044 <HAL_RCC_OscConfig+0x244>)
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fb8:	f7fb feb0 	bl	8002d1c <HAL_GetTick>
 8006fbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006fbe:	e008      	b.n	8006fd2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006fc0:	f7fb feac 	bl	8002d1c <HAL_GetTick>
 8006fc4:	4602      	mov	r2, r0
 8006fc6:	693b      	ldr	r3, [r7, #16]
 8006fc8:	1ad3      	subs	r3, r2, r3
 8006fca:	2b02      	cmp	r3, #2
 8006fcc:	d901      	bls.n	8006fd2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006fce:	2303      	movs	r3, #3
 8006fd0:	e187      	b.n	80072e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006fd2:	4b1b      	ldr	r3, [pc, #108]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f003 0302 	and.w	r3, r3, #2
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d1f0      	bne.n	8006fc0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f003 0308 	and.w	r3, r3, #8
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d036      	beq.n	8007058 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	695b      	ldr	r3, [r3, #20]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d016      	beq.n	8007020 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006ff2:	4b15      	ldr	r3, [pc, #84]	@ (8007048 <HAL_RCC_OscConfig+0x248>)
 8006ff4:	2201      	movs	r2, #1
 8006ff6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ff8:	f7fb fe90 	bl	8002d1c <HAL_GetTick>
 8006ffc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006ffe:	e008      	b.n	8007012 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007000:	f7fb fe8c 	bl	8002d1c <HAL_GetTick>
 8007004:	4602      	mov	r2, r0
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	1ad3      	subs	r3, r2, r3
 800700a:	2b02      	cmp	r3, #2
 800700c:	d901      	bls.n	8007012 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800700e:	2303      	movs	r3, #3
 8007010:	e167      	b.n	80072e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007012:	4b0b      	ldr	r3, [pc, #44]	@ (8007040 <HAL_RCC_OscConfig+0x240>)
 8007014:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007016:	f003 0302 	and.w	r3, r3, #2
 800701a:	2b00      	cmp	r3, #0
 800701c:	d0f0      	beq.n	8007000 <HAL_RCC_OscConfig+0x200>
 800701e:	e01b      	b.n	8007058 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007020:	4b09      	ldr	r3, [pc, #36]	@ (8007048 <HAL_RCC_OscConfig+0x248>)
 8007022:	2200      	movs	r2, #0
 8007024:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007026:	f7fb fe79 	bl	8002d1c <HAL_GetTick>
 800702a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800702c:	e00e      	b.n	800704c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800702e:	f7fb fe75 	bl	8002d1c <HAL_GetTick>
 8007032:	4602      	mov	r2, r0
 8007034:	693b      	ldr	r3, [r7, #16]
 8007036:	1ad3      	subs	r3, r2, r3
 8007038:	2b02      	cmp	r3, #2
 800703a:	d907      	bls.n	800704c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800703c:	2303      	movs	r3, #3
 800703e:	e150      	b.n	80072e2 <HAL_RCC_OscConfig+0x4e2>
 8007040:	40023800 	.word	0x40023800
 8007044:	42470000 	.word	0x42470000
 8007048:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800704c:	4b88      	ldr	r3, [pc, #544]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 800704e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007050:	f003 0302 	and.w	r3, r3, #2
 8007054:	2b00      	cmp	r3, #0
 8007056:	d1ea      	bne.n	800702e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f003 0304 	and.w	r3, r3, #4
 8007060:	2b00      	cmp	r3, #0
 8007062:	f000 8097 	beq.w	8007194 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007066:	2300      	movs	r3, #0
 8007068:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800706a:	4b81      	ldr	r3, [pc, #516]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 800706c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800706e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007072:	2b00      	cmp	r3, #0
 8007074:	d10f      	bne.n	8007096 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007076:	2300      	movs	r3, #0
 8007078:	60bb      	str	r3, [r7, #8]
 800707a:	4b7d      	ldr	r3, [pc, #500]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 800707c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800707e:	4a7c      	ldr	r2, [pc, #496]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 8007080:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007084:	6413      	str	r3, [r2, #64]	@ 0x40
 8007086:	4b7a      	ldr	r3, [pc, #488]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 8007088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800708a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800708e:	60bb      	str	r3, [r7, #8]
 8007090:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007092:	2301      	movs	r3, #1
 8007094:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007096:	4b77      	ldr	r3, [pc, #476]	@ (8007274 <HAL_RCC_OscConfig+0x474>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d118      	bne.n	80070d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80070a2:	4b74      	ldr	r3, [pc, #464]	@ (8007274 <HAL_RCC_OscConfig+0x474>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4a73      	ldr	r2, [pc, #460]	@ (8007274 <HAL_RCC_OscConfig+0x474>)
 80070a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80070ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80070ae:	f7fb fe35 	bl	8002d1c <HAL_GetTick>
 80070b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80070b4:	e008      	b.n	80070c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80070b6:	f7fb fe31 	bl	8002d1c <HAL_GetTick>
 80070ba:	4602      	mov	r2, r0
 80070bc:	693b      	ldr	r3, [r7, #16]
 80070be:	1ad3      	subs	r3, r2, r3
 80070c0:	2b02      	cmp	r3, #2
 80070c2:	d901      	bls.n	80070c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80070c4:	2303      	movs	r3, #3
 80070c6:	e10c      	b.n	80072e2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80070c8:	4b6a      	ldr	r3, [pc, #424]	@ (8007274 <HAL_RCC_OscConfig+0x474>)
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d0f0      	beq.n	80070b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	689b      	ldr	r3, [r3, #8]
 80070d8:	2b01      	cmp	r3, #1
 80070da:	d106      	bne.n	80070ea <HAL_RCC_OscConfig+0x2ea>
 80070dc:	4b64      	ldr	r3, [pc, #400]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 80070de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070e0:	4a63      	ldr	r2, [pc, #396]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 80070e2:	f043 0301 	orr.w	r3, r3, #1
 80070e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80070e8:	e01c      	b.n	8007124 <HAL_RCC_OscConfig+0x324>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	689b      	ldr	r3, [r3, #8]
 80070ee:	2b05      	cmp	r3, #5
 80070f0:	d10c      	bne.n	800710c <HAL_RCC_OscConfig+0x30c>
 80070f2:	4b5f      	ldr	r3, [pc, #380]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 80070f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070f6:	4a5e      	ldr	r2, [pc, #376]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 80070f8:	f043 0304 	orr.w	r3, r3, #4
 80070fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80070fe:	4b5c      	ldr	r3, [pc, #368]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 8007100:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007102:	4a5b      	ldr	r2, [pc, #364]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 8007104:	f043 0301 	orr.w	r3, r3, #1
 8007108:	6713      	str	r3, [r2, #112]	@ 0x70
 800710a:	e00b      	b.n	8007124 <HAL_RCC_OscConfig+0x324>
 800710c:	4b58      	ldr	r3, [pc, #352]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 800710e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007110:	4a57      	ldr	r2, [pc, #348]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 8007112:	f023 0301 	bic.w	r3, r3, #1
 8007116:	6713      	str	r3, [r2, #112]	@ 0x70
 8007118:	4b55      	ldr	r3, [pc, #340]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 800711a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800711c:	4a54      	ldr	r2, [pc, #336]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 800711e:	f023 0304 	bic.w	r3, r3, #4
 8007122:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d015      	beq.n	8007158 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800712c:	f7fb fdf6 	bl	8002d1c <HAL_GetTick>
 8007130:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007132:	e00a      	b.n	800714a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007134:	f7fb fdf2 	bl	8002d1c <HAL_GetTick>
 8007138:	4602      	mov	r2, r0
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	1ad3      	subs	r3, r2, r3
 800713e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007142:	4293      	cmp	r3, r2
 8007144:	d901      	bls.n	800714a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007146:	2303      	movs	r3, #3
 8007148:	e0cb      	b.n	80072e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800714a:	4b49      	ldr	r3, [pc, #292]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 800714c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800714e:	f003 0302 	and.w	r3, r3, #2
 8007152:	2b00      	cmp	r3, #0
 8007154:	d0ee      	beq.n	8007134 <HAL_RCC_OscConfig+0x334>
 8007156:	e014      	b.n	8007182 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007158:	f7fb fde0 	bl	8002d1c <HAL_GetTick>
 800715c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800715e:	e00a      	b.n	8007176 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007160:	f7fb fddc 	bl	8002d1c <HAL_GetTick>
 8007164:	4602      	mov	r2, r0
 8007166:	693b      	ldr	r3, [r7, #16]
 8007168:	1ad3      	subs	r3, r2, r3
 800716a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800716e:	4293      	cmp	r3, r2
 8007170:	d901      	bls.n	8007176 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007172:	2303      	movs	r3, #3
 8007174:	e0b5      	b.n	80072e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007176:	4b3e      	ldr	r3, [pc, #248]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 8007178:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800717a:	f003 0302 	and.w	r3, r3, #2
 800717e:	2b00      	cmp	r3, #0
 8007180:	d1ee      	bne.n	8007160 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007182:	7dfb      	ldrb	r3, [r7, #23]
 8007184:	2b01      	cmp	r3, #1
 8007186:	d105      	bne.n	8007194 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007188:	4b39      	ldr	r3, [pc, #228]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 800718a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800718c:	4a38      	ldr	r2, [pc, #224]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 800718e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007192:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	699b      	ldr	r3, [r3, #24]
 8007198:	2b00      	cmp	r3, #0
 800719a:	f000 80a1 	beq.w	80072e0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800719e:	4b34      	ldr	r3, [pc, #208]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 80071a0:	689b      	ldr	r3, [r3, #8]
 80071a2:	f003 030c 	and.w	r3, r3, #12
 80071a6:	2b08      	cmp	r3, #8
 80071a8:	d05c      	beq.n	8007264 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	699b      	ldr	r3, [r3, #24]
 80071ae:	2b02      	cmp	r3, #2
 80071b0:	d141      	bne.n	8007236 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80071b2:	4b31      	ldr	r3, [pc, #196]	@ (8007278 <HAL_RCC_OscConfig+0x478>)
 80071b4:	2200      	movs	r2, #0
 80071b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071b8:	f7fb fdb0 	bl	8002d1c <HAL_GetTick>
 80071bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071be:	e008      	b.n	80071d2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80071c0:	f7fb fdac 	bl	8002d1c <HAL_GetTick>
 80071c4:	4602      	mov	r2, r0
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	1ad3      	subs	r3, r2, r3
 80071ca:	2b02      	cmp	r3, #2
 80071cc:	d901      	bls.n	80071d2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80071ce:	2303      	movs	r3, #3
 80071d0:	e087      	b.n	80072e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071d2:	4b27      	ldr	r3, [pc, #156]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d1f0      	bne.n	80071c0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	69da      	ldr	r2, [r3, #28]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6a1b      	ldr	r3, [r3, #32]
 80071e6:	431a      	orrs	r2, r3
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ec:	019b      	lsls	r3, r3, #6
 80071ee:	431a      	orrs	r2, r3
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071f4:	085b      	lsrs	r3, r3, #1
 80071f6:	3b01      	subs	r3, #1
 80071f8:	041b      	lsls	r3, r3, #16
 80071fa:	431a      	orrs	r2, r3
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007200:	061b      	lsls	r3, r3, #24
 8007202:	491b      	ldr	r1, [pc, #108]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 8007204:	4313      	orrs	r3, r2
 8007206:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007208:	4b1b      	ldr	r3, [pc, #108]	@ (8007278 <HAL_RCC_OscConfig+0x478>)
 800720a:	2201      	movs	r2, #1
 800720c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800720e:	f7fb fd85 	bl	8002d1c <HAL_GetTick>
 8007212:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007214:	e008      	b.n	8007228 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007216:	f7fb fd81 	bl	8002d1c <HAL_GetTick>
 800721a:	4602      	mov	r2, r0
 800721c:	693b      	ldr	r3, [r7, #16]
 800721e:	1ad3      	subs	r3, r2, r3
 8007220:	2b02      	cmp	r3, #2
 8007222:	d901      	bls.n	8007228 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007224:	2303      	movs	r3, #3
 8007226:	e05c      	b.n	80072e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007228:	4b11      	ldr	r3, [pc, #68]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007230:	2b00      	cmp	r3, #0
 8007232:	d0f0      	beq.n	8007216 <HAL_RCC_OscConfig+0x416>
 8007234:	e054      	b.n	80072e0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007236:	4b10      	ldr	r3, [pc, #64]	@ (8007278 <HAL_RCC_OscConfig+0x478>)
 8007238:	2200      	movs	r2, #0
 800723a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800723c:	f7fb fd6e 	bl	8002d1c <HAL_GetTick>
 8007240:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007242:	e008      	b.n	8007256 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007244:	f7fb fd6a 	bl	8002d1c <HAL_GetTick>
 8007248:	4602      	mov	r2, r0
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	1ad3      	subs	r3, r2, r3
 800724e:	2b02      	cmp	r3, #2
 8007250:	d901      	bls.n	8007256 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007252:	2303      	movs	r3, #3
 8007254:	e045      	b.n	80072e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007256:	4b06      	ldr	r3, [pc, #24]	@ (8007270 <HAL_RCC_OscConfig+0x470>)
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800725e:	2b00      	cmp	r3, #0
 8007260:	d1f0      	bne.n	8007244 <HAL_RCC_OscConfig+0x444>
 8007262:	e03d      	b.n	80072e0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	699b      	ldr	r3, [r3, #24]
 8007268:	2b01      	cmp	r3, #1
 800726a:	d107      	bne.n	800727c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800726c:	2301      	movs	r3, #1
 800726e:	e038      	b.n	80072e2 <HAL_RCC_OscConfig+0x4e2>
 8007270:	40023800 	.word	0x40023800
 8007274:	40007000 	.word	0x40007000
 8007278:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800727c:	4b1b      	ldr	r3, [pc, #108]	@ (80072ec <HAL_RCC_OscConfig+0x4ec>)
 800727e:	685b      	ldr	r3, [r3, #4]
 8007280:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	699b      	ldr	r3, [r3, #24]
 8007286:	2b01      	cmp	r3, #1
 8007288:	d028      	beq.n	80072dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007294:	429a      	cmp	r2, r3
 8007296:	d121      	bne.n	80072dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80072a2:	429a      	cmp	r2, r3
 80072a4:	d11a      	bne.n	80072dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80072a6:	68fa      	ldr	r2, [r7, #12]
 80072a8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80072ac:	4013      	ands	r3, r2
 80072ae:	687a      	ldr	r2, [r7, #4]
 80072b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80072b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d111      	bne.n	80072dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072c2:	085b      	lsrs	r3, r3, #1
 80072c4:	3b01      	subs	r3, #1
 80072c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80072c8:	429a      	cmp	r2, r3
 80072ca:	d107      	bne.n	80072dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80072d8:	429a      	cmp	r2, r3
 80072da:	d001      	beq.n	80072e0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80072dc:	2301      	movs	r3, #1
 80072de:	e000      	b.n	80072e2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80072e0:	2300      	movs	r3, #0
}
 80072e2:	4618      	mov	r0, r3
 80072e4:	3718      	adds	r7, #24
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bd80      	pop	{r7, pc}
 80072ea:	bf00      	nop
 80072ec:	40023800 	.word	0x40023800

080072f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b084      	sub	sp, #16
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
 80072f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d101      	bne.n	8007304 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007300:	2301      	movs	r3, #1
 8007302:	e0cc      	b.n	800749e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007304:	4b68      	ldr	r3, [pc, #416]	@ (80074a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f003 0307 	and.w	r3, r3, #7
 800730c:	683a      	ldr	r2, [r7, #0]
 800730e:	429a      	cmp	r2, r3
 8007310:	d90c      	bls.n	800732c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007312:	4b65      	ldr	r3, [pc, #404]	@ (80074a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007314:	683a      	ldr	r2, [r7, #0]
 8007316:	b2d2      	uxtb	r2, r2
 8007318:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800731a:	4b63      	ldr	r3, [pc, #396]	@ (80074a8 <HAL_RCC_ClockConfig+0x1b8>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f003 0307 	and.w	r3, r3, #7
 8007322:	683a      	ldr	r2, [r7, #0]
 8007324:	429a      	cmp	r2, r3
 8007326:	d001      	beq.n	800732c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007328:	2301      	movs	r3, #1
 800732a:	e0b8      	b.n	800749e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f003 0302 	and.w	r3, r3, #2
 8007334:	2b00      	cmp	r3, #0
 8007336:	d020      	beq.n	800737a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f003 0304 	and.w	r3, r3, #4
 8007340:	2b00      	cmp	r3, #0
 8007342:	d005      	beq.n	8007350 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007344:	4b59      	ldr	r3, [pc, #356]	@ (80074ac <HAL_RCC_ClockConfig+0x1bc>)
 8007346:	689b      	ldr	r3, [r3, #8]
 8007348:	4a58      	ldr	r2, [pc, #352]	@ (80074ac <HAL_RCC_ClockConfig+0x1bc>)
 800734a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800734e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f003 0308 	and.w	r3, r3, #8
 8007358:	2b00      	cmp	r3, #0
 800735a:	d005      	beq.n	8007368 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800735c:	4b53      	ldr	r3, [pc, #332]	@ (80074ac <HAL_RCC_ClockConfig+0x1bc>)
 800735e:	689b      	ldr	r3, [r3, #8]
 8007360:	4a52      	ldr	r2, [pc, #328]	@ (80074ac <HAL_RCC_ClockConfig+0x1bc>)
 8007362:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007366:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007368:	4b50      	ldr	r3, [pc, #320]	@ (80074ac <HAL_RCC_ClockConfig+0x1bc>)
 800736a:	689b      	ldr	r3, [r3, #8]
 800736c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	689b      	ldr	r3, [r3, #8]
 8007374:	494d      	ldr	r1, [pc, #308]	@ (80074ac <HAL_RCC_ClockConfig+0x1bc>)
 8007376:	4313      	orrs	r3, r2
 8007378:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f003 0301 	and.w	r3, r3, #1
 8007382:	2b00      	cmp	r3, #0
 8007384:	d044      	beq.n	8007410 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	2b01      	cmp	r3, #1
 800738c:	d107      	bne.n	800739e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800738e:	4b47      	ldr	r3, [pc, #284]	@ (80074ac <HAL_RCC_ClockConfig+0x1bc>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007396:	2b00      	cmp	r3, #0
 8007398:	d119      	bne.n	80073ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800739a:	2301      	movs	r3, #1
 800739c:	e07f      	b.n	800749e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	685b      	ldr	r3, [r3, #4]
 80073a2:	2b02      	cmp	r3, #2
 80073a4:	d003      	beq.n	80073ae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80073aa:	2b03      	cmp	r3, #3
 80073ac:	d107      	bne.n	80073be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80073ae:	4b3f      	ldr	r3, [pc, #252]	@ (80074ac <HAL_RCC_ClockConfig+0x1bc>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d109      	bne.n	80073ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80073ba:	2301      	movs	r3, #1
 80073bc:	e06f      	b.n	800749e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073be:	4b3b      	ldr	r3, [pc, #236]	@ (80074ac <HAL_RCC_ClockConfig+0x1bc>)
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f003 0302 	and.w	r3, r3, #2
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d101      	bne.n	80073ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80073ca:	2301      	movs	r3, #1
 80073cc:	e067      	b.n	800749e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80073ce:	4b37      	ldr	r3, [pc, #220]	@ (80074ac <HAL_RCC_ClockConfig+0x1bc>)
 80073d0:	689b      	ldr	r3, [r3, #8]
 80073d2:	f023 0203 	bic.w	r2, r3, #3
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	685b      	ldr	r3, [r3, #4]
 80073da:	4934      	ldr	r1, [pc, #208]	@ (80074ac <HAL_RCC_ClockConfig+0x1bc>)
 80073dc:	4313      	orrs	r3, r2
 80073de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80073e0:	f7fb fc9c 	bl	8002d1c <HAL_GetTick>
 80073e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80073e6:	e00a      	b.n	80073fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80073e8:	f7fb fc98 	bl	8002d1c <HAL_GetTick>
 80073ec:	4602      	mov	r2, r0
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	1ad3      	subs	r3, r2, r3
 80073f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d901      	bls.n	80073fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80073fa:	2303      	movs	r3, #3
 80073fc:	e04f      	b.n	800749e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80073fe:	4b2b      	ldr	r3, [pc, #172]	@ (80074ac <HAL_RCC_ClockConfig+0x1bc>)
 8007400:	689b      	ldr	r3, [r3, #8]
 8007402:	f003 020c 	and.w	r2, r3, #12
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	009b      	lsls	r3, r3, #2
 800740c:	429a      	cmp	r2, r3
 800740e:	d1eb      	bne.n	80073e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007410:	4b25      	ldr	r3, [pc, #148]	@ (80074a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f003 0307 	and.w	r3, r3, #7
 8007418:	683a      	ldr	r2, [r7, #0]
 800741a:	429a      	cmp	r2, r3
 800741c:	d20c      	bcs.n	8007438 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800741e:	4b22      	ldr	r3, [pc, #136]	@ (80074a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007420:	683a      	ldr	r2, [r7, #0]
 8007422:	b2d2      	uxtb	r2, r2
 8007424:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007426:	4b20      	ldr	r3, [pc, #128]	@ (80074a8 <HAL_RCC_ClockConfig+0x1b8>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f003 0307 	and.w	r3, r3, #7
 800742e:	683a      	ldr	r2, [r7, #0]
 8007430:	429a      	cmp	r2, r3
 8007432:	d001      	beq.n	8007438 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007434:	2301      	movs	r3, #1
 8007436:	e032      	b.n	800749e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f003 0304 	and.w	r3, r3, #4
 8007440:	2b00      	cmp	r3, #0
 8007442:	d008      	beq.n	8007456 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007444:	4b19      	ldr	r3, [pc, #100]	@ (80074ac <HAL_RCC_ClockConfig+0x1bc>)
 8007446:	689b      	ldr	r3, [r3, #8]
 8007448:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	68db      	ldr	r3, [r3, #12]
 8007450:	4916      	ldr	r1, [pc, #88]	@ (80074ac <HAL_RCC_ClockConfig+0x1bc>)
 8007452:	4313      	orrs	r3, r2
 8007454:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f003 0308 	and.w	r3, r3, #8
 800745e:	2b00      	cmp	r3, #0
 8007460:	d009      	beq.n	8007476 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007462:	4b12      	ldr	r3, [pc, #72]	@ (80074ac <HAL_RCC_ClockConfig+0x1bc>)
 8007464:	689b      	ldr	r3, [r3, #8]
 8007466:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	691b      	ldr	r3, [r3, #16]
 800746e:	00db      	lsls	r3, r3, #3
 8007470:	490e      	ldr	r1, [pc, #56]	@ (80074ac <HAL_RCC_ClockConfig+0x1bc>)
 8007472:	4313      	orrs	r3, r2
 8007474:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007476:	f000 f821 	bl	80074bc <HAL_RCC_GetSysClockFreq>
 800747a:	4602      	mov	r2, r0
 800747c:	4b0b      	ldr	r3, [pc, #44]	@ (80074ac <HAL_RCC_ClockConfig+0x1bc>)
 800747e:	689b      	ldr	r3, [r3, #8]
 8007480:	091b      	lsrs	r3, r3, #4
 8007482:	f003 030f 	and.w	r3, r3, #15
 8007486:	490a      	ldr	r1, [pc, #40]	@ (80074b0 <HAL_RCC_ClockConfig+0x1c0>)
 8007488:	5ccb      	ldrb	r3, [r1, r3]
 800748a:	fa22 f303 	lsr.w	r3, r2, r3
 800748e:	4a09      	ldr	r2, [pc, #36]	@ (80074b4 <HAL_RCC_ClockConfig+0x1c4>)
 8007490:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007492:	4b09      	ldr	r3, [pc, #36]	@ (80074b8 <HAL_RCC_ClockConfig+0x1c8>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4618      	mov	r0, r3
 8007498:	f7fb faf4 	bl	8002a84 <HAL_InitTick>

  return HAL_OK;
 800749c:	2300      	movs	r3, #0
}
 800749e:	4618      	mov	r0, r3
 80074a0:	3710      	adds	r7, #16
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}
 80074a6:	bf00      	nop
 80074a8:	40023c00 	.word	0x40023c00
 80074ac:	40023800 	.word	0x40023800
 80074b0:	08010270 	.word	0x08010270
 80074b4:	20000014 	.word	0x20000014
 80074b8:	20000018 	.word	0x20000018

080074bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80074bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80074c0:	b094      	sub	sp, #80	@ 0x50
 80074c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80074c4:	2300      	movs	r3, #0
 80074c6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80074c8:	2300      	movs	r3, #0
 80074ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80074cc:	2300      	movs	r3, #0
 80074ce:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80074d0:	2300      	movs	r3, #0
 80074d2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80074d4:	4b79      	ldr	r3, [pc, #484]	@ (80076bc <HAL_RCC_GetSysClockFreq+0x200>)
 80074d6:	689b      	ldr	r3, [r3, #8]
 80074d8:	f003 030c 	and.w	r3, r3, #12
 80074dc:	2b08      	cmp	r3, #8
 80074de:	d00d      	beq.n	80074fc <HAL_RCC_GetSysClockFreq+0x40>
 80074e0:	2b08      	cmp	r3, #8
 80074e2:	f200 80e1 	bhi.w	80076a8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d002      	beq.n	80074f0 <HAL_RCC_GetSysClockFreq+0x34>
 80074ea:	2b04      	cmp	r3, #4
 80074ec:	d003      	beq.n	80074f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80074ee:	e0db      	b.n	80076a8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80074f0:	4b73      	ldr	r3, [pc, #460]	@ (80076c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80074f2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80074f4:	e0db      	b.n	80076ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80074f6:	4b73      	ldr	r3, [pc, #460]	@ (80076c4 <HAL_RCC_GetSysClockFreq+0x208>)
 80074f8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80074fa:	e0d8      	b.n	80076ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80074fc:	4b6f      	ldr	r3, [pc, #444]	@ (80076bc <HAL_RCC_GetSysClockFreq+0x200>)
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007504:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007506:	4b6d      	ldr	r3, [pc, #436]	@ (80076bc <HAL_RCC_GetSysClockFreq+0x200>)
 8007508:	685b      	ldr	r3, [r3, #4]
 800750a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800750e:	2b00      	cmp	r3, #0
 8007510:	d063      	beq.n	80075da <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007512:	4b6a      	ldr	r3, [pc, #424]	@ (80076bc <HAL_RCC_GetSysClockFreq+0x200>)
 8007514:	685b      	ldr	r3, [r3, #4]
 8007516:	099b      	lsrs	r3, r3, #6
 8007518:	2200      	movs	r2, #0
 800751a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800751c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800751e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007520:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007524:	633b      	str	r3, [r7, #48]	@ 0x30
 8007526:	2300      	movs	r3, #0
 8007528:	637b      	str	r3, [r7, #52]	@ 0x34
 800752a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800752e:	4622      	mov	r2, r4
 8007530:	462b      	mov	r3, r5
 8007532:	f04f 0000 	mov.w	r0, #0
 8007536:	f04f 0100 	mov.w	r1, #0
 800753a:	0159      	lsls	r1, r3, #5
 800753c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007540:	0150      	lsls	r0, r2, #5
 8007542:	4602      	mov	r2, r0
 8007544:	460b      	mov	r3, r1
 8007546:	4621      	mov	r1, r4
 8007548:	1a51      	subs	r1, r2, r1
 800754a:	6139      	str	r1, [r7, #16]
 800754c:	4629      	mov	r1, r5
 800754e:	eb63 0301 	sbc.w	r3, r3, r1
 8007552:	617b      	str	r3, [r7, #20]
 8007554:	f04f 0200 	mov.w	r2, #0
 8007558:	f04f 0300 	mov.w	r3, #0
 800755c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007560:	4659      	mov	r1, fp
 8007562:	018b      	lsls	r3, r1, #6
 8007564:	4651      	mov	r1, sl
 8007566:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800756a:	4651      	mov	r1, sl
 800756c:	018a      	lsls	r2, r1, #6
 800756e:	4651      	mov	r1, sl
 8007570:	ebb2 0801 	subs.w	r8, r2, r1
 8007574:	4659      	mov	r1, fp
 8007576:	eb63 0901 	sbc.w	r9, r3, r1
 800757a:	f04f 0200 	mov.w	r2, #0
 800757e:	f04f 0300 	mov.w	r3, #0
 8007582:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007586:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800758a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800758e:	4690      	mov	r8, r2
 8007590:	4699      	mov	r9, r3
 8007592:	4623      	mov	r3, r4
 8007594:	eb18 0303 	adds.w	r3, r8, r3
 8007598:	60bb      	str	r3, [r7, #8]
 800759a:	462b      	mov	r3, r5
 800759c:	eb49 0303 	adc.w	r3, r9, r3
 80075a0:	60fb      	str	r3, [r7, #12]
 80075a2:	f04f 0200 	mov.w	r2, #0
 80075a6:	f04f 0300 	mov.w	r3, #0
 80075aa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80075ae:	4629      	mov	r1, r5
 80075b0:	024b      	lsls	r3, r1, #9
 80075b2:	4621      	mov	r1, r4
 80075b4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80075b8:	4621      	mov	r1, r4
 80075ba:	024a      	lsls	r2, r1, #9
 80075bc:	4610      	mov	r0, r2
 80075be:	4619      	mov	r1, r3
 80075c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075c2:	2200      	movs	r2, #0
 80075c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80075c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80075c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80075cc:	f7f9 f9ee 	bl	80009ac <__aeabi_uldivmod>
 80075d0:	4602      	mov	r2, r0
 80075d2:	460b      	mov	r3, r1
 80075d4:	4613      	mov	r3, r2
 80075d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075d8:	e058      	b.n	800768c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80075da:	4b38      	ldr	r3, [pc, #224]	@ (80076bc <HAL_RCC_GetSysClockFreq+0x200>)
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	099b      	lsrs	r3, r3, #6
 80075e0:	2200      	movs	r2, #0
 80075e2:	4618      	mov	r0, r3
 80075e4:	4611      	mov	r1, r2
 80075e6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80075ea:	623b      	str	r3, [r7, #32]
 80075ec:	2300      	movs	r3, #0
 80075ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80075f0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80075f4:	4642      	mov	r2, r8
 80075f6:	464b      	mov	r3, r9
 80075f8:	f04f 0000 	mov.w	r0, #0
 80075fc:	f04f 0100 	mov.w	r1, #0
 8007600:	0159      	lsls	r1, r3, #5
 8007602:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007606:	0150      	lsls	r0, r2, #5
 8007608:	4602      	mov	r2, r0
 800760a:	460b      	mov	r3, r1
 800760c:	4641      	mov	r1, r8
 800760e:	ebb2 0a01 	subs.w	sl, r2, r1
 8007612:	4649      	mov	r1, r9
 8007614:	eb63 0b01 	sbc.w	fp, r3, r1
 8007618:	f04f 0200 	mov.w	r2, #0
 800761c:	f04f 0300 	mov.w	r3, #0
 8007620:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007624:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007628:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800762c:	ebb2 040a 	subs.w	r4, r2, sl
 8007630:	eb63 050b 	sbc.w	r5, r3, fp
 8007634:	f04f 0200 	mov.w	r2, #0
 8007638:	f04f 0300 	mov.w	r3, #0
 800763c:	00eb      	lsls	r3, r5, #3
 800763e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007642:	00e2      	lsls	r2, r4, #3
 8007644:	4614      	mov	r4, r2
 8007646:	461d      	mov	r5, r3
 8007648:	4643      	mov	r3, r8
 800764a:	18e3      	adds	r3, r4, r3
 800764c:	603b      	str	r3, [r7, #0]
 800764e:	464b      	mov	r3, r9
 8007650:	eb45 0303 	adc.w	r3, r5, r3
 8007654:	607b      	str	r3, [r7, #4]
 8007656:	f04f 0200 	mov.w	r2, #0
 800765a:	f04f 0300 	mov.w	r3, #0
 800765e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007662:	4629      	mov	r1, r5
 8007664:	028b      	lsls	r3, r1, #10
 8007666:	4621      	mov	r1, r4
 8007668:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800766c:	4621      	mov	r1, r4
 800766e:	028a      	lsls	r2, r1, #10
 8007670:	4610      	mov	r0, r2
 8007672:	4619      	mov	r1, r3
 8007674:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007676:	2200      	movs	r2, #0
 8007678:	61bb      	str	r3, [r7, #24]
 800767a:	61fa      	str	r2, [r7, #28]
 800767c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007680:	f7f9 f994 	bl	80009ac <__aeabi_uldivmod>
 8007684:	4602      	mov	r2, r0
 8007686:	460b      	mov	r3, r1
 8007688:	4613      	mov	r3, r2
 800768a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800768c:	4b0b      	ldr	r3, [pc, #44]	@ (80076bc <HAL_RCC_GetSysClockFreq+0x200>)
 800768e:	685b      	ldr	r3, [r3, #4]
 8007690:	0c1b      	lsrs	r3, r3, #16
 8007692:	f003 0303 	and.w	r3, r3, #3
 8007696:	3301      	adds	r3, #1
 8007698:	005b      	lsls	r3, r3, #1
 800769a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800769c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800769e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80076a4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80076a6:	e002      	b.n	80076ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80076a8:	4b05      	ldr	r3, [pc, #20]	@ (80076c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80076aa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80076ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80076ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80076b0:	4618      	mov	r0, r3
 80076b2:	3750      	adds	r7, #80	@ 0x50
 80076b4:	46bd      	mov	sp, r7
 80076b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80076ba:	bf00      	nop
 80076bc:	40023800 	.word	0x40023800
 80076c0:	00f42400 	.word	0x00f42400
 80076c4:	007a1200 	.word	0x007a1200

080076c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80076c8:	b480      	push	{r7}
 80076ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80076cc:	4b03      	ldr	r3, [pc, #12]	@ (80076dc <HAL_RCC_GetHCLKFreq+0x14>)
 80076ce:	681b      	ldr	r3, [r3, #0]
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	46bd      	mov	sp, r7
 80076d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d8:	4770      	bx	lr
 80076da:	bf00      	nop
 80076dc:	20000014 	.word	0x20000014

080076e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80076e4:	f7ff fff0 	bl	80076c8 <HAL_RCC_GetHCLKFreq>
 80076e8:	4602      	mov	r2, r0
 80076ea:	4b05      	ldr	r3, [pc, #20]	@ (8007700 <HAL_RCC_GetPCLK1Freq+0x20>)
 80076ec:	689b      	ldr	r3, [r3, #8]
 80076ee:	0a9b      	lsrs	r3, r3, #10
 80076f0:	f003 0307 	and.w	r3, r3, #7
 80076f4:	4903      	ldr	r1, [pc, #12]	@ (8007704 <HAL_RCC_GetPCLK1Freq+0x24>)
 80076f6:	5ccb      	ldrb	r3, [r1, r3]
 80076f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80076fc:	4618      	mov	r0, r3
 80076fe:	bd80      	pop	{r7, pc}
 8007700:	40023800 	.word	0x40023800
 8007704:	08010280 	.word	0x08010280

08007708 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007708:	b580      	push	{r7, lr}
 800770a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800770c:	f7ff ffdc 	bl	80076c8 <HAL_RCC_GetHCLKFreq>
 8007710:	4602      	mov	r2, r0
 8007712:	4b05      	ldr	r3, [pc, #20]	@ (8007728 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007714:	689b      	ldr	r3, [r3, #8]
 8007716:	0b5b      	lsrs	r3, r3, #13
 8007718:	f003 0307 	and.w	r3, r3, #7
 800771c:	4903      	ldr	r1, [pc, #12]	@ (800772c <HAL_RCC_GetPCLK2Freq+0x24>)
 800771e:	5ccb      	ldrb	r3, [r1, r3]
 8007720:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007724:	4618      	mov	r0, r3
 8007726:	bd80      	pop	{r7, pc}
 8007728:	40023800 	.word	0x40023800
 800772c:	08010280 	.word	0x08010280

08007730 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007730:	b480      	push	{r7}
 8007732:	b083      	sub	sp, #12
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
 8007738:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	220f      	movs	r2, #15
 800773e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007740:	4b12      	ldr	r3, [pc, #72]	@ (800778c <HAL_RCC_GetClockConfig+0x5c>)
 8007742:	689b      	ldr	r3, [r3, #8]
 8007744:	f003 0203 	and.w	r2, r3, #3
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800774c:	4b0f      	ldr	r3, [pc, #60]	@ (800778c <HAL_RCC_GetClockConfig+0x5c>)
 800774e:	689b      	ldr	r3, [r3, #8]
 8007750:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007758:	4b0c      	ldr	r3, [pc, #48]	@ (800778c <HAL_RCC_GetClockConfig+0x5c>)
 800775a:	689b      	ldr	r3, [r3, #8]
 800775c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007764:	4b09      	ldr	r3, [pc, #36]	@ (800778c <HAL_RCC_GetClockConfig+0x5c>)
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	08db      	lsrs	r3, r3, #3
 800776a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007772:	4b07      	ldr	r3, [pc, #28]	@ (8007790 <HAL_RCC_GetClockConfig+0x60>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f003 0207 	and.w	r2, r3, #7
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	601a      	str	r2, [r3, #0]
}
 800777e:	bf00      	nop
 8007780:	370c      	adds	r7, #12
 8007782:	46bd      	mov	sp, r7
 8007784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007788:	4770      	bx	lr
 800778a:	bf00      	nop
 800778c:	40023800 	.word	0x40023800
 8007790:	40023c00 	.word	0x40023c00

08007794 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b086      	sub	sp, #24
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800779c:	2300      	movs	r3, #0
 800779e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80077a0:	2300      	movs	r3, #0
 80077a2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f003 0301 	and.w	r3, r3, #1
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d105      	bne.n	80077bc <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d035      	beq.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80077bc:	4b62      	ldr	r3, [pc, #392]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80077be:	2200      	movs	r2, #0
 80077c0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80077c2:	f7fb faab 	bl	8002d1c <HAL_GetTick>
 80077c6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80077c8:	e008      	b.n	80077dc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80077ca:	f7fb faa7 	bl	8002d1c <HAL_GetTick>
 80077ce:	4602      	mov	r2, r0
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	1ad3      	subs	r3, r2, r3
 80077d4:	2b02      	cmp	r3, #2
 80077d6:	d901      	bls.n	80077dc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80077d8:	2303      	movs	r3, #3
 80077da:	e0b0      	b.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80077dc:	4b5b      	ldr	r3, [pc, #364]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d1f0      	bne.n	80077ca <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	019a      	lsls	r2, r3, #6
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	689b      	ldr	r3, [r3, #8]
 80077f2:	071b      	lsls	r3, r3, #28
 80077f4:	4955      	ldr	r1, [pc, #340]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80077f6:	4313      	orrs	r3, r2
 80077f8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80077fc:	4b52      	ldr	r3, [pc, #328]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80077fe:	2201      	movs	r2, #1
 8007800:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007802:	f7fb fa8b 	bl	8002d1c <HAL_GetTick>
 8007806:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007808:	e008      	b.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800780a:	f7fb fa87 	bl	8002d1c <HAL_GetTick>
 800780e:	4602      	mov	r2, r0
 8007810:	697b      	ldr	r3, [r7, #20]
 8007812:	1ad3      	subs	r3, r2, r3
 8007814:	2b02      	cmp	r3, #2
 8007816:	d901      	bls.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007818:	2303      	movs	r3, #3
 800781a:	e090      	b.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800781c:	4b4b      	ldr	r3, [pc, #300]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007824:	2b00      	cmp	r3, #0
 8007826:	d0f0      	beq.n	800780a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f003 0302 	and.w	r3, r3, #2
 8007830:	2b00      	cmp	r3, #0
 8007832:	f000 8083 	beq.w	800793c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007836:	2300      	movs	r3, #0
 8007838:	60fb      	str	r3, [r7, #12]
 800783a:	4b44      	ldr	r3, [pc, #272]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800783c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800783e:	4a43      	ldr	r2, [pc, #268]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007840:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007844:	6413      	str	r3, [r2, #64]	@ 0x40
 8007846:	4b41      	ldr	r3, [pc, #260]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800784a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800784e:	60fb      	str	r3, [r7, #12]
 8007850:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007852:	4b3f      	ldr	r3, [pc, #252]	@ (8007950 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4a3e      	ldr	r2, [pc, #248]	@ (8007950 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007858:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800785c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800785e:	f7fb fa5d 	bl	8002d1c <HAL_GetTick>
 8007862:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007864:	e008      	b.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007866:	f7fb fa59 	bl	8002d1c <HAL_GetTick>
 800786a:	4602      	mov	r2, r0
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	1ad3      	subs	r3, r2, r3
 8007870:	2b02      	cmp	r3, #2
 8007872:	d901      	bls.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8007874:	2303      	movs	r3, #3
 8007876:	e062      	b.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007878:	4b35      	ldr	r3, [pc, #212]	@ (8007950 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007880:	2b00      	cmp	r3, #0
 8007882:	d0f0      	beq.n	8007866 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007884:	4b31      	ldr	r3, [pc, #196]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007886:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007888:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800788c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800788e:	693b      	ldr	r3, [r7, #16]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d02f      	beq.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	68db      	ldr	r3, [r3, #12]
 8007898:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800789c:	693a      	ldr	r2, [r7, #16]
 800789e:	429a      	cmp	r2, r3
 80078a0:	d028      	beq.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80078a2:	4b2a      	ldr	r3, [pc, #168]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80078a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80078aa:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80078ac:	4b29      	ldr	r3, [pc, #164]	@ (8007954 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80078ae:	2201      	movs	r2, #1
 80078b0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80078b2:	4b28      	ldr	r3, [pc, #160]	@ (8007954 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80078b4:	2200      	movs	r2, #0
 80078b6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80078b8:	4a24      	ldr	r2, [pc, #144]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80078be:	4b23      	ldr	r3, [pc, #140]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80078c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078c2:	f003 0301 	and.w	r3, r3, #1
 80078c6:	2b01      	cmp	r3, #1
 80078c8:	d114      	bne.n	80078f4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80078ca:	f7fb fa27 	bl	8002d1c <HAL_GetTick>
 80078ce:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80078d0:	e00a      	b.n	80078e8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078d2:	f7fb fa23 	bl	8002d1c <HAL_GetTick>
 80078d6:	4602      	mov	r2, r0
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	1ad3      	subs	r3, r2, r3
 80078dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d901      	bls.n	80078e8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80078e4:	2303      	movs	r3, #3
 80078e6:	e02a      	b.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80078e8:	4b18      	ldr	r3, [pc, #96]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80078ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078ec:	f003 0302 	and.w	r3, r3, #2
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d0ee      	beq.n	80078d2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	68db      	ldr	r3, [r3, #12]
 80078f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80078fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007900:	d10d      	bne.n	800791e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007902:	4b12      	ldr	r3, [pc, #72]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007904:	689b      	ldr	r3, [r3, #8]
 8007906:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	68db      	ldr	r3, [r3, #12]
 800790e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007912:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007916:	490d      	ldr	r1, [pc, #52]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007918:	4313      	orrs	r3, r2
 800791a:	608b      	str	r3, [r1, #8]
 800791c:	e005      	b.n	800792a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800791e:	4b0b      	ldr	r3, [pc, #44]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007920:	689b      	ldr	r3, [r3, #8]
 8007922:	4a0a      	ldr	r2, [pc, #40]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007924:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007928:	6093      	str	r3, [r2, #8]
 800792a:	4b08      	ldr	r3, [pc, #32]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800792c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	68db      	ldr	r3, [r3, #12]
 8007932:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007936:	4905      	ldr	r1, [pc, #20]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007938:	4313      	orrs	r3, r2
 800793a:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800793c:	2300      	movs	r3, #0
}
 800793e:	4618      	mov	r0, r3
 8007940:	3718      	adds	r7, #24
 8007942:	46bd      	mov	sp, r7
 8007944:	bd80      	pop	{r7, pc}
 8007946:	bf00      	nop
 8007948:	42470068 	.word	0x42470068
 800794c:	40023800 	.word	0x40023800
 8007950:	40007000 	.word	0x40007000
 8007954:	42470e40 	.word	0x42470e40

08007958 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007958:	b480      	push	{r7}
 800795a:	b087      	sub	sp, #28
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8007960:	2300      	movs	r3, #0
 8007962:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007964:	2300      	movs	r3, #0
 8007966:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007968:	2300      	movs	r3, #0
 800796a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800796c:	2300      	movs	r3, #0
 800796e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2b01      	cmp	r3, #1
 8007974:	d13f      	bne.n	80079f6 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8007976:	4b24      	ldr	r3, [pc, #144]	@ (8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007978:	689b      	ldr	r3, [r3, #8]
 800797a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800797e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d006      	beq.n	8007994 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800798c:	d12f      	bne.n	80079ee <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800798e:	4b1f      	ldr	r3, [pc, #124]	@ (8007a0c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007990:	617b      	str	r3, [r7, #20]
          break;
 8007992:	e02f      	b.n	80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007994:	4b1c      	ldr	r3, [pc, #112]	@ (8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800799c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80079a0:	d108      	bne.n	80079b4 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80079a2:	4b19      	ldr	r3, [pc, #100]	@ (8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80079aa:	4a19      	ldr	r2, [pc, #100]	@ (8007a10 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80079ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80079b0:	613b      	str	r3, [r7, #16]
 80079b2:	e007      	b.n	80079c4 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80079b4:	4b14      	ldr	r3, [pc, #80]	@ (8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80079bc:	4a15      	ldr	r2, [pc, #84]	@ (8007a14 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80079be:	fbb2 f3f3 	udiv	r3, r2, r3
 80079c2:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80079c4:	4b10      	ldr	r3, [pc, #64]	@ (8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80079c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80079ca:	099b      	lsrs	r3, r3, #6
 80079cc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	fb02 f303 	mul.w	r3, r2, r3
 80079d6:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80079d8:	4b0b      	ldr	r3, [pc, #44]	@ (8007a08 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80079da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80079de:	0f1b      	lsrs	r3, r3, #28
 80079e0:	f003 0307 	and.w	r3, r3, #7
 80079e4:	68ba      	ldr	r2, [r7, #8]
 80079e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80079ea:	617b      	str	r3, [r7, #20]
          break;
 80079ec:	e002      	b.n	80079f4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80079ee:	2300      	movs	r3, #0
 80079f0:	617b      	str	r3, [r7, #20]
          break;
 80079f2:	bf00      	nop
        }
      }
      break;
 80079f4:	e000      	b.n	80079f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80079f6:	bf00      	nop
    }
  }
  return frequency;
 80079f8:	697b      	ldr	r3, [r7, #20]
}
 80079fa:	4618      	mov	r0, r3
 80079fc:	371c      	adds	r7, #28
 80079fe:	46bd      	mov	sp, r7
 8007a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a04:	4770      	bx	lr
 8007a06:	bf00      	nop
 8007a08:	40023800 	.word	0x40023800
 8007a0c:	00bb8000 	.word	0x00bb8000
 8007a10:	007a1200 	.word	0x007a1200
 8007a14:	00f42400 	.word	0x00f42400

08007a18 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b082      	sub	sp, #8
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d101      	bne.n	8007a2a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007a26:	2301      	movs	r3, #1
 8007a28:	e07b      	b.n	8007b22 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d108      	bne.n	8007a44 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	685b      	ldr	r3, [r3, #4]
 8007a36:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007a3a:	d009      	beq.n	8007a50 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	61da      	str	r2, [r3, #28]
 8007a42:	e005      	b.n	8007a50 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2200      	movs	r2, #0
 8007a48:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2200      	movs	r2, #0
 8007a54:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007a5c:	b2db      	uxtb	r3, r3
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d106      	bne.n	8007a70 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2200      	movs	r2, #0
 8007a66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007a6a:	6878      	ldr	r0, [r7, #4]
 8007a6c:	f7fa ff46 	bl	80028fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2202      	movs	r2, #2
 8007a74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	681a      	ldr	r2, [r3, #0]
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007a86:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	685b      	ldr	r3, [r3, #4]
 8007a8c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	689b      	ldr	r3, [r3, #8]
 8007a94:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007a98:	431a      	orrs	r2, r3
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	68db      	ldr	r3, [r3, #12]
 8007a9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007aa2:	431a      	orrs	r2, r3
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	691b      	ldr	r3, [r3, #16]
 8007aa8:	f003 0302 	and.w	r3, r3, #2
 8007aac:	431a      	orrs	r2, r3
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	695b      	ldr	r3, [r3, #20]
 8007ab2:	f003 0301 	and.w	r3, r3, #1
 8007ab6:	431a      	orrs	r2, r3
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	699b      	ldr	r3, [r3, #24]
 8007abc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ac0:	431a      	orrs	r2, r3
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	69db      	ldr	r3, [r3, #28]
 8007ac6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007aca:	431a      	orrs	r2, r3
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	6a1b      	ldr	r3, [r3, #32]
 8007ad0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ad4:	ea42 0103 	orr.w	r1, r2, r3
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007adc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	430a      	orrs	r2, r1
 8007ae6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	699b      	ldr	r3, [r3, #24]
 8007aec:	0c1b      	lsrs	r3, r3, #16
 8007aee:	f003 0104 	and.w	r1, r3, #4
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007af6:	f003 0210 	and.w	r2, r3, #16
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	430a      	orrs	r2, r1
 8007b00:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	69da      	ldr	r2, [r3, #28]
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007b10:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2200      	movs	r2, #0
 8007b16:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2201      	movs	r2, #1
 8007b1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007b20:	2300      	movs	r3, #0
}
 8007b22:	4618      	mov	r0, r3
 8007b24:	3708      	adds	r7, #8
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd80      	pop	{r7, pc}

08007b2a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b2a:	b580      	push	{r7, lr}
 8007b2c:	b088      	sub	sp, #32
 8007b2e:	af00      	add	r7, sp, #0
 8007b30:	60f8      	str	r0, [r7, #12]
 8007b32:	60b9      	str	r1, [r7, #8]
 8007b34:	603b      	str	r3, [r7, #0]
 8007b36:	4613      	mov	r3, r2
 8007b38:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007b3a:	f7fb f8ef 	bl	8002d1c <HAL_GetTick>
 8007b3e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007b40:	88fb      	ldrh	r3, [r7, #6]
 8007b42:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007b4a:	b2db      	uxtb	r3, r3
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	d001      	beq.n	8007b54 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007b50:	2302      	movs	r3, #2
 8007b52:	e12a      	b.n	8007daa <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d002      	beq.n	8007b60 <HAL_SPI_Transmit+0x36>
 8007b5a:	88fb      	ldrh	r3, [r7, #6]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d101      	bne.n	8007b64 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007b60:	2301      	movs	r3, #1
 8007b62:	e122      	b.n	8007daa <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d101      	bne.n	8007b72 <HAL_SPI_Transmit+0x48>
 8007b6e:	2302      	movs	r3, #2
 8007b70:	e11b      	b.n	8007daa <HAL_SPI_Transmit+0x280>
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	2201      	movs	r2, #1
 8007b76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	2203      	movs	r2, #3
 8007b7e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2200      	movs	r2, #0
 8007b86:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	68ba      	ldr	r2, [r7, #8]
 8007b8c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	88fa      	ldrh	r2, [r7, #6]
 8007b92:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	88fa      	ldrh	r2, [r7, #6]
 8007b98:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	689b      	ldr	r3, [r3, #8]
 8007bbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007bc0:	d10f      	bne.n	8007be2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	681a      	ldr	r2, [r3, #0]
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007bd0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	681a      	ldr	r2, [r3, #0]
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007be0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bec:	2b40      	cmp	r3, #64	@ 0x40
 8007bee:	d007      	beq.n	8007c00 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	681a      	ldr	r2, [r3, #0]
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007bfe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	68db      	ldr	r3, [r3, #12]
 8007c04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c08:	d152      	bne.n	8007cb0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	685b      	ldr	r3, [r3, #4]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d002      	beq.n	8007c18 <HAL_SPI_Transmit+0xee>
 8007c12:	8b7b      	ldrh	r3, [r7, #26]
 8007c14:	2b01      	cmp	r3, #1
 8007c16:	d145      	bne.n	8007ca4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c1c:	881a      	ldrh	r2, [r3, #0]
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c28:	1c9a      	adds	r2, r3, #2
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c32:	b29b      	uxth	r3, r3
 8007c34:	3b01      	subs	r3, #1
 8007c36:	b29a      	uxth	r2, r3
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007c3c:	e032      	b.n	8007ca4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	689b      	ldr	r3, [r3, #8]
 8007c44:	f003 0302 	and.w	r3, r3, #2
 8007c48:	2b02      	cmp	r3, #2
 8007c4a:	d112      	bne.n	8007c72 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c50:	881a      	ldrh	r2, [r3, #0]
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c5c:	1c9a      	adds	r2, r3, #2
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c66:	b29b      	uxth	r3, r3
 8007c68:	3b01      	subs	r3, #1
 8007c6a:	b29a      	uxth	r2, r3
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007c70:	e018      	b.n	8007ca4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007c72:	f7fb f853 	bl	8002d1c <HAL_GetTick>
 8007c76:	4602      	mov	r2, r0
 8007c78:	69fb      	ldr	r3, [r7, #28]
 8007c7a:	1ad3      	subs	r3, r2, r3
 8007c7c:	683a      	ldr	r2, [r7, #0]
 8007c7e:	429a      	cmp	r2, r3
 8007c80:	d803      	bhi.n	8007c8a <HAL_SPI_Transmit+0x160>
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c88:	d102      	bne.n	8007c90 <HAL_SPI_Transmit+0x166>
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d109      	bne.n	8007ca4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	2200      	movs	r2, #0
 8007c9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007ca0:	2303      	movs	r3, #3
 8007ca2:	e082      	b.n	8007daa <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ca8:	b29b      	uxth	r3, r3
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d1c7      	bne.n	8007c3e <HAL_SPI_Transmit+0x114>
 8007cae:	e053      	b.n	8007d58 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	685b      	ldr	r3, [r3, #4]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d002      	beq.n	8007cbe <HAL_SPI_Transmit+0x194>
 8007cb8:	8b7b      	ldrh	r3, [r7, #26]
 8007cba:	2b01      	cmp	r3, #1
 8007cbc:	d147      	bne.n	8007d4e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	330c      	adds	r3, #12
 8007cc8:	7812      	ldrb	r2, [r2, #0]
 8007cca:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cd0:	1c5a      	adds	r2, r3, #1
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	3b01      	subs	r3, #1
 8007cde:	b29a      	uxth	r2, r3
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007ce4:	e033      	b.n	8007d4e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	f003 0302 	and.w	r3, r3, #2
 8007cf0:	2b02      	cmp	r3, #2
 8007cf2:	d113      	bne.n	8007d1c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	330c      	adds	r3, #12
 8007cfe:	7812      	ldrb	r2, [r2, #0]
 8007d00:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d06:	1c5a      	adds	r2, r3, #1
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d10:	b29b      	uxth	r3, r3
 8007d12:	3b01      	subs	r3, #1
 8007d14:	b29a      	uxth	r2, r3
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007d1a:	e018      	b.n	8007d4e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007d1c:	f7fa fffe 	bl	8002d1c <HAL_GetTick>
 8007d20:	4602      	mov	r2, r0
 8007d22:	69fb      	ldr	r3, [r7, #28]
 8007d24:	1ad3      	subs	r3, r2, r3
 8007d26:	683a      	ldr	r2, [r7, #0]
 8007d28:	429a      	cmp	r2, r3
 8007d2a:	d803      	bhi.n	8007d34 <HAL_SPI_Transmit+0x20a>
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d32:	d102      	bne.n	8007d3a <HAL_SPI_Transmit+0x210>
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d109      	bne.n	8007d4e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2201      	movs	r2, #1
 8007d3e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2200      	movs	r2, #0
 8007d46:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007d4a:	2303      	movs	r3, #3
 8007d4c:	e02d      	b.n	8007daa <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d52:	b29b      	uxth	r3, r3
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d1c6      	bne.n	8007ce6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007d58:	69fa      	ldr	r2, [r7, #28]
 8007d5a:	6839      	ldr	r1, [r7, #0]
 8007d5c:	68f8      	ldr	r0, [r7, #12]
 8007d5e:	f000 fa59 	bl	8008214 <SPI_EndRxTxTransaction>
 8007d62:	4603      	mov	r3, r0
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d002      	beq.n	8007d6e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	2220      	movs	r2, #32
 8007d6c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	689b      	ldr	r3, [r3, #8]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d10a      	bne.n	8007d8c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007d76:	2300      	movs	r3, #0
 8007d78:	617b      	str	r3, [r7, #20]
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	68db      	ldr	r3, [r3, #12]
 8007d80:	617b      	str	r3, [r7, #20]
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	689b      	ldr	r3, [r3, #8]
 8007d88:	617b      	str	r3, [r7, #20]
 8007d8a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	2201      	movs	r2, #1
 8007d90:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2200      	movs	r2, #0
 8007d98:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d001      	beq.n	8007da8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8007da4:	2301      	movs	r3, #1
 8007da6:	e000      	b.n	8007daa <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8007da8:	2300      	movs	r3, #0
  }
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3720      	adds	r7, #32
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}

08007db2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007db2:	b580      	push	{r7, lr}
 8007db4:	b08a      	sub	sp, #40	@ 0x28
 8007db6:	af00      	add	r7, sp, #0
 8007db8:	60f8      	str	r0, [r7, #12]
 8007dba:	60b9      	str	r1, [r7, #8]
 8007dbc:	607a      	str	r2, [r7, #4]
 8007dbe:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007dc4:	f7fa ffaa 	bl	8002d1c <HAL_GetTick>
 8007dc8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007dd0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	685b      	ldr	r3, [r3, #4]
 8007dd6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007dd8:	887b      	ldrh	r3, [r7, #2]
 8007dda:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007ddc:	7ffb      	ldrb	r3, [r7, #31]
 8007dde:	2b01      	cmp	r3, #1
 8007de0:	d00c      	beq.n	8007dfc <HAL_SPI_TransmitReceive+0x4a>
 8007de2:	69bb      	ldr	r3, [r7, #24]
 8007de4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007de8:	d106      	bne.n	8007df8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	689b      	ldr	r3, [r3, #8]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d102      	bne.n	8007df8 <HAL_SPI_TransmitReceive+0x46>
 8007df2:	7ffb      	ldrb	r3, [r7, #31]
 8007df4:	2b04      	cmp	r3, #4
 8007df6:	d001      	beq.n	8007dfc <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007df8:	2302      	movs	r3, #2
 8007dfa:	e17f      	b.n	80080fc <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d005      	beq.n	8007e0e <HAL_SPI_TransmitReceive+0x5c>
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d002      	beq.n	8007e0e <HAL_SPI_TransmitReceive+0x5c>
 8007e08:	887b      	ldrh	r3, [r7, #2]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d101      	bne.n	8007e12 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8007e0e:	2301      	movs	r3, #1
 8007e10:	e174      	b.n	80080fc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007e18:	2b01      	cmp	r3, #1
 8007e1a:	d101      	bne.n	8007e20 <HAL_SPI_TransmitReceive+0x6e>
 8007e1c:	2302      	movs	r3, #2
 8007e1e:	e16d      	b.n	80080fc <HAL_SPI_TransmitReceive+0x34a>
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	2201      	movs	r2, #1
 8007e24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	2b04      	cmp	r3, #4
 8007e32:	d003      	beq.n	8007e3c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2205      	movs	r2, #5
 8007e38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	687a      	ldr	r2, [r7, #4]
 8007e46:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	887a      	ldrh	r2, [r7, #2]
 8007e4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	887a      	ldrh	r2, [r7, #2]
 8007e52:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	68ba      	ldr	r2, [r7, #8]
 8007e58:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	887a      	ldrh	r2, [r7, #2]
 8007e5e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	887a      	ldrh	r2, [r7, #2]
 8007e64:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e7c:	2b40      	cmp	r3, #64	@ 0x40
 8007e7e:	d007      	beq.n	8007e90 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	681a      	ldr	r2, [r3, #0]
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e8e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	68db      	ldr	r3, [r3, #12]
 8007e94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e98:	d17e      	bne.n	8007f98 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d002      	beq.n	8007ea8 <HAL_SPI_TransmitReceive+0xf6>
 8007ea2:	8afb      	ldrh	r3, [r7, #22]
 8007ea4:	2b01      	cmp	r3, #1
 8007ea6:	d16c      	bne.n	8007f82 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eac:	881a      	ldrh	r2, [r3, #0]
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eb8:	1c9a      	adds	r2, r3, #2
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ec2:	b29b      	uxth	r3, r3
 8007ec4:	3b01      	subs	r3, #1
 8007ec6:	b29a      	uxth	r2, r3
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007ecc:	e059      	b.n	8007f82 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	689b      	ldr	r3, [r3, #8]
 8007ed4:	f003 0302 	and.w	r3, r3, #2
 8007ed8:	2b02      	cmp	r3, #2
 8007eda:	d11b      	bne.n	8007f14 <HAL_SPI_TransmitReceive+0x162>
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ee0:	b29b      	uxth	r3, r3
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d016      	beq.n	8007f14 <HAL_SPI_TransmitReceive+0x162>
 8007ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ee8:	2b01      	cmp	r3, #1
 8007eea:	d113      	bne.n	8007f14 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ef0:	881a      	ldrh	r2, [r3, #0]
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007efc:	1c9a      	adds	r2, r3, #2
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007f06:	b29b      	uxth	r3, r3
 8007f08:	3b01      	subs	r3, #1
 8007f0a:	b29a      	uxth	r2, r3
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007f10:	2300      	movs	r3, #0
 8007f12:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	689b      	ldr	r3, [r3, #8]
 8007f1a:	f003 0301 	and.w	r3, r3, #1
 8007f1e:	2b01      	cmp	r3, #1
 8007f20:	d119      	bne.n	8007f56 <HAL_SPI_TransmitReceive+0x1a4>
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f26:	b29b      	uxth	r3, r3
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d014      	beq.n	8007f56 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	68da      	ldr	r2, [r3, #12]
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f36:	b292      	uxth	r2, r2
 8007f38:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f3e:	1c9a      	adds	r2, r3, #2
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f48:	b29b      	uxth	r3, r3
 8007f4a:	3b01      	subs	r3, #1
 8007f4c:	b29a      	uxth	r2, r3
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007f52:	2301      	movs	r3, #1
 8007f54:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007f56:	f7fa fee1 	bl	8002d1c <HAL_GetTick>
 8007f5a:	4602      	mov	r2, r0
 8007f5c:	6a3b      	ldr	r3, [r7, #32]
 8007f5e:	1ad3      	subs	r3, r2, r3
 8007f60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f62:	429a      	cmp	r2, r3
 8007f64:	d80d      	bhi.n	8007f82 <HAL_SPI_TransmitReceive+0x1d0>
 8007f66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f6c:	d009      	beq.n	8007f82 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	2201      	movs	r2, #1
 8007f72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007f7e:	2303      	movs	r3, #3
 8007f80:	e0bc      	b.n	80080fc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007f86:	b29b      	uxth	r3, r3
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d1a0      	bne.n	8007ece <HAL_SPI_TransmitReceive+0x11c>
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f90:	b29b      	uxth	r3, r3
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d19b      	bne.n	8007ece <HAL_SPI_TransmitReceive+0x11c>
 8007f96:	e082      	b.n	800809e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	685b      	ldr	r3, [r3, #4]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d002      	beq.n	8007fa6 <HAL_SPI_TransmitReceive+0x1f4>
 8007fa0:	8afb      	ldrh	r3, [r7, #22]
 8007fa2:	2b01      	cmp	r3, #1
 8007fa4:	d171      	bne.n	800808a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	330c      	adds	r3, #12
 8007fb0:	7812      	ldrb	r2, [r2, #0]
 8007fb2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fb8:	1c5a      	adds	r2, r3, #1
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007fc2:	b29b      	uxth	r3, r3
 8007fc4:	3b01      	subs	r3, #1
 8007fc6:	b29a      	uxth	r2, r3
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007fcc:	e05d      	b.n	800808a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	689b      	ldr	r3, [r3, #8]
 8007fd4:	f003 0302 	and.w	r3, r3, #2
 8007fd8:	2b02      	cmp	r3, #2
 8007fda:	d11c      	bne.n	8008016 <HAL_SPI_TransmitReceive+0x264>
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007fe0:	b29b      	uxth	r3, r3
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d017      	beq.n	8008016 <HAL_SPI_TransmitReceive+0x264>
 8007fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	d114      	bne.n	8008016 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	330c      	adds	r3, #12
 8007ff6:	7812      	ldrb	r2, [r2, #0]
 8007ff8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ffe:	1c5a      	adds	r2, r3, #1
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008008:	b29b      	uxth	r3, r3
 800800a:	3b01      	subs	r3, #1
 800800c:	b29a      	uxth	r2, r3
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008012:	2300      	movs	r3, #0
 8008014:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	689b      	ldr	r3, [r3, #8]
 800801c:	f003 0301 	and.w	r3, r3, #1
 8008020:	2b01      	cmp	r3, #1
 8008022:	d119      	bne.n	8008058 <HAL_SPI_TransmitReceive+0x2a6>
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008028:	b29b      	uxth	r3, r3
 800802a:	2b00      	cmp	r3, #0
 800802c:	d014      	beq.n	8008058 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	68da      	ldr	r2, [r3, #12]
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008038:	b2d2      	uxtb	r2, r2
 800803a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008040:	1c5a      	adds	r2, r3, #1
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800804a:	b29b      	uxth	r3, r3
 800804c:	3b01      	subs	r3, #1
 800804e:	b29a      	uxth	r2, r3
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008054:	2301      	movs	r3, #1
 8008056:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008058:	f7fa fe60 	bl	8002d1c <HAL_GetTick>
 800805c:	4602      	mov	r2, r0
 800805e:	6a3b      	ldr	r3, [r7, #32]
 8008060:	1ad3      	subs	r3, r2, r3
 8008062:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008064:	429a      	cmp	r2, r3
 8008066:	d803      	bhi.n	8008070 <HAL_SPI_TransmitReceive+0x2be>
 8008068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800806a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800806e:	d102      	bne.n	8008076 <HAL_SPI_TransmitReceive+0x2c4>
 8008070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008072:	2b00      	cmp	r3, #0
 8008074:	d109      	bne.n	800808a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	2201      	movs	r2, #1
 800807a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	2200      	movs	r2, #0
 8008082:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008086:	2303      	movs	r3, #3
 8008088:	e038      	b.n	80080fc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800808e:	b29b      	uxth	r3, r3
 8008090:	2b00      	cmp	r3, #0
 8008092:	d19c      	bne.n	8007fce <HAL_SPI_TransmitReceive+0x21c>
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008098:	b29b      	uxth	r3, r3
 800809a:	2b00      	cmp	r3, #0
 800809c:	d197      	bne.n	8007fce <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800809e:	6a3a      	ldr	r2, [r7, #32]
 80080a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80080a2:	68f8      	ldr	r0, [r7, #12]
 80080a4:	f000 f8b6 	bl	8008214 <SPI_EndRxTxTransaction>
 80080a8:	4603      	mov	r3, r0
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d008      	beq.n	80080c0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	2220      	movs	r2, #32
 80080b2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	2200      	movs	r2, #0
 80080b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80080bc:	2301      	movs	r3, #1
 80080be:	e01d      	b.n	80080fc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	689b      	ldr	r3, [r3, #8]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d10a      	bne.n	80080de <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80080c8:	2300      	movs	r3, #0
 80080ca:	613b      	str	r3, [r7, #16]
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	68db      	ldr	r3, [r3, #12]
 80080d2:	613b      	str	r3, [r7, #16]
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	689b      	ldr	r3, [r3, #8]
 80080da:	613b      	str	r3, [r7, #16]
 80080dc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	2201      	movs	r2, #1
 80080e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	2200      	movs	r2, #0
 80080ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d001      	beq.n	80080fa <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80080f6:	2301      	movs	r3, #1
 80080f8:	e000      	b.n	80080fc <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80080fa:	2300      	movs	r3, #0
  }
}
 80080fc:	4618      	mov	r0, r3
 80080fe:	3728      	adds	r7, #40	@ 0x28
 8008100:	46bd      	mov	sp, r7
 8008102:	bd80      	pop	{r7, pc}

08008104 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008104:	b580      	push	{r7, lr}
 8008106:	b088      	sub	sp, #32
 8008108:	af00      	add	r7, sp, #0
 800810a:	60f8      	str	r0, [r7, #12]
 800810c:	60b9      	str	r1, [r7, #8]
 800810e:	603b      	str	r3, [r7, #0]
 8008110:	4613      	mov	r3, r2
 8008112:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008114:	f7fa fe02 	bl	8002d1c <HAL_GetTick>
 8008118:	4602      	mov	r2, r0
 800811a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800811c:	1a9b      	subs	r3, r3, r2
 800811e:	683a      	ldr	r2, [r7, #0]
 8008120:	4413      	add	r3, r2
 8008122:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008124:	f7fa fdfa 	bl	8002d1c <HAL_GetTick>
 8008128:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800812a:	4b39      	ldr	r3, [pc, #228]	@ (8008210 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	015b      	lsls	r3, r3, #5
 8008130:	0d1b      	lsrs	r3, r3, #20
 8008132:	69fa      	ldr	r2, [r7, #28]
 8008134:	fb02 f303 	mul.w	r3, r2, r3
 8008138:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800813a:	e055      	b.n	80081e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008142:	d051      	beq.n	80081e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008144:	f7fa fdea 	bl	8002d1c <HAL_GetTick>
 8008148:	4602      	mov	r2, r0
 800814a:	69bb      	ldr	r3, [r7, #24]
 800814c:	1ad3      	subs	r3, r2, r3
 800814e:	69fa      	ldr	r2, [r7, #28]
 8008150:	429a      	cmp	r2, r3
 8008152:	d902      	bls.n	800815a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008154:	69fb      	ldr	r3, [r7, #28]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d13d      	bne.n	80081d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	685a      	ldr	r2, [r3, #4]
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008168:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008172:	d111      	bne.n	8008198 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	689b      	ldr	r3, [r3, #8]
 8008178:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800817c:	d004      	beq.n	8008188 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	689b      	ldr	r3, [r3, #8]
 8008182:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008186:	d107      	bne.n	8008198 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	681a      	ldr	r2, [r3, #0]
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008196:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800819c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80081a0:	d10f      	bne.n	80081c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	681a      	ldr	r2, [r3, #0]
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80081b0:	601a      	str	r2, [r3, #0]
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	681a      	ldr	r2, [r3, #0]
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80081c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	2201      	movs	r2, #1
 80081c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2200      	movs	r2, #0
 80081ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80081d2:	2303      	movs	r3, #3
 80081d4:	e018      	b.n	8008208 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d102      	bne.n	80081e2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80081dc:	2300      	movs	r3, #0
 80081de:	61fb      	str	r3, [r7, #28]
 80081e0:	e002      	b.n	80081e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	3b01      	subs	r3, #1
 80081e6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	689a      	ldr	r2, [r3, #8]
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	4013      	ands	r3, r2
 80081f2:	68ba      	ldr	r2, [r7, #8]
 80081f4:	429a      	cmp	r2, r3
 80081f6:	bf0c      	ite	eq
 80081f8:	2301      	moveq	r3, #1
 80081fa:	2300      	movne	r3, #0
 80081fc:	b2db      	uxtb	r3, r3
 80081fe:	461a      	mov	r2, r3
 8008200:	79fb      	ldrb	r3, [r7, #7]
 8008202:	429a      	cmp	r2, r3
 8008204:	d19a      	bne.n	800813c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8008206:	2300      	movs	r3, #0
}
 8008208:	4618      	mov	r0, r3
 800820a:	3720      	adds	r7, #32
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}
 8008210:	20000014 	.word	0x20000014

08008214 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008214:	b580      	push	{r7, lr}
 8008216:	b088      	sub	sp, #32
 8008218:	af02      	add	r7, sp, #8
 800821a:	60f8      	str	r0, [r7, #12]
 800821c:	60b9      	str	r1, [r7, #8]
 800821e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	9300      	str	r3, [sp, #0]
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	2201      	movs	r2, #1
 8008228:	2102      	movs	r1, #2
 800822a:	68f8      	ldr	r0, [r7, #12]
 800822c:	f7ff ff6a 	bl	8008104 <SPI_WaitFlagStateUntilTimeout>
 8008230:	4603      	mov	r3, r0
 8008232:	2b00      	cmp	r3, #0
 8008234:	d007      	beq.n	8008246 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800823a:	f043 0220 	orr.w	r2, r3, #32
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8008242:	2303      	movs	r3, #3
 8008244:	e032      	b.n	80082ac <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008246:	4b1b      	ldr	r3, [pc, #108]	@ (80082b4 <SPI_EndRxTxTransaction+0xa0>)
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	4a1b      	ldr	r2, [pc, #108]	@ (80082b8 <SPI_EndRxTxTransaction+0xa4>)
 800824c:	fba2 2303 	umull	r2, r3, r2, r3
 8008250:	0d5b      	lsrs	r3, r3, #21
 8008252:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008256:	fb02 f303 	mul.w	r3, r2, r3
 800825a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	685b      	ldr	r3, [r3, #4]
 8008260:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008264:	d112      	bne.n	800828c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	9300      	str	r3, [sp, #0]
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	2200      	movs	r2, #0
 800826e:	2180      	movs	r1, #128	@ 0x80
 8008270:	68f8      	ldr	r0, [r7, #12]
 8008272:	f7ff ff47 	bl	8008104 <SPI_WaitFlagStateUntilTimeout>
 8008276:	4603      	mov	r3, r0
 8008278:	2b00      	cmp	r3, #0
 800827a:	d016      	beq.n	80082aa <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008280:	f043 0220 	orr.w	r2, r3, #32
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008288:	2303      	movs	r3, #3
 800828a:	e00f      	b.n	80082ac <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800828c:	697b      	ldr	r3, [r7, #20]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d00a      	beq.n	80082a8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8008292:	697b      	ldr	r3, [r7, #20]
 8008294:	3b01      	subs	r3, #1
 8008296:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	689b      	ldr	r3, [r3, #8]
 800829e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082a2:	2b80      	cmp	r3, #128	@ 0x80
 80082a4:	d0f2      	beq.n	800828c <SPI_EndRxTxTransaction+0x78>
 80082a6:	e000      	b.n	80082aa <SPI_EndRxTxTransaction+0x96>
        break;
 80082a8:	bf00      	nop
  }

  return HAL_OK;
 80082aa:	2300      	movs	r3, #0
}
 80082ac:	4618      	mov	r0, r3
 80082ae:	3718      	adds	r7, #24
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}
 80082b4:	20000014 	.word	0x20000014
 80082b8:	165e9f81 	.word	0x165e9f81

080082bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b082      	sub	sp, #8
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d101      	bne.n	80082ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80082ca:	2301      	movs	r3, #1
 80082cc:	e041      	b.n	8008352 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80082d4:	b2db      	uxtb	r3, r3
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d106      	bne.n	80082e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2200      	movs	r2, #0
 80082de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f7fa fb52 	bl	800298c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2202      	movs	r2, #2
 80082ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681a      	ldr	r2, [r3, #0]
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	3304      	adds	r3, #4
 80082f8:	4619      	mov	r1, r3
 80082fa:	4610      	mov	r0, r2
 80082fc:	f000 fb90 	bl	8008a20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2201      	movs	r2, #1
 8008304:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2201      	movs	r2, #1
 800830c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2201      	movs	r2, #1
 8008314:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2201      	movs	r2, #1
 800831c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2201      	movs	r2, #1
 8008324:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2201      	movs	r2, #1
 800832c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2201      	movs	r2, #1
 8008334:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2201      	movs	r2, #1
 800833c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2201      	movs	r2, #1
 8008344:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2201      	movs	r2, #1
 800834c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008350:	2300      	movs	r3, #0
}
 8008352:	4618      	mov	r0, r3
 8008354:	3708      	adds	r7, #8
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}
	...

0800835c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800835c:	b480      	push	{r7}
 800835e:	b085      	sub	sp, #20
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800836a:	b2db      	uxtb	r3, r3
 800836c:	2b01      	cmp	r3, #1
 800836e:	d001      	beq.n	8008374 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008370:	2301      	movs	r3, #1
 8008372:	e04e      	b.n	8008412 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2202      	movs	r2, #2
 8008378:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	68da      	ldr	r2, [r3, #12]
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f042 0201 	orr.w	r2, r2, #1
 800838a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	4a23      	ldr	r2, [pc, #140]	@ (8008420 <HAL_TIM_Base_Start_IT+0xc4>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d022      	beq.n	80083dc <HAL_TIM_Base_Start_IT+0x80>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800839e:	d01d      	beq.n	80083dc <HAL_TIM_Base_Start_IT+0x80>
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	4a1f      	ldr	r2, [pc, #124]	@ (8008424 <HAL_TIM_Base_Start_IT+0xc8>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d018      	beq.n	80083dc <HAL_TIM_Base_Start_IT+0x80>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	4a1e      	ldr	r2, [pc, #120]	@ (8008428 <HAL_TIM_Base_Start_IT+0xcc>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d013      	beq.n	80083dc <HAL_TIM_Base_Start_IT+0x80>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	4a1c      	ldr	r2, [pc, #112]	@ (800842c <HAL_TIM_Base_Start_IT+0xd0>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d00e      	beq.n	80083dc <HAL_TIM_Base_Start_IT+0x80>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4a1b      	ldr	r2, [pc, #108]	@ (8008430 <HAL_TIM_Base_Start_IT+0xd4>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d009      	beq.n	80083dc <HAL_TIM_Base_Start_IT+0x80>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	4a19      	ldr	r2, [pc, #100]	@ (8008434 <HAL_TIM_Base_Start_IT+0xd8>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d004      	beq.n	80083dc <HAL_TIM_Base_Start_IT+0x80>
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a18      	ldr	r2, [pc, #96]	@ (8008438 <HAL_TIM_Base_Start_IT+0xdc>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d111      	bne.n	8008400 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	689b      	ldr	r3, [r3, #8]
 80083e2:	f003 0307 	and.w	r3, r3, #7
 80083e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	2b06      	cmp	r3, #6
 80083ec:	d010      	beq.n	8008410 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	681a      	ldr	r2, [r3, #0]
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f042 0201 	orr.w	r2, r2, #1
 80083fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083fe:	e007      	b.n	8008410 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	681a      	ldr	r2, [r3, #0]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f042 0201 	orr.w	r2, r2, #1
 800840e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008410:	2300      	movs	r3, #0
}
 8008412:	4618      	mov	r0, r3
 8008414:	3714      	adds	r7, #20
 8008416:	46bd      	mov	sp, r7
 8008418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841c:	4770      	bx	lr
 800841e:	bf00      	nop
 8008420:	40010000 	.word	0x40010000
 8008424:	40000400 	.word	0x40000400
 8008428:	40000800 	.word	0x40000800
 800842c:	40000c00 	.word	0x40000c00
 8008430:	40010400 	.word	0x40010400
 8008434:	40014000 	.word	0x40014000
 8008438:	40001800 	.word	0x40001800

0800843c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800843c:	b580      	push	{r7, lr}
 800843e:	b082      	sub	sp, #8
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d101      	bne.n	800844e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800844a:	2301      	movs	r3, #1
 800844c:	e041      	b.n	80084d2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008454:	b2db      	uxtb	r3, r3
 8008456:	2b00      	cmp	r3, #0
 8008458:	d106      	bne.n	8008468 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2200      	movs	r2, #0
 800845e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f7fa fab2 	bl	80029cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2202      	movs	r2, #2
 800846c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681a      	ldr	r2, [r3, #0]
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	3304      	adds	r3, #4
 8008478:	4619      	mov	r1, r3
 800847a:	4610      	mov	r0, r2
 800847c:	f000 fad0 	bl	8008a20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2201      	movs	r2, #1
 8008484:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2201      	movs	r2, #1
 800848c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2201      	movs	r2, #1
 8008494:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2201      	movs	r2, #1
 800849c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2201      	movs	r2, #1
 80084a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2201      	movs	r2, #1
 80084ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2201      	movs	r2, #1
 80084b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2201      	movs	r2, #1
 80084bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2201      	movs	r2, #1
 80084c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2201      	movs	r2, #1
 80084cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80084d0:	2300      	movs	r3, #0
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	3708      	adds	r7, #8
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}

080084da <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80084da:	b580      	push	{r7, lr}
 80084dc:	b084      	sub	sp, #16
 80084de:	af00      	add	r7, sp, #0
 80084e0:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	68db      	ldr	r3, [r3, #12]
 80084e8:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	691b      	ldr	r3, [r3, #16]
 80084f0:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	f003 0302 	and.w	r3, r3, #2
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d020      	beq.n	800853e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	f003 0302 	and.w	r3, r3, #2
 8008502:	2b00      	cmp	r3, #0
 8008504:	d01b      	beq.n	800853e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	f06f 0202 	mvn.w	r2, #2
 800850e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2201      	movs	r2, #1
 8008514:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	699b      	ldr	r3, [r3, #24]
 800851c:	f003 0303 	and.w	r3, r3, #3
 8008520:	2b00      	cmp	r3, #0
 8008522:	d003      	beq.n	800852c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	f000 fa5c 	bl	80089e2 <HAL_TIM_IC_CaptureCallback>
 800852a:	e005      	b.n	8008538 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800852c:	6878      	ldr	r0, [r7, #4]
 800852e:	f000 fa4e 	bl	80089ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f000 fa5f 	bl	80089f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2200      	movs	r2, #0
 800853c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800853e:	68bb      	ldr	r3, [r7, #8]
 8008540:	f003 0304 	and.w	r3, r3, #4
 8008544:	2b00      	cmp	r3, #0
 8008546:	d020      	beq.n	800858a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	f003 0304 	and.w	r3, r3, #4
 800854e:	2b00      	cmp	r3, #0
 8008550:	d01b      	beq.n	800858a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f06f 0204 	mvn.w	r2, #4
 800855a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2202      	movs	r2, #2
 8008560:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	699b      	ldr	r3, [r3, #24]
 8008568:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800856c:	2b00      	cmp	r3, #0
 800856e:	d003      	beq.n	8008578 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008570:	6878      	ldr	r0, [r7, #4]
 8008572:	f000 fa36 	bl	80089e2 <HAL_TIM_IC_CaptureCallback>
 8008576:	e005      	b.n	8008584 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f000 fa28 	bl	80089ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 fa39 	bl	80089f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2200      	movs	r2, #0
 8008588:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800858a:	68bb      	ldr	r3, [r7, #8]
 800858c:	f003 0308 	and.w	r3, r3, #8
 8008590:	2b00      	cmp	r3, #0
 8008592:	d020      	beq.n	80085d6 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	f003 0308 	and.w	r3, r3, #8
 800859a:	2b00      	cmp	r3, #0
 800859c:	d01b      	beq.n	80085d6 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f06f 0208 	mvn.w	r2, #8
 80085a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2204      	movs	r2, #4
 80085ac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	69db      	ldr	r3, [r3, #28]
 80085b4:	f003 0303 	and.w	r3, r3, #3
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d003      	beq.n	80085c4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	f000 fa10 	bl	80089e2 <HAL_TIM_IC_CaptureCallback>
 80085c2:	e005      	b.n	80085d0 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f000 fa02 	bl	80089ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80085ca:	6878      	ldr	r0, [r7, #4]
 80085cc:	f000 fa13 	bl	80089f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2200      	movs	r2, #0
 80085d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	f003 0310 	and.w	r3, r3, #16
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d020      	beq.n	8008622 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	f003 0310 	and.w	r3, r3, #16
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d01b      	beq.n	8008622 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f06f 0210 	mvn.w	r2, #16
 80085f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2208      	movs	r2, #8
 80085f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	69db      	ldr	r3, [r3, #28]
 8008600:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008604:	2b00      	cmp	r3, #0
 8008606:	d003      	beq.n	8008610 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f000 f9ea 	bl	80089e2 <HAL_TIM_IC_CaptureCallback>
 800860e:	e005      	b.n	800861c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f000 f9dc 	bl	80089ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f000 f9ed 	bl	80089f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2200      	movs	r2, #0
 8008620:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008622:	68bb      	ldr	r3, [r7, #8]
 8008624:	f003 0301 	and.w	r3, r3, #1
 8008628:	2b00      	cmp	r3, #0
 800862a:	d00c      	beq.n	8008646 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	f003 0301 	and.w	r3, r3, #1
 8008632:	2b00      	cmp	r3, #0
 8008634:	d007      	beq.n	8008646 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f06f 0201 	mvn.w	r2, #1
 800863e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f7fa f84f 	bl	80026e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800864c:	2b00      	cmp	r3, #0
 800864e:	d00c      	beq.n	800866a <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008656:	2b00      	cmp	r3, #0
 8008658:	d007      	beq.n	800866a <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008662:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f000 fd51 	bl	800910c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008670:	2b00      	cmp	r3, #0
 8008672:	d00c      	beq.n	800868e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800867a:	2b00      	cmp	r3, #0
 800867c:	d007      	beq.n	800868e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008686:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008688:	6878      	ldr	r0, [r7, #4]
 800868a:	f000 f9be 	bl	8008a0a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	f003 0320 	and.w	r3, r3, #32
 8008694:	2b00      	cmp	r3, #0
 8008696:	d00c      	beq.n	80086b2 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	f003 0320 	and.w	r3, r3, #32
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d007      	beq.n	80086b2 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f06f 0220 	mvn.w	r2, #32
 80086aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	f000 fd23 	bl	80090f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80086b2:	bf00      	nop
 80086b4:	3710      	adds	r7, #16
 80086b6:	46bd      	mov	sp, r7
 80086b8:	bd80      	pop	{r7, pc}
	...

080086bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80086bc:	b580      	push	{r7, lr}
 80086be:	b086      	sub	sp, #24
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	60f8      	str	r0, [r7, #12]
 80086c4:	60b9      	str	r1, [r7, #8]
 80086c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80086c8:	2300      	movs	r3, #0
 80086ca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80086d2:	2b01      	cmp	r3, #1
 80086d4:	d101      	bne.n	80086da <HAL_TIM_PWM_ConfigChannel+0x1e>
 80086d6:	2302      	movs	r3, #2
 80086d8:	e0ae      	b.n	8008838 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	2201      	movs	r2, #1
 80086de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2b0c      	cmp	r3, #12
 80086e6:	f200 809f 	bhi.w	8008828 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80086ea:	a201      	add	r2, pc, #4	@ (adr r2, 80086f0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80086ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086f0:	08008725 	.word	0x08008725
 80086f4:	08008829 	.word	0x08008829
 80086f8:	08008829 	.word	0x08008829
 80086fc:	08008829 	.word	0x08008829
 8008700:	08008765 	.word	0x08008765
 8008704:	08008829 	.word	0x08008829
 8008708:	08008829 	.word	0x08008829
 800870c:	08008829 	.word	0x08008829
 8008710:	080087a7 	.word	0x080087a7
 8008714:	08008829 	.word	0x08008829
 8008718:	08008829 	.word	0x08008829
 800871c:	08008829 	.word	0x08008829
 8008720:	080087e7 	.word	0x080087e7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	68b9      	ldr	r1, [r7, #8]
 800872a:	4618      	mov	r0, r3
 800872c:	f000 fa1e 	bl	8008b6c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	699a      	ldr	r2, [r3, #24]
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f042 0208 	orr.w	r2, r2, #8
 800873e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	699a      	ldr	r2, [r3, #24]
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f022 0204 	bic.w	r2, r2, #4
 800874e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	6999      	ldr	r1, [r3, #24]
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	691a      	ldr	r2, [r3, #16]
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	430a      	orrs	r2, r1
 8008760:	619a      	str	r2, [r3, #24]
      break;
 8008762:	e064      	b.n	800882e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	68b9      	ldr	r1, [r7, #8]
 800876a:	4618      	mov	r0, r3
 800876c:	f000 fa6e 	bl	8008c4c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	699a      	ldr	r2, [r3, #24]
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800877e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	699a      	ldr	r2, [r3, #24]
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800878e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	6999      	ldr	r1, [r3, #24]
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	691b      	ldr	r3, [r3, #16]
 800879a:	021a      	lsls	r2, r3, #8
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	430a      	orrs	r2, r1
 80087a2:	619a      	str	r2, [r3, #24]
      break;
 80087a4:	e043      	b.n	800882e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	68b9      	ldr	r1, [r7, #8]
 80087ac:	4618      	mov	r0, r3
 80087ae:	f000 fac3 	bl	8008d38 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	69da      	ldr	r2, [r3, #28]
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f042 0208 	orr.w	r2, r2, #8
 80087c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	69da      	ldr	r2, [r3, #28]
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f022 0204 	bic.w	r2, r2, #4
 80087d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	69d9      	ldr	r1, [r3, #28]
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	691a      	ldr	r2, [r3, #16]
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	430a      	orrs	r2, r1
 80087e2:	61da      	str	r2, [r3, #28]
      break;
 80087e4:	e023      	b.n	800882e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	68b9      	ldr	r1, [r7, #8]
 80087ec:	4618      	mov	r0, r3
 80087ee:	f000 fb17 	bl	8008e20 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	69da      	ldr	r2, [r3, #28]
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008800:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	69da      	ldr	r2, [r3, #28]
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008810:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	69d9      	ldr	r1, [r3, #28]
 8008818:	68bb      	ldr	r3, [r7, #8]
 800881a:	691b      	ldr	r3, [r3, #16]
 800881c:	021a      	lsls	r2, r3, #8
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	430a      	orrs	r2, r1
 8008824:	61da      	str	r2, [r3, #28]
      break;
 8008826:	e002      	b.n	800882e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008828:	2301      	movs	r3, #1
 800882a:	75fb      	strb	r3, [r7, #23]
      break;
 800882c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	2200      	movs	r2, #0
 8008832:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008836:	7dfb      	ldrb	r3, [r7, #23]
}
 8008838:	4618      	mov	r0, r3
 800883a:	3718      	adds	r7, #24
 800883c:	46bd      	mov	sp, r7
 800883e:	bd80      	pop	{r7, pc}

08008840 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008840:	b580      	push	{r7, lr}
 8008842:	b084      	sub	sp, #16
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
 8008848:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800884a:	2300      	movs	r3, #0
 800884c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008854:	2b01      	cmp	r3, #1
 8008856:	d101      	bne.n	800885c <HAL_TIM_ConfigClockSource+0x1c>
 8008858:	2302      	movs	r3, #2
 800885a:	e0b4      	b.n	80089c6 <HAL_TIM_ConfigClockSource+0x186>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2201      	movs	r2, #1
 8008860:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2202      	movs	r2, #2
 8008868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	689b      	ldr	r3, [r3, #8]
 8008872:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008874:	68bb      	ldr	r3, [r7, #8]
 8008876:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800887a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800887c:	68bb      	ldr	r3, [r7, #8]
 800887e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008882:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	68ba      	ldr	r2, [r7, #8]
 800888a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008894:	d03e      	beq.n	8008914 <HAL_TIM_ConfigClockSource+0xd4>
 8008896:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800889a:	f200 8087 	bhi.w	80089ac <HAL_TIM_ConfigClockSource+0x16c>
 800889e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088a2:	f000 8086 	beq.w	80089b2 <HAL_TIM_ConfigClockSource+0x172>
 80088a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088aa:	d87f      	bhi.n	80089ac <HAL_TIM_ConfigClockSource+0x16c>
 80088ac:	2b70      	cmp	r3, #112	@ 0x70
 80088ae:	d01a      	beq.n	80088e6 <HAL_TIM_ConfigClockSource+0xa6>
 80088b0:	2b70      	cmp	r3, #112	@ 0x70
 80088b2:	d87b      	bhi.n	80089ac <HAL_TIM_ConfigClockSource+0x16c>
 80088b4:	2b60      	cmp	r3, #96	@ 0x60
 80088b6:	d050      	beq.n	800895a <HAL_TIM_ConfigClockSource+0x11a>
 80088b8:	2b60      	cmp	r3, #96	@ 0x60
 80088ba:	d877      	bhi.n	80089ac <HAL_TIM_ConfigClockSource+0x16c>
 80088bc:	2b50      	cmp	r3, #80	@ 0x50
 80088be:	d03c      	beq.n	800893a <HAL_TIM_ConfigClockSource+0xfa>
 80088c0:	2b50      	cmp	r3, #80	@ 0x50
 80088c2:	d873      	bhi.n	80089ac <HAL_TIM_ConfigClockSource+0x16c>
 80088c4:	2b40      	cmp	r3, #64	@ 0x40
 80088c6:	d058      	beq.n	800897a <HAL_TIM_ConfigClockSource+0x13a>
 80088c8:	2b40      	cmp	r3, #64	@ 0x40
 80088ca:	d86f      	bhi.n	80089ac <HAL_TIM_ConfigClockSource+0x16c>
 80088cc:	2b30      	cmp	r3, #48	@ 0x30
 80088ce:	d064      	beq.n	800899a <HAL_TIM_ConfigClockSource+0x15a>
 80088d0:	2b30      	cmp	r3, #48	@ 0x30
 80088d2:	d86b      	bhi.n	80089ac <HAL_TIM_ConfigClockSource+0x16c>
 80088d4:	2b20      	cmp	r3, #32
 80088d6:	d060      	beq.n	800899a <HAL_TIM_ConfigClockSource+0x15a>
 80088d8:	2b20      	cmp	r3, #32
 80088da:	d867      	bhi.n	80089ac <HAL_TIM_ConfigClockSource+0x16c>
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d05c      	beq.n	800899a <HAL_TIM_ConfigClockSource+0x15a>
 80088e0:	2b10      	cmp	r3, #16
 80088e2:	d05a      	beq.n	800899a <HAL_TIM_ConfigClockSource+0x15a>
 80088e4:	e062      	b.n	80089ac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80088f6:	f000 fb63 	bl	8008fc0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	689b      	ldr	r3, [r3, #8]
 8008900:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008902:	68bb      	ldr	r3, [r7, #8]
 8008904:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008908:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	68ba      	ldr	r2, [r7, #8]
 8008910:	609a      	str	r2, [r3, #8]
      break;
 8008912:	e04f      	b.n	80089b4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008924:	f000 fb4c 	bl	8008fc0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	689a      	ldr	r2, [r3, #8]
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008936:	609a      	str	r2, [r3, #8]
      break;
 8008938:	e03c      	b.n	80089b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008946:	461a      	mov	r2, r3
 8008948:	f000 fac0 	bl	8008ecc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	2150      	movs	r1, #80	@ 0x50
 8008952:	4618      	mov	r0, r3
 8008954:	f000 fb19 	bl	8008f8a <TIM_ITRx_SetConfig>
      break;
 8008958:	e02c      	b.n	80089b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008966:	461a      	mov	r2, r3
 8008968:	f000 fadf 	bl	8008f2a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	2160      	movs	r1, #96	@ 0x60
 8008972:	4618      	mov	r0, r3
 8008974:	f000 fb09 	bl	8008f8a <TIM_ITRx_SetConfig>
      break;
 8008978:	e01c      	b.n	80089b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008986:	461a      	mov	r2, r3
 8008988:	f000 faa0 	bl	8008ecc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	2140      	movs	r1, #64	@ 0x40
 8008992:	4618      	mov	r0, r3
 8008994:	f000 faf9 	bl	8008f8a <TIM_ITRx_SetConfig>
      break;
 8008998:	e00c      	b.n	80089b4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681a      	ldr	r2, [r3, #0]
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	4619      	mov	r1, r3
 80089a4:	4610      	mov	r0, r2
 80089a6:	f000 faf0 	bl	8008f8a <TIM_ITRx_SetConfig>
      break;
 80089aa:	e003      	b.n	80089b4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80089ac:	2301      	movs	r3, #1
 80089ae:	73fb      	strb	r3, [r7, #15]
      break;
 80089b0:	e000      	b.n	80089b4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80089b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2201      	movs	r2, #1
 80089b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2200      	movs	r2, #0
 80089c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80089c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80089c6:	4618      	mov	r0, r3
 80089c8:	3710      	adds	r7, #16
 80089ca:	46bd      	mov	sp, r7
 80089cc:	bd80      	pop	{r7, pc}

080089ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80089ce:	b480      	push	{r7}
 80089d0:	b083      	sub	sp, #12
 80089d2:	af00      	add	r7, sp, #0
 80089d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80089d6:	bf00      	nop
 80089d8:	370c      	adds	r7, #12
 80089da:	46bd      	mov	sp, r7
 80089dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e0:	4770      	bx	lr

080089e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80089e2:	b480      	push	{r7}
 80089e4:	b083      	sub	sp, #12
 80089e6:	af00      	add	r7, sp, #0
 80089e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80089ea:	bf00      	nop
 80089ec:	370c      	adds	r7, #12
 80089ee:	46bd      	mov	sp, r7
 80089f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f4:	4770      	bx	lr

080089f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80089f6:	b480      	push	{r7}
 80089f8:	b083      	sub	sp, #12
 80089fa:	af00      	add	r7, sp, #0
 80089fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80089fe:	bf00      	nop
 8008a00:	370c      	adds	r7, #12
 8008a02:	46bd      	mov	sp, r7
 8008a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a08:	4770      	bx	lr

08008a0a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008a0a:	b480      	push	{r7}
 8008a0c:	b083      	sub	sp, #12
 8008a0e:	af00      	add	r7, sp, #0
 8008a10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008a12:	bf00      	nop
 8008a14:	370c      	adds	r7, #12
 8008a16:	46bd      	mov	sp, r7
 8008a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1c:	4770      	bx	lr
	...

08008a20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008a20:	b480      	push	{r7}
 8008a22:	b085      	sub	sp, #20
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
 8008a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	4a43      	ldr	r2, [pc, #268]	@ (8008b40 <TIM_Base_SetConfig+0x120>)
 8008a34:	4293      	cmp	r3, r2
 8008a36:	d013      	beq.n	8008a60 <TIM_Base_SetConfig+0x40>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a3e:	d00f      	beq.n	8008a60 <TIM_Base_SetConfig+0x40>
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	4a40      	ldr	r2, [pc, #256]	@ (8008b44 <TIM_Base_SetConfig+0x124>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d00b      	beq.n	8008a60 <TIM_Base_SetConfig+0x40>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	4a3f      	ldr	r2, [pc, #252]	@ (8008b48 <TIM_Base_SetConfig+0x128>)
 8008a4c:	4293      	cmp	r3, r2
 8008a4e:	d007      	beq.n	8008a60 <TIM_Base_SetConfig+0x40>
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	4a3e      	ldr	r2, [pc, #248]	@ (8008b4c <TIM_Base_SetConfig+0x12c>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d003      	beq.n	8008a60 <TIM_Base_SetConfig+0x40>
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	4a3d      	ldr	r2, [pc, #244]	@ (8008b50 <TIM_Base_SetConfig+0x130>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d108      	bne.n	8008a72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	685b      	ldr	r3, [r3, #4]
 8008a6c:	68fa      	ldr	r2, [r7, #12]
 8008a6e:	4313      	orrs	r3, r2
 8008a70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	4a32      	ldr	r2, [pc, #200]	@ (8008b40 <TIM_Base_SetConfig+0x120>)
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d02b      	beq.n	8008ad2 <TIM_Base_SetConfig+0xb2>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a80:	d027      	beq.n	8008ad2 <TIM_Base_SetConfig+0xb2>
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	4a2f      	ldr	r2, [pc, #188]	@ (8008b44 <TIM_Base_SetConfig+0x124>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d023      	beq.n	8008ad2 <TIM_Base_SetConfig+0xb2>
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	4a2e      	ldr	r2, [pc, #184]	@ (8008b48 <TIM_Base_SetConfig+0x128>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d01f      	beq.n	8008ad2 <TIM_Base_SetConfig+0xb2>
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	4a2d      	ldr	r2, [pc, #180]	@ (8008b4c <TIM_Base_SetConfig+0x12c>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d01b      	beq.n	8008ad2 <TIM_Base_SetConfig+0xb2>
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	4a2c      	ldr	r2, [pc, #176]	@ (8008b50 <TIM_Base_SetConfig+0x130>)
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d017      	beq.n	8008ad2 <TIM_Base_SetConfig+0xb2>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	4a2b      	ldr	r2, [pc, #172]	@ (8008b54 <TIM_Base_SetConfig+0x134>)
 8008aa6:	4293      	cmp	r3, r2
 8008aa8:	d013      	beq.n	8008ad2 <TIM_Base_SetConfig+0xb2>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	4a2a      	ldr	r2, [pc, #168]	@ (8008b58 <TIM_Base_SetConfig+0x138>)
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d00f      	beq.n	8008ad2 <TIM_Base_SetConfig+0xb2>
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	4a29      	ldr	r2, [pc, #164]	@ (8008b5c <TIM_Base_SetConfig+0x13c>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d00b      	beq.n	8008ad2 <TIM_Base_SetConfig+0xb2>
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	4a28      	ldr	r2, [pc, #160]	@ (8008b60 <TIM_Base_SetConfig+0x140>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d007      	beq.n	8008ad2 <TIM_Base_SetConfig+0xb2>
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	4a27      	ldr	r2, [pc, #156]	@ (8008b64 <TIM_Base_SetConfig+0x144>)
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	d003      	beq.n	8008ad2 <TIM_Base_SetConfig+0xb2>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	4a26      	ldr	r2, [pc, #152]	@ (8008b68 <TIM_Base_SetConfig+0x148>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d108      	bne.n	8008ae4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008ad8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	68db      	ldr	r3, [r3, #12]
 8008ade:	68fa      	ldr	r2, [r7, #12]
 8008ae0:	4313      	orrs	r3, r2
 8008ae2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	695b      	ldr	r3, [r3, #20]
 8008aee:	4313      	orrs	r3, r2
 8008af0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	689a      	ldr	r2, [r3, #8]
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	681a      	ldr	r2, [r3, #0]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	4a0e      	ldr	r2, [pc, #56]	@ (8008b40 <TIM_Base_SetConfig+0x120>)
 8008b06:	4293      	cmp	r3, r2
 8008b08:	d003      	beq.n	8008b12 <TIM_Base_SetConfig+0xf2>
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	4a10      	ldr	r2, [pc, #64]	@ (8008b50 <TIM_Base_SetConfig+0x130>)
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	d103      	bne.n	8008b1a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	691a      	ldr	r2, [r3, #16]
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f043 0204 	orr.w	r2, r3, #4
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2201      	movs	r2, #1
 8008b2a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	68fa      	ldr	r2, [r7, #12]
 8008b30:	601a      	str	r2, [r3, #0]
}
 8008b32:	bf00      	nop
 8008b34:	3714      	adds	r7, #20
 8008b36:	46bd      	mov	sp, r7
 8008b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3c:	4770      	bx	lr
 8008b3e:	bf00      	nop
 8008b40:	40010000 	.word	0x40010000
 8008b44:	40000400 	.word	0x40000400
 8008b48:	40000800 	.word	0x40000800
 8008b4c:	40000c00 	.word	0x40000c00
 8008b50:	40010400 	.word	0x40010400
 8008b54:	40014000 	.word	0x40014000
 8008b58:	40014400 	.word	0x40014400
 8008b5c:	40014800 	.word	0x40014800
 8008b60:	40001800 	.word	0x40001800
 8008b64:	40001c00 	.word	0x40001c00
 8008b68:	40002000 	.word	0x40002000

08008b6c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	b087      	sub	sp, #28
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
 8008b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6a1b      	ldr	r3, [r3, #32]
 8008b7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6a1b      	ldr	r3, [r3, #32]
 8008b80:	f023 0201 	bic.w	r2, r3, #1
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	685b      	ldr	r3, [r3, #4]
 8008b8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	699b      	ldr	r3, [r3, #24]
 8008b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	f023 0303 	bic.w	r3, r3, #3
 8008ba2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	68fa      	ldr	r2, [r7, #12]
 8008baa:	4313      	orrs	r3, r2
 8008bac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008bae:	697b      	ldr	r3, [r7, #20]
 8008bb0:	f023 0302 	bic.w	r3, r3, #2
 8008bb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	689b      	ldr	r3, [r3, #8]
 8008bba:	697a      	ldr	r2, [r7, #20]
 8008bbc:	4313      	orrs	r3, r2
 8008bbe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	4a20      	ldr	r2, [pc, #128]	@ (8008c44 <TIM_OC1_SetConfig+0xd8>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d003      	beq.n	8008bd0 <TIM_OC1_SetConfig+0x64>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	4a1f      	ldr	r2, [pc, #124]	@ (8008c48 <TIM_OC1_SetConfig+0xdc>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d10c      	bne.n	8008bea <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008bd0:	697b      	ldr	r3, [r7, #20]
 8008bd2:	f023 0308 	bic.w	r3, r3, #8
 8008bd6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	68db      	ldr	r3, [r3, #12]
 8008bdc:	697a      	ldr	r2, [r7, #20]
 8008bde:	4313      	orrs	r3, r2
 8008be0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008be2:	697b      	ldr	r3, [r7, #20]
 8008be4:	f023 0304 	bic.w	r3, r3, #4
 8008be8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	4a15      	ldr	r2, [pc, #84]	@ (8008c44 <TIM_OC1_SetConfig+0xd8>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d003      	beq.n	8008bfa <TIM_OC1_SetConfig+0x8e>
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	4a14      	ldr	r2, [pc, #80]	@ (8008c48 <TIM_OC1_SetConfig+0xdc>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d111      	bne.n	8008c1e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008bfa:	693b      	ldr	r3, [r7, #16]
 8008bfc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008c00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008c02:	693b      	ldr	r3, [r7, #16]
 8008c04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008c08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	695b      	ldr	r3, [r3, #20]
 8008c0e:	693a      	ldr	r2, [r7, #16]
 8008c10:	4313      	orrs	r3, r2
 8008c12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	699b      	ldr	r3, [r3, #24]
 8008c18:	693a      	ldr	r2, [r7, #16]
 8008c1a:	4313      	orrs	r3, r2
 8008c1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	693a      	ldr	r2, [r7, #16]
 8008c22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	68fa      	ldr	r2, [r7, #12]
 8008c28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	685a      	ldr	r2, [r3, #4]
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	697a      	ldr	r2, [r7, #20]
 8008c36:	621a      	str	r2, [r3, #32]
}
 8008c38:	bf00      	nop
 8008c3a:	371c      	adds	r7, #28
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c42:	4770      	bx	lr
 8008c44:	40010000 	.word	0x40010000
 8008c48:	40010400 	.word	0x40010400

08008c4c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	b087      	sub	sp, #28
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
 8008c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	6a1b      	ldr	r3, [r3, #32]
 8008c5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6a1b      	ldr	r3, [r3, #32]
 8008c60:	f023 0210 	bic.w	r2, r3, #16
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	685b      	ldr	r3, [r3, #4]
 8008c6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	699b      	ldr	r3, [r3, #24]
 8008c72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	021b      	lsls	r3, r3, #8
 8008c8a:	68fa      	ldr	r2, [r7, #12]
 8008c8c:	4313      	orrs	r3, r2
 8008c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	f023 0320 	bic.w	r3, r3, #32
 8008c96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	689b      	ldr	r3, [r3, #8]
 8008c9c:	011b      	lsls	r3, r3, #4
 8008c9e:	697a      	ldr	r2, [r7, #20]
 8008ca0:	4313      	orrs	r3, r2
 8008ca2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	4a22      	ldr	r2, [pc, #136]	@ (8008d30 <TIM_OC2_SetConfig+0xe4>)
 8008ca8:	4293      	cmp	r3, r2
 8008caa:	d003      	beq.n	8008cb4 <TIM_OC2_SetConfig+0x68>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	4a21      	ldr	r2, [pc, #132]	@ (8008d34 <TIM_OC2_SetConfig+0xe8>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d10d      	bne.n	8008cd0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008cb4:	697b      	ldr	r3, [r7, #20]
 8008cb6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008cba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	68db      	ldr	r3, [r3, #12]
 8008cc0:	011b      	lsls	r3, r3, #4
 8008cc2:	697a      	ldr	r2, [r7, #20]
 8008cc4:	4313      	orrs	r3, r2
 8008cc6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008cc8:	697b      	ldr	r3, [r7, #20]
 8008cca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008cce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	4a17      	ldr	r2, [pc, #92]	@ (8008d30 <TIM_OC2_SetConfig+0xe4>)
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	d003      	beq.n	8008ce0 <TIM_OC2_SetConfig+0x94>
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	4a16      	ldr	r2, [pc, #88]	@ (8008d34 <TIM_OC2_SetConfig+0xe8>)
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d113      	bne.n	8008d08 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008ce0:	693b      	ldr	r3, [r7, #16]
 8008ce2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008ce6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008ce8:	693b      	ldr	r3, [r7, #16]
 8008cea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008cee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008cf0:	683b      	ldr	r3, [r7, #0]
 8008cf2:	695b      	ldr	r3, [r3, #20]
 8008cf4:	009b      	lsls	r3, r3, #2
 8008cf6:	693a      	ldr	r2, [r7, #16]
 8008cf8:	4313      	orrs	r3, r2
 8008cfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	699b      	ldr	r3, [r3, #24]
 8008d00:	009b      	lsls	r3, r3, #2
 8008d02:	693a      	ldr	r2, [r7, #16]
 8008d04:	4313      	orrs	r3, r2
 8008d06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	693a      	ldr	r2, [r7, #16]
 8008d0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	68fa      	ldr	r2, [r7, #12]
 8008d12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	685a      	ldr	r2, [r3, #4]
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	697a      	ldr	r2, [r7, #20]
 8008d20:	621a      	str	r2, [r3, #32]
}
 8008d22:	bf00      	nop
 8008d24:	371c      	adds	r7, #28
 8008d26:	46bd      	mov	sp, r7
 8008d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2c:	4770      	bx	lr
 8008d2e:	bf00      	nop
 8008d30:	40010000 	.word	0x40010000
 8008d34:	40010400 	.word	0x40010400

08008d38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008d38:	b480      	push	{r7}
 8008d3a:	b087      	sub	sp, #28
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
 8008d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6a1b      	ldr	r3, [r3, #32]
 8008d46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	6a1b      	ldr	r3, [r3, #32]
 8008d4c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	685b      	ldr	r3, [r3, #4]
 8008d58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	69db      	ldr	r3, [r3, #28]
 8008d5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	f023 0303 	bic.w	r3, r3, #3
 8008d6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	68fa      	ldr	r2, [r7, #12]
 8008d76:	4313      	orrs	r3, r2
 8008d78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008d7a:	697b      	ldr	r3, [r7, #20]
 8008d7c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008d80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	689b      	ldr	r3, [r3, #8]
 8008d86:	021b      	lsls	r3, r3, #8
 8008d88:	697a      	ldr	r2, [r7, #20]
 8008d8a:	4313      	orrs	r3, r2
 8008d8c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	4a21      	ldr	r2, [pc, #132]	@ (8008e18 <TIM_OC3_SetConfig+0xe0>)
 8008d92:	4293      	cmp	r3, r2
 8008d94:	d003      	beq.n	8008d9e <TIM_OC3_SetConfig+0x66>
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	4a20      	ldr	r2, [pc, #128]	@ (8008e1c <TIM_OC3_SetConfig+0xe4>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d10d      	bne.n	8008dba <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008d9e:	697b      	ldr	r3, [r7, #20]
 8008da0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008da4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	68db      	ldr	r3, [r3, #12]
 8008daa:	021b      	lsls	r3, r3, #8
 8008dac:	697a      	ldr	r2, [r7, #20]
 8008dae:	4313      	orrs	r3, r2
 8008db0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008db2:	697b      	ldr	r3, [r7, #20]
 8008db4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008db8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	4a16      	ldr	r2, [pc, #88]	@ (8008e18 <TIM_OC3_SetConfig+0xe0>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d003      	beq.n	8008dca <TIM_OC3_SetConfig+0x92>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	4a15      	ldr	r2, [pc, #84]	@ (8008e1c <TIM_OC3_SetConfig+0xe4>)
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d113      	bne.n	8008df2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008dca:	693b      	ldr	r3, [r7, #16]
 8008dcc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008dd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008dd2:	693b      	ldr	r3, [r7, #16]
 8008dd4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008dd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	695b      	ldr	r3, [r3, #20]
 8008dde:	011b      	lsls	r3, r3, #4
 8008de0:	693a      	ldr	r2, [r7, #16]
 8008de2:	4313      	orrs	r3, r2
 8008de4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	699b      	ldr	r3, [r3, #24]
 8008dea:	011b      	lsls	r3, r3, #4
 8008dec:	693a      	ldr	r2, [r7, #16]
 8008dee:	4313      	orrs	r3, r2
 8008df0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	693a      	ldr	r2, [r7, #16]
 8008df6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	68fa      	ldr	r2, [r7, #12]
 8008dfc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	685a      	ldr	r2, [r3, #4]
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	697a      	ldr	r2, [r7, #20]
 8008e0a:	621a      	str	r2, [r3, #32]
}
 8008e0c:	bf00      	nop
 8008e0e:	371c      	adds	r7, #28
 8008e10:	46bd      	mov	sp, r7
 8008e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e16:	4770      	bx	lr
 8008e18:	40010000 	.word	0x40010000
 8008e1c:	40010400 	.word	0x40010400

08008e20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008e20:	b480      	push	{r7}
 8008e22:	b087      	sub	sp, #28
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
 8008e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	6a1b      	ldr	r3, [r3, #32]
 8008e2e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	6a1b      	ldr	r3, [r3, #32]
 8008e34:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	685b      	ldr	r3, [r3, #4]
 8008e40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	69db      	ldr	r3, [r3, #28]
 8008e46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008e56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008e58:	683b      	ldr	r3, [r7, #0]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	021b      	lsls	r3, r3, #8
 8008e5e:	68fa      	ldr	r2, [r7, #12]
 8008e60:	4313      	orrs	r3, r2
 8008e62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008e64:	693b      	ldr	r3, [r7, #16]
 8008e66:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008e6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	689b      	ldr	r3, [r3, #8]
 8008e70:	031b      	lsls	r3, r3, #12
 8008e72:	693a      	ldr	r2, [r7, #16]
 8008e74:	4313      	orrs	r3, r2
 8008e76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	4a12      	ldr	r2, [pc, #72]	@ (8008ec4 <TIM_OC4_SetConfig+0xa4>)
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d003      	beq.n	8008e88 <TIM_OC4_SetConfig+0x68>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	4a11      	ldr	r2, [pc, #68]	@ (8008ec8 <TIM_OC4_SetConfig+0xa8>)
 8008e84:	4293      	cmp	r3, r2
 8008e86:	d109      	bne.n	8008e9c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008e88:	697b      	ldr	r3, [r7, #20]
 8008e8a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008e8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	695b      	ldr	r3, [r3, #20]
 8008e94:	019b      	lsls	r3, r3, #6
 8008e96:	697a      	ldr	r2, [r7, #20]
 8008e98:	4313      	orrs	r3, r2
 8008e9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	697a      	ldr	r2, [r7, #20]
 8008ea0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	68fa      	ldr	r2, [r7, #12]
 8008ea6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008ea8:	683b      	ldr	r3, [r7, #0]
 8008eaa:	685a      	ldr	r2, [r3, #4]
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	693a      	ldr	r2, [r7, #16]
 8008eb4:	621a      	str	r2, [r3, #32]
}
 8008eb6:	bf00      	nop
 8008eb8:	371c      	adds	r7, #28
 8008eba:	46bd      	mov	sp, r7
 8008ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec0:	4770      	bx	lr
 8008ec2:	bf00      	nop
 8008ec4:	40010000 	.word	0x40010000
 8008ec8:	40010400 	.word	0x40010400

08008ecc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ecc:	b480      	push	{r7}
 8008ece:	b087      	sub	sp, #28
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	60f8      	str	r0, [r7, #12]
 8008ed4:	60b9      	str	r1, [r7, #8]
 8008ed6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	6a1b      	ldr	r3, [r3, #32]
 8008edc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	6a1b      	ldr	r3, [r3, #32]
 8008ee2:	f023 0201 	bic.w	r2, r3, #1
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	699b      	ldr	r3, [r3, #24]
 8008eee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008ef0:	693b      	ldr	r3, [r7, #16]
 8008ef2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008ef6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	011b      	lsls	r3, r3, #4
 8008efc:	693a      	ldr	r2, [r7, #16]
 8008efe:	4313      	orrs	r3, r2
 8008f00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008f02:	697b      	ldr	r3, [r7, #20]
 8008f04:	f023 030a 	bic.w	r3, r3, #10
 8008f08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008f0a:	697a      	ldr	r2, [r7, #20]
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	4313      	orrs	r3, r2
 8008f10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	693a      	ldr	r2, [r7, #16]
 8008f16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	697a      	ldr	r2, [r7, #20]
 8008f1c:	621a      	str	r2, [r3, #32]
}
 8008f1e:	bf00      	nop
 8008f20:	371c      	adds	r7, #28
 8008f22:	46bd      	mov	sp, r7
 8008f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f28:	4770      	bx	lr

08008f2a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f2a:	b480      	push	{r7}
 8008f2c:	b087      	sub	sp, #28
 8008f2e:	af00      	add	r7, sp, #0
 8008f30:	60f8      	str	r0, [r7, #12]
 8008f32:	60b9      	str	r1, [r7, #8]
 8008f34:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	6a1b      	ldr	r3, [r3, #32]
 8008f3a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	6a1b      	ldr	r3, [r3, #32]
 8008f40:	f023 0210 	bic.w	r2, r3, #16
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	699b      	ldr	r3, [r3, #24]
 8008f4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008f4e:	693b      	ldr	r3, [r7, #16]
 8008f50:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008f54:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	031b      	lsls	r3, r3, #12
 8008f5a:	693a      	ldr	r2, [r7, #16]
 8008f5c:	4313      	orrs	r3, r2
 8008f5e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008f60:	697b      	ldr	r3, [r7, #20]
 8008f62:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008f66:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	011b      	lsls	r3, r3, #4
 8008f6c:	697a      	ldr	r2, [r7, #20]
 8008f6e:	4313      	orrs	r3, r2
 8008f70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	693a      	ldr	r2, [r7, #16]
 8008f76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	697a      	ldr	r2, [r7, #20]
 8008f7c:	621a      	str	r2, [r3, #32]
}
 8008f7e:	bf00      	nop
 8008f80:	371c      	adds	r7, #28
 8008f82:	46bd      	mov	sp, r7
 8008f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f88:	4770      	bx	lr

08008f8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008f8a:	b480      	push	{r7}
 8008f8c:	b085      	sub	sp, #20
 8008f8e:	af00      	add	r7, sp, #0
 8008f90:	6078      	str	r0, [r7, #4]
 8008f92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	689b      	ldr	r3, [r3, #8]
 8008f98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fa0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008fa2:	683a      	ldr	r2, [r7, #0]
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	4313      	orrs	r3, r2
 8008fa8:	f043 0307 	orr.w	r3, r3, #7
 8008fac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	68fa      	ldr	r2, [r7, #12]
 8008fb2:	609a      	str	r2, [r3, #8]
}
 8008fb4:	bf00      	nop
 8008fb6:	3714      	adds	r7, #20
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fbe:	4770      	bx	lr

08008fc0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008fc0:	b480      	push	{r7}
 8008fc2:	b087      	sub	sp, #28
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	60f8      	str	r0, [r7, #12]
 8008fc8:	60b9      	str	r1, [r7, #8]
 8008fca:	607a      	str	r2, [r7, #4]
 8008fcc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	689b      	ldr	r3, [r3, #8]
 8008fd2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008fd4:	697b      	ldr	r3, [r7, #20]
 8008fd6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008fda:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	021a      	lsls	r2, r3, #8
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	431a      	orrs	r2, r3
 8008fe4:	68bb      	ldr	r3, [r7, #8]
 8008fe6:	4313      	orrs	r3, r2
 8008fe8:	697a      	ldr	r2, [r7, #20]
 8008fea:	4313      	orrs	r3, r2
 8008fec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	697a      	ldr	r2, [r7, #20]
 8008ff2:	609a      	str	r2, [r3, #8]
}
 8008ff4:	bf00      	nop
 8008ff6:	371c      	adds	r7, #28
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffe:	4770      	bx	lr

08009000 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009000:	b480      	push	{r7}
 8009002:	b085      	sub	sp, #20
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
 8009008:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009010:	2b01      	cmp	r3, #1
 8009012:	d101      	bne.n	8009018 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009014:	2302      	movs	r3, #2
 8009016:	e05a      	b.n	80090ce <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	2201      	movs	r2, #1
 800901c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2202      	movs	r2, #2
 8009024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	685b      	ldr	r3, [r3, #4]
 800902e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	689b      	ldr	r3, [r3, #8]
 8009036:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800903e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	68fa      	ldr	r2, [r7, #12]
 8009046:	4313      	orrs	r3, r2
 8009048:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	68fa      	ldr	r2, [r7, #12]
 8009050:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	4a21      	ldr	r2, [pc, #132]	@ (80090dc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009058:	4293      	cmp	r3, r2
 800905a:	d022      	beq.n	80090a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009064:	d01d      	beq.n	80090a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	4a1d      	ldr	r2, [pc, #116]	@ (80090e0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800906c:	4293      	cmp	r3, r2
 800906e:	d018      	beq.n	80090a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	4a1b      	ldr	r2, [pc, #108]	@ (80090e4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d013      	beq.n	80090a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	4a1a      	ldr	r2, [pc, #104]	@ (80090e8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009080:	4293      	cmp	r3, r2
 8009082:	d00e      	beq.n	80090a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	4a18      	ldr	r2, [pc, #96]	@ (80090ec <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d009      	beq.n	80090a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	4a17      	ldr	r2, [pc, #92]	@ (80090f0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009094:	4293      	cmp	r3, r2
 8009096:	d004      	beq.n	80090a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	4a15      	ldr	r2, [pc, #84]	@ (80090f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800909e:	4293      	cmp	r3, r2
 80090a0:	d10c      	bne.n	80090bc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80090a2:	68bb      	ldr	r3, [r7, #8]
 80090a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80090a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80090aa:	683b      	ldr	r3, [r7, #0]
 80090ac:	685b      	ldr	r3, [r3, #4]
 80090ae:	68ba      	ldr	r2, [r7, #8]
 80090b0:	4313      	orrs	r3, r2
 80090b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	68ba      	ldr	r2, [r7, #8]
 80090ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	2201      	movs	r2, #1
 80090c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2200      	movs	r2, #0
 80090c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80090cc:	2300      	movs	r3, #0
}
 80090ce:	4618      	mov	r0, r3
 80090d0:	3714      	adds	r7, #20
 80090d2:	46bd      	mov	sp, r7
 80090d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d8:	4770      	bx	lr
 80090da:	bf00      	nop
 80090dc:	40010000 	.word	0x40010000
 80090e0:	40000400 	.word	0x40000400
 80090e4:	40000800 	.word	0x40000800
 80090e8:	40000c00 	.word	0x40000c00
 80090ec:	40010400 	.word	0x40010400
 80090f0:	40014000 	.word	0x40014000
 80090f4:	40001800 	.word	0x40001800

080090f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80090f8:	b480      	push	{r7}
 80090fa:	b083      	sub	sp, #12
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009100:	bf00      	nop
 8009102:	370c      	adds	r7, #12
 8009104:	46bd      	mov	sp, r7
 8009106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910a:	4770      	bx	lr

0800910c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800910c:	b480      	push	{r7}
 800910e:	b083      	sub	sp, #12
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009114:	bf00      	nop
 8009116:	370c      	adds	r7, #12
 8009118:	46bd      	mov	sp, r7
 800911a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911e:	4770      	bx	lr

08009120 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009120:	b084      	sub	sp, #16
 8009122:	b580      	push	{r7, lr}
 8009124:	b084      	sub	sp, #16
 8009126:	af00      	add	r7, sp, #0
 8009128:	6078      	str	r0, [r7, #4]
 800912a:	f107 001c 	add.w	r0, r7, #28
 800912e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009132:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009136:	2b01      	cmp	r3, #1
 8009138:	d123      	bne.n	8009182 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800913e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	68db      	ldr	r3, [r3, #12]
 800914a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800914e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009152:	687a      	ldr	r2, [r7, #4]
 8009154:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	68db      	ldr	r3, [r3, #12]
 800915a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009162:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009166:	2b01      	cmp	r3, #1
 8009168:	d105      	bne.n	8009176 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	68db      	ldr	r3, [r3, #12]
 800916e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009176:	6878      	ldr	r0, [r7, #4]
 8009178:	f000 f9dc 	bl	8009534 <USB_CoreReset>
 800917c:	4603      	mov	r3, r0
 800917e:	73fb      	strb	r3, [r7, #15]
 8009180:	e01b      	b.n	80091ba <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	68db      	ldr	r3, [r3, #12]
 8009186:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800918e:	6878      	ldr	r0, [r7, #4]
 8009190:	f000 f9d0 	bl	8009534 <USB_CoreReset>
 8009194:	4603      	mov	r3, r0
 8009196:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009198:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800919c:	2b00      	cmp	r3, #0
 800919e:	d106      	bne.n	80091ae <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091a4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	639a      	str	r2, [r3, #56]	@ 0x38
 80091ac:	e005      	b.n	80091ba <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091b2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80091ba:	7fbb      	ldrb	r3, [r7, #30]
 80091bc:	2b01      	cmp	r3, #1
 80091be:	d10b      	bne.n	80091d8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	689b      	ldr	r3, [r3, #8]
 80091c4:	f043 0206 	orr.w	r2, r3, #6
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	689b      	ldr	r3, [r3, #8]
 80091d0:	f043 0220 	orr.w	r2, r3, #32
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80091d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80091da:	4618      	mov	r0, r3
 80091dc:	3710      	adds	r7, #16
 80091de:	46bd      	mov	sp, r7
 80091e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80091e4:	b004      	add	sp, #16
 80091e6:	4770      	bx	lr

080091e8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80091e8:	b480      	push	{r7}
 80091ea:	b083      	sub	sp, #12
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	689b      	ldr	r3, [r3, #8]
 80091f4:	f043 0201 	orr.w	r2, r3, #1
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80091fc:	2300      	movs	r3, #0
}
 80091fe:	4618      	mov	r0, r3
 8009200:	370c      	adds	r7, #12
 8009202:	46bd      	mov	sp, r7
 8009204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009208:	4770      	bx	lr

0800920a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800920a:	b480      	push	{r7}
 800920c:	b083      	sub	sp, #12
 800920e:	af00      	add	r7, sp, #0
 8009210:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	689b      	ldr	r3, [r3, #8]
 8009216:	f023 0201 	bic.w	r2, r3, #1
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800921e:	2300      	movs	r3, #0
}
 8009220:	4618      	mov	r0, r3
 8009222:	370c      	adds	r7, #12
 8009224:	46bd      	mov	sp, r7
 8009226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922a:	4770      	bx	lr

0800922c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b084      	sub	sp, #16
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
 8009234:	460b      	mov	r3, r1
 8009236:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009238:	2300      	movs	r3, #0
 800923a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	68db      	ldr	r3, [r3, #12]
 8009240:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009248:	78fb      	ldrb	r3, [r7, #3]
 800924a:	2b01      	cmp	r3, #1
 800924c:	d115      	bne.n	800927a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	68db      	ldr	r3, [r3, #12]
 8009252:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800925a:	200a      	movs	r0, #10
 800925c:	f7f9 fd6a 	bl	8002d34 <HAL_Delay>
      ms += 10U;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	330a      	adds	r3, #10
 8009264:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009266:	6878      	ldr	r0, [r7, #4]
 8009268:	f000 f956 	bl	8009518 <USB_GetMode>
 800926c:	4603      	mov	r3, r0
 800926e:	2b01      	cmp	r3, #1
 8009270:	d01e      	beq.n	80092b0 <USB_SetCurrentMode+0x84>
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	2bc7      	cmp	r3, #199	@ 0xc7
 8009276:	d9f0      	bls.n	800925a <USB_SetCurrentMode+0x2e>
 8009278:	e01a      	b.n	80092b0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800927a:	78fb      	ldrb	r3, [r7, #3]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d115      	bne.n	80092ac <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	68db      	ldr	r3, [r3, #12]
 8009284:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800928c:	200a      	movs	r0, #10
 800928e:	f7f9 fd51 	bl	8002d34 <HAL_Delay>
      ms += 10U;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	330a      	adds	r3, #10
 8009296:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009298:	6878      	ldr	r0, [r7, #4]
 800929a:	f000 f93d 	bl	8009518 <USB_GetMode>
 800929e:	4603      	mov	r3, r0
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d005      	beq.n	80092b0 <USB_SetCurrentMode+0x84>
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	2bc7      	cmp	r3, #199	@ 0xc7
 80092a8:	d9f0      	bls.n	800928c <USB_SetCurrentMode+0x60>
 80092aa:	e001      	b.n	80092b0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80092ac:	2301      	movs	r3, #1
 80092ae:	e005      	b.n	80092bc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	2bc8      	cmp	r3, #200	@ 0xc8
 80092b4:	d101      	bne.n	80092ba <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80092b6:	2301      	movs	r3, #1
 80092b8:	e000      	b.n	80092bc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80092ba:	2300      	movs	r3, #0
}
 80092bc:	4618      	mov	r0, r3
 80092be:	3710      	adds	r7, #16
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd80      	pop	{r7, pc}

080092c4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b085      	sub	sp, #20
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
 80092cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80092ce:	2300      	movs	r3, #0
 80092d0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	3301      	adds	r3, #1
 80092d6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80092de:	d901      	bls.n	80092e4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80092e0:	2303      	movs	r3, #3
 80092e2:	e01b      	b.n	800931c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	691b      	ldr	r3, [r3, #16]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	daf2      	bge.n	80092d2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80092ec:	2300      	movs	r3, #0
 80092ee:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	019b      	lsls	r3, r3, #6
 80092f4:	f043 0220 	orr.w	r2, r3, #32
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	3301      	adds	r3, #1
 8009300:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009308:	d901      	bls.n	800930e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800930a:	2303      	movs	r3, #3
 800930c:	e006      	b.n	800931c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	691b      	ldr	r3, [r3, #16]
 8009312:	f003 0320 	and.w	r3, r3, #32
 8009316:	2b20      	cmp	r3, #32
 8009318:	d0f0      	beq.n	80092fc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800931a:	2300      	movs	r3, #0
}
 800931c:	4618      	mov	r0, r3
 800931e:	3714      	adds	r7, #20
 8009320:	46bd      	mov	sp, r7
 8009322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009326:	4770      	bx	lr

08009328 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009328:	b480      	push	{r7}
 800932a:	b085      	sub	sp, #20
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009330:	2300      	movs	r3, #0
 8009332:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	3301      	adds	r3, #1
 8009338:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009340:	d901      	bls.n	8009346 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009342:	2303      	movs	r3, #3
 8009344:	e018      	b.n	8009378 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	691b      	ldr	r3, [r3, #16]
 800934a:	2b00      	cmp	r3, #0
 800934c:	daf2      	bge.n	8009334 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800934e:	2300      	movs	r3, #0
 8009350:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2210      	movs	r2, #16
 8009356:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	3301      	adds	r3, #1
 800935c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009364:	d901      	bls.n	800936a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009366:	2303      	movs	r3, #3
 8009368:	e006      	b.n	8009378 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	691b      	ldr	r3, [r3, #16]
 800936e:	f003 0310 	and.w	r3, r3, #16
 8009372:	2b10      	cmp	r3, #16
 8009374:	d0f0      	beq.n	8009358 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009376:	2300      	movs	r3, #0
}
 8009378:	4618      	mov	r0, r3
 800937a:	3714      	adds	r7, #20
 800937c:	46bd      	mov	sp, r7
 800937e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009382:	4770      	bx	lr

08009384 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009384:	b480      	push	{r7}
 8009386:	b089      	sub	sp, #36	@ 0x24
 8009388:	af00      	add	r7, sp, #0
 800938a:	60f8      	str	r0, [r7, #12]
 800938c:	60b9      	str	r1, [r7, #8]
 800938e:	4611      	mov	r1, r2
 8009390:	461a      	mov	r2, r3
 8009392:	460b      	mov	r3, r1
 8009394:	71fb      	strb	r3, [r7, #7]
 8009396:	4613      	mov	r3, r2
 8009398:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80093a2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d123      	bne.n	80093f2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80093aa:	88bb      	ldrh	r3, [r7, #4]
 80093ac:	3303      	adds	r3, #3
 80093ae:	089b      	lsrs	r3, r3, #2
 80093b0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80093b2:	2300      	movs	r3, #0
 80093b4:	61bb      	str	r3, [r7, #24]
 80093b6:	e018      	b.n	80093ea <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80093b8:	79fb      	ldrb	r3, [r7, #7]
 80093ba:	031a      	lsls	r2, r3, #12
 80093bc:	697b      	ldr	r3, [r7, #20]
 80093be:	4413      	add	r3, r2
 80093c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80093c4:	461a      	mov	r2, r3
 80093c6:	69fb      	ldr	r3, [r7, #28]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	6013      	str	r3, [r2, #0]
      pSrc++;
 80093cc:	69fb      	ldr	r3, [r7, #28]
 80093ce:	3301      	adds	r3, #1
 80093d0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80093d2:	69fb      	ldr	r3, [r7, #28]
 80093d4:	3301      	adds	r3, #1
 80093d6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80093d8:	69fb      	ldr	r3, [r7, #28]
 80093da:	3301      	adds	r3, #1
 80093dc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80093de:	69fb      	ldr	r3, [r7, #28]
 80093e0:	3301      	adds	r3, #1
 80093e2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80093e4:	69bb      	ldr	r3, [r7, #24]
 80093e6:	3301      	adds	r3, #1
 80093e8:	61bb      	str	r3, [r7, #24]
 80093ea:	69ba      	ldr	r2, [r7, #24]
 80093ec:	693b      	ldr	r3, [r7, #16]
 80093ee:	429a      	cmp	r2, r3
 80093f0:	d3e2      	bcc.n	80093b8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80093f2:	2300      	movs	r3, #0
}
 80093f4:	4618      	mov	r0, r3
 80093f6:	3724      	adds	r7, #36	@ 0x24
 80093f8:	46bd      	mov	sp, r7
 80093fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fe:	4770      	bx	lr

08009400 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009400:	b480      	push	{r7}
 8009402:	b08b      	sub	sp, #44	@ 0x2c
 8009404:	af00      	add	r7, sp, #0
 8009406:	60f8      	str	r0, [r7, #12]
 8009408:	60b9      	str	r1, [r7, #8]
 800940a:	4613      	mov	r3, r2
 800940c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009412:	68bb      	ldr	r3, [r7, #8]
 8009414:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009416:	88fb      	ldrh	r3, [r7, #6]
 8009418:	089b      	lsrs	r3, r3, #2
 800941a:	b29b      	uxth	r3, r3
 800941c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800941e:	88fb      	ldrh	r3, [r7, #6]
 8009420:	f003 0303 	and.w	r3, r3, #3
 8009424:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009426:	2300      	movs	r3, #0
 8009428:	623b      	str	r3, [r7, #32]
 800942a:	e014      	b.n	8009456 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800942c:	69bb      	ldr	r3, [r7, #24]
 800942e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009432:	681a      	ldr	r2, [r3, #0]
 8009434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009436:	601a      	str	r2, [r3, #0]
    pDest++;
 8009438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800943a:	3301      	adds	r3, #1
 800943c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800943e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009440:	3301      	adds	r3, #1
 8009442:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009446:	3301      	adds	r3, #1
 8009448:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800944a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800944c:	3301      	adds	r3, #1
 800944e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009450:	6a3b      	ldr	r3, [r7, #32]
 8009452:	3301      	adds	r3, #1
 8009454:	623b      	str	r3, [r7, #32]
 8009456:	6a3a      	ldr	r2, [r7, #32]
 8009458:	697b      	ldr	r3, [r7, #20]
 800945a:	429a      	cmp	r2, r3
 800945c:	d3e6      	bcc.n	800942c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800945e:	8bfb      	ldrh	r3, [r7, #30]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d01e      	beq.n	80094a2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009464:	2300      	movs	r3, #0
 8009466:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009468:	69bb      	ldr	r3, [r7, #24]
 800946a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800946e:	461a      	mov	r2, r3
 8009470:	f107 0310 	add.w	r3, r7, #16
 8009474:	6812      	ldr	r2, [r2, #0]
 8009476:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009478:	693a      	ldr	r2, [r7, #16]
 800947a:	6a3b      	ldr	r3, [r7, #32]
 800947c:	b2db      	uxtb	r3, r3
 800947e:	00db      	lsls	r3, r3, #3
 8009480:	fa22 f303 	lsr.w	r3, r2, r3
 8009484:	b2da      	uxtb	r2, r3
 8009486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009488:	701a      	strb	r2, [r3, #0]
      i++;
 800948a:	6a3b      	ldr	r3, [r7, #32]
 800948c:	3301      	adds	r3, #1
 800948e:	623b      	str	r3, [r7, #32]
      pDest++;
 8009490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009492:	3301      	adds	r3, #1
 8009494:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009496:	8bfb      	ldrh	r3, [r7, #30]
 8009498:	3b01      	subs	r3, #1
 800949a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800949c:	8bfb      	ldrh	r3, [r7, #30]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d1ea      	bne.n	8009478 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80094a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80094a4:	4618      	mov	r0, r3
 80094a6:	372c      	adds	r7, #44	@ 0x2c
 80094a8:	46bd      	mov	sp, r7
 80094aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ae:	4770      	bx	lr

080094b0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80094b0:	b480      	push	{r7}
 80094b2:	b085      	sub	sp, #20
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	695b      	ldr	r3, [r3, #20]
 80094bc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	699b      	ldr	r3, [r3, #24]
 80094c2:	68fa      	ldr	r2, [r7, #12]
 80094c4:	4013      	ands	r3, r2
 80094c6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80094c8:	68fb      	ldr	r3, [r7, #12]
}
 80094ca:	4618      	mov	r0, r3
 80094cc:	3714      	adds	r7, #20
 80094ce:	46bd      	mov	sp, r7
 80094d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d4:	4770      	bx	lr

080094d6 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80094d6:	b480      	push	{r7}
 80094d8:	b085      	sub	sp, #20
 80094da:	af00      	add	r7, sp, #0
 80094dc:	6078      	str	r0, [r7, #4]
 80094de:	460b      	mov	r3, r1
 80094e0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80094e6:	78fb      	ldrb	r3, [r7, #3]
 80094e8:	015a      	lsls	r2, r3, #5
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	4413      	add	r3, r2
 80094ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094f2:	689b      	ldr	r3, [r3, #8]
 80094f4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80094f6:	78fb      	ldrb	r3, [r7, #3]
 80094f8:	015a      	lsls	r2, r3, #5
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	4413      	add	r3, r2
 80094fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009502:	68db      	ldr	r3, [r3, #12]
 8009504:	68ba      	ldr	r2, [r7, #8]
 8009506:	4013      	ands	r3, r2
 8009508:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800950a:	68bb      	ldr	r3, [r7, #8]
}
 800950c:	4618      	mov	r0, r3
 800950e:	3714      	adds	r7, #20
 8009510:	46bd      	mov	sp, r7
 8009512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009516:	4770      	bx	lr

08009518 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009518:	b480      	push	{r7}
 800951a:	b083      	sub	sp, #12
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	695b      	ldr	r3, [r3, #20]
 8009524:	f003 0301 	and.w	r3, r3, #1
}
 8009528:	4618      	mov	r0, r3
 800952a:	370c      	adds	r7, #12
 800952c:	46bd      	mov	sp, r7
 800952e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009532:	4770      	bx	lr

08009534 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009534:	b480      	push	{r7}
 8009536:	b085      	sub	sp, #20
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800953c:	2300      	movs	r3, #0
 800953e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	3301      	adds	r3, #1
 8009544:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800954c:	d901      	bls.n	8009552 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800954e:	2303      	movs	r3, #3
 8009550:	e022      	b.n	8009598 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	691b      	ldr	r3, [r3, #16]
 8009556:	2b00      	cmp	r3, #0
 8009558:	daf2      	bge.n	8009540 <USB_CoreReset+0xc>

  count = 10U;
 800955a:	230a      	movs	r3, #10
 800955c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800955e:	e002      	b.n	8009566 <USB_CoreReset+0x32>
  {
    count--;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	3b01      	subs	r3, #1
 8009564:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d1f9      	bne.n	8009560 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	691b      	ldr	r3, [r3, #16]
 8009570:	f043 0201 	orr.w	r2, r3, #1
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	3301      	adds	r3, #1
 800957c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009584:	d901      	bls.n	800958a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009586:	2303      	movs	r3, #3
 8009588:	e006      	b.n	8009598 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	691b      	ldr	r3, [r3, #16]
 800958e:	f003 0301 	and.w	r3, r3, #1
 8009592:	2b01      	cmp	r3, #1
 8009594:	d0f0      	beq.n	8009578 <USB_CoreReset+0x44>

  return HAL_OK;
 8009596:	2300      	movs	r3, #0
}
 8009598:	4618      	mov	r0, r3
 800959a:	3714      	adds	r7, #20
 800959c:	46bd      	mov	sp, r7
 800959e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a2:	4770      	bx	lr

080095a4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80095a4:	b084      	sub	sp, #16
 80095a6:	b580      	push	{r7, lr}
 80095a8:	b086      	sub	sp, #24
 80095aa:	af00      	add	r7, sp, #0
 80095ac:	6078      	str	r0, [r7, #4]
 80095ae:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80095b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80095b6:	2300      	movs	r3, #0
 80095b8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80095c4:	461a      	mov	r2, r3
 80095c6:	2300      	movs	r3, #0
 80095c8:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095ce:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095da:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095e6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	68db      	ldr	r3, [r3, #12]
 80095f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d119      	bne.n	800962e <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80095fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80095fe:	2b01      	cmp	r3, #1
 8009600:	d10a      	bne.n	8009618 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	68fa      	ldr	r2, [r7, #12]
 800960c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009610:	f043 0304 	orr.w	r3, r3, #4
 8009614:	6013      	str	r3, [r2, #0]
 8009616:	e014      	b.n	8009642 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	68fa      	ldr	r2, [r7, #12]
 8009622:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8009626:	f023 0304 	bic.w	r3, r3, #4
 800962a:	6013      	str	r3, [r2, #0]
 800962c:	e009      	b.n	8009642 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	68fa      	ldr	r2, [r7, #12]
 8009638:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800963c:	f023 0304 	bic.w	r3, r3, #4
 8009640:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009642:	2110      	movs	r1, #16
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f7ff fe3d 	bl	80092c4 <USB_FlushTxFifo>
 800964a:	4603      	mov	r3, r0
 800964c:	2b00      	cmp	r3, #0
 800964e:	d001      	beq.n	8009654 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8009650:	2301      	movs	r3, #1
 8009652:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f7ff fe67 	bl	8009328 <USB_FlushRxFifo>
 800965a:	4603      	mov	r3, r0
 800965c:	2b00      	cmp	r3, #0
 800965e:	d001      	beq.n	8009664 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8009660:	2301      	movs	r3, #1
 8009662:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8009664:	2300      	movs	r3, #0
 8009666:	613b      	str	r3, [r7, #16]
 8009668:	e015      	b.n	8009696 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800966a:	693b      	ldr	r3, [r7, #16]
 800966c:	015a      	lsls	r2, r3, #5
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	4413      	add	r3, r2
 8009672:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009676:	461a      	mov	r2, r3
 8009678:	f04f 33ff 	mov.w	r3, #4294967295
 800967c:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800967e:	693b      	ldr	r3, [r7, #16]
 8009680:	015a      	lsls	r2, r3, #5
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	4413      	add	r3, r2
 8009686:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800968a:	461a      	mov	r2, r3
 800968c:	2300      	movs	r3, #0
 800968e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8009690:	693b      	ldr	r3, [r7, #16]
 8009692:	3301      	adds	r3, #1
 8009694:	613b      	str	r3, [r7, #16]
 8009696:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800969a:	461a      	mov	r2, r3
 800969c:	693b      	ldr	r3, [r7, #16]
 800969e:	4293      	cmp	r3, r2
 80096a0:	d3e3      	bcc.n	800966a <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2200      	movs	r2, #0
 80096a6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f04f 32ff 	mov.w	r2, #4294967295
 80096ae:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	4a18      	ldr	r2, [pc, #96]	@ (8009714 <USB_HostInit+0x170>)
 80096b4:	4293      	cmp	r3, r2
 80096b6:	d10b      	bne.n	80096d0 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80096be:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	4a15      	ldr	r2, [pc, #84]	@ (8009718 <USB_HostInit+0x174>)
 80096c4:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	4a14      	ldr	r2, [pc, #80]	@ (800971c <USB_HostInit+0x178>)
 80096ca:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80096ce:	e009      	b.n	80096e4 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2280      	movs	r2, #128	@ 0x80
 80096d4:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	4a11      	ldr	r2, [pc, #68]	@ (8009720 <USB_HostInit+0x17c>)
 80096da:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	4a11      	ldr	r2, [pc, #68]	@ (8009724 <USB_HostInit+0x180>)
 80096e0:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80096e4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d105      	bne.n	80096f8 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	699b      	ldr	r3, [r3, #24]
 80096f0:	f043 0210 	orr.w	r2, r3, #16
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	699a      	ldr	r2, [r3, #24]
 80096fc:	4b0a      	ldr	r3, [pc, #40]	@ (8009728 <USB_HostInit+0x184>)
 80096fe:	4313      	orrs	r3, r2
 8009700:	687a      	ldr	r2, [r7, #4]
 8009702:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8009704:	7dfb      	ldrb	r3, [r7, #23]
}
 8009706:	4618      	mov	r0, r3
 8009708:	3718      	adds	r7, #24
 800970a:	46bd      	mov	sp, r7
 800970c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009710:	b004      	add	sp, #16
 8009712:	4770      	bx	lr
 8009714:	40040000 	.word	0x40040000
 8009718:	01000200 	.word	0x01000200
 800971c:	00e00300 	.word	0x00e00300
 8009720:	00600080 	.word	0x00600080
 8009724:	004000e0 	.word	0x004000e0
 8009728:	a3200008 	.word	0xa3200008

0800972c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800972c:	b480      	push	{r7}
 800972e:	b085      	sub	sp, #20
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
 8009734:	460b      	mov	r3, r1
 8009736:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	68fa      	ldr	r2, [r7, #12]
 8009746:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800974a:	f023 0303 	bic.w	r3, r3, #3
 800974e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009756:	681a      	ldr	r2, [r3, #0]
 8009758:	78fb      	ldrb	r3, [r7, #3]
 800975a:	f003 0303 	and.w	r3, r3, #3
 800975e:	68f9      	ldr	r1, [r7, #12]
 8009760:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8009764:	4313      	orrs	r3, r2
 8009766:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8009768:	78fb      	ldrb	r3, [r7, #3]
 800976a:	2b01      	cmp	r3, #1
 800976c:	d107      	bne.n	800977e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009774:	461a      	mov	r2, r3
 8009776:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800977a:	6053      	str	r3, [r2, #4]
 800977c:	e00c      	b.n	8009798 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800977e:	78fb      	ldrb	r3, [r7, #3]
 8009780:	2b02      	cmp	r3, #2
 8009782:	d107      	bne.n	8009794 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800978a:	461a      	mov	r2, r3
 800978c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8009790:	6053      	str	r3, [r2, #4]
 8009792:	e001      	b.n	8009798 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8009794:	2301      	movs	r3, #1
 8009796:	e000      	b.n	800979a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8009798:	2300      	movs	r3, #0
}
 800979a:	4618      	mov	r0, r3
 800979c:	3714      	adds	r7, #20
 800979e:	46bd      	mov	sp, r7
 80097a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a4:	4770      	bx	lr

080097a6 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80097a6:	b580      	push	{r7, lr}
 80097a8:	b084      	sub	sp, #16
 80097aa:	af00      	add	r7, sp, #0
 80097ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80097b2:	2300      	movs	r3, #0
 80097b4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80097c0:	68bb      	ldr	r3, [r7, #8]
 80097c2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80097c6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80097c8:	68bb      	ldr	r3, [r7, #8]
 80097ca:	68fa      	ldr	r2, [r7, #12]
 80097cc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80097d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80097d4:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80097d6:	2064      	movs	r0, #100	@ 0x64
 80097d8:	f7f9 faac 	bl	8002d34 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	68fa      	ldr	r2, [r7, #12]
 80097e0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80097e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80097e8:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80097ea:	200a      	movs	r0, #10
 80097ec:	f7f9 faa2 	bl	8002d34 <HAL_Delay>

  return HAL_OK;
 80097f0:	2300      	movs	r3, #0
}
 80097f2:	4618      	mov	r0, r3
 80097f4:	3710      	adds	r7, #16
 80097f6:	46bd      	mov	sp, r7
 80097f8:	bd80      	pop	{r7, pc}

080097fa <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80097fa:	b480      	push	{r7}
 80097fc:	b085      	sub	sp, #20
 80097fe:	af00      	add	r7, sp, #0
 8009800:	6078      	str	r0, [r7, #4]
 8009802:	460b      	mov	r3, r1
 8009804:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800980a:	2300      	movs	r3, #0
 800980c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800981e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8009820:	68bb      	ldr	r3, [r7, #8]
 8009822:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009826:	2b00      	cmp	r3, #0
 8009828:	d109      	bne.n	800983e <USB_DriveVbus+0x44>
 800982a:	78fb      	ldrb	r3, [r7, #3]
 800982c:	2b01      	cmp	r3, #1
 800982e:	d106      	bne.n	800983e <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8009830:	68bb      	ldr	r3, [r7, #8]
 8009832:	68fa      	ldr	r2, [r7, #12]
 8009834:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009838:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800983c:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800983e:	68bb      	ldr	r3, [r7, #8]
 8009840:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009844:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009848:	d109      	bne.n	800985e <USB_DriveVbus+0x64>
 800984a:	78fb      	ldrb	r3, [r7, #3]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d106      	bne.n	800985e <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	68fa      	ldr	r2, [r7, #12]
 8009854:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8009858:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800985c:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800985e:	2300      	movs	r3, #0
}
 8009860:	4618      	mov	r0, r3
 8009862:	3714      	adds	r7, #20
 8009864:	46bd      	mov	sp, r7
 8009866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986a:	4770      	bx	lr

0800986c <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800986c:	b480      	push	{r7}
 800986e:	b085      	sub	sp, #20
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009878:	2300      	movs	r3, #0
 800987a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8009886:	68bb      	ldr	r3, [r7, #8]
 8009888:	0c5b      	lsrs	r3, r3, #17
 800988a:	f003 0303 	and.w	r3, r3, #3
}
 800988e:	4618      	mov	r0, r3
 8009890:	3714      	adds	r7, #20
 8009892:	46bd      	mov	sp, r7
 8009894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009898:	4770      	bx	lr

0800989a <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800989a:	b480      	push	{r7}
 800989c:	b085      	sub	sp, #20
 800989e:	af00      	add	r7, sp, #0
 80098a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80098ac:	689b      	ldr	r3, [r3, #8]
 80098ae:	b29b      	uxth	r3, r3
}
 80098b0:	4618      	mov	r0, r3
 80098b2:	3714      	adds	r7, #20
 80098b4:	46bd      	mov	sp, r7
 80098b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ba:	4770      	bx	lr

080098bc <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b088      	sub	sp, #32
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
 80098c4:	4608      	mov	r0, r1
 80098c6:	4611      	mov	r1, r2
 80098c8:	461a      	mov	r2, r3
 80098ca:	4603      	mov	r3, r0
 80098cc:	70fb      	strb	r3, [r7, #3]
 80098ce:	460b      	mov	r3, r1
 80098d0:	70bb      	strb	r3, [r7, #2]
 80098d2:	4613      	mov	r3, r2
 80098d4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80098d6:	2300      	movs	r3, #0
 80098d8:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80098de:	78fb      	ldrb	r3, [r7, #3]
 80098e0:	015a      	lsls	r2, r3, #5
 80098e2:	693b      	ldr	r3, [r7, #16]
 80098e4:	4413      	add	r3, r2
 80098e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80098ea:	461a      	mov	r2, r3
 80098ec:	f04f 33ff 	mov.w	r3, #4294967295
 80098f0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80098f2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80098f6:	2b03      	cmp	r3, #3
 80098f8:	d87c      	bhi.n	80099f4 <USB_HC_Init+0x138>
 80098fa:	a201      	add	r2, pc, #4	@ (adr r2, 8009900 <USB_HC_Init+0x44>)
 80098fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009900:	08009911 	.word	0x08009911
 8009904:	080099b7 	.word	0x080099b7
 8009908:	08009911 	.word	0x08009911
 800990c:	08009979 	.word	0x08009979
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009910:	78fb      	ldrb	r3, [r7, #3]
 8009912:	015a      	lsls	r2, r3, #5
 8009914:	693b      	ldr	r3, [r7, #16]
 8009916:	4413      	add	r3, r2
 8009918:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800991c:	461a      	mov	r2, r3
 800991e:	f240 439d 	movw	r3, #1181	@ 0x49d
 8009922:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8009924:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009928:	2b00      	cmp	r3, #0
 800992a:	da10      	bge.n	800994e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800992c:	78fb      	ldrb	r3, [r7, #3]
 800992e:	015a      	lsls	r2, r3, #5
 8009930:	693b      	ldr	r3, [r7, #16]
 8009932:	4413      	add	r3, r2
 8009934:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009938:	68db      	ldr	r3, [r3, #12]
 800993a:	78fa      	ldrb	r2, [r7, #3]
 800993c:	0151      	lsls	r1, r2, #5
 800993e:	693a      	ldr	r2, [r7, #16]
 8009940:	440a      	add	r2, r1
 8009942:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009946:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800994a:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800994c:	e055      	b.n	80099fa <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	4a6f      	ldr	r2, [pc, #444]	@ (8009b10 <USB_HC_Init+0x254>)
 8009952:	4293      	cmp	r3, r2
 8009954:	d151      	bne.n	80099fa <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8009956:	78fb      	ldrb	r3, [r7, #3]
 8009958:	015a      	lsls	r2, r3, #5
 800995a:	693b      	ldr	r3, [r7, #16]
 800995c:	4413      	add	r3, r2
 800995e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009962:	68db      	ldr	r3, [r3, #12]
 8009964:	78fa      	ldrb	r2, [r7, #3]
 8009966:	0151      	lsls	r1, r2, #5
 8009968:	693a      	ldr	r2, [r7, #16]
 800996a:	440a      	add	r2, r1
 800996c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009970:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009974:	60d3      	str	r3, [r2, #12]
      break;
 8009976:	e040      	b.n	80099fa <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009978:	78fb      	ldrb	r3, [r7, #3]
 800997a:	015a      	lsls	r2, r3, #5
 800997c:	693b      	ldr	r3, [r7, #16]
 800997e:	4413      	add	r3, r2
 8009980:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009984:	461a      	mov	r2, r3
 8009986:	f240 639d 	movw	r3, #1693	@ 0x69d
 800998a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800998c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009990:	2b00      	cmp	r3, #0
 8009992:	da34      	bge.n	80099fe <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009994:	78fb      	ldrb	r3, [r7, #3]
 8009996:	015a      	lsls	r2, r3, #5
 8009998:	693b      	ldr	r3, [r7, #16]
 800999a:	4413      	add	r3, r2
 800999c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099a0:	68db      	ldr	r3, [r3, #12]
 80099a2:	78fa      	ldrb	r2, [r7, #3]
 80099a4:	0151      	lsls	r1, r2, #5
 80099a6:	693a      	ldr	r2, [r7, #16]
 80099a8:	440a      	add	r2, r1
 80099aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80099ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80099b2:	60d3      	str	r3, [r2, #12]
      }

      break;
 80099b4:	e023      	b.n	80099fe <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80099b6:	78fb      	ldrb	r3, [r7, #3]
 80099b8:	015a      	lsls	r2, r3, #5
 80099ba:	693b      	ldr	r3, [r7, #16]
 80099bc:	4413      	add	r3, r2
 80099be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099c2:	461a      	mov	r2, r3
 80099c4:	f240 2325 	movw	r3, #549	@ 0x225
 80099c8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80099ca:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	da17      	bge.n	8009a02 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 80099d2:	78fb      	ldrb	r3, [r7, #3]
 80099d4:	015a      	lsls	r2, r3, #5
 80099d6:	693b      	ldr	r3, [r7, #16]
 80099d8:	4413      	add	r3, r2
 80099da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099de:	68db      	ldr	r3, [r3, #12]
 80099e0:	78fa      	ldrb	r2, [r7, #3]
 80099e2:	0151      	lsls	r1, r2, #5
 80099e4:	693a      	ldr	r2, [r7, #16]
 80099e6:	440a      	add	r2, r1
 80099e8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80099ec:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 80099f0:	60d3      	str	r3, [r2, #12]
      }
      break;
 80099f2:	e006      	b.n	8009a02 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 80099f4:	2301      	movs	r3, #1
 80099f6:	77fb      	strb	r3, [r7, #31]
      break;
 80099f8:	e004      	b.n	8009a04 <USB_HC_Init+0x148>
      break;
 80099fa:	bf00      	nop
 80099fc:	e002      	b.n	8009a04 <USB_HC_Init+0x148>
      break;
 80099fe:	bf00      	nop
 8009a00:	e000      	b.n	8009a04 <USB_HC_Init+0x148>
      break;
 8009a02:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8009a04:	78fb      	ldrb	r3, [r7, #3]
 8009a06:	015a      	lsls	r2, r3, #5
 8009a08:	693b      	ldr	r3, [r7, #16]
 8009a0a:	4413      	add	r3, r2
 8009a0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a10:	461a      	mov	r2, r3
 8009a12:	2300      	movs	r3, #0
 8009a14:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8009a16:	78fb      	ldrb	r3, [r7, #3]
 8009a18:	015a      	lsls	r2, r3, #5
 8009a1a:	693b      	ldr	r3, [r7, #16]
 8009a1c:	4413      	add	r3, r2
 8009a1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a22:	68db      	ldr	r3, [r3, #12]
 8009a24:	78fa      	ldrb	r2, [r7, #3]
 8009a26:	0151      	lsls	r1, r2, #5
 8009a28:	693a      	ldr	r2, [r7, #16]
 8009a2a:	440a      	add	r2, r1
 8009a2c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009a30:	f043 0302 	orr.w	r3, r3, #2
 8009a34:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8009a36:	693b      	ldr	r3, [r7, #16]
 8009a38:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009a3c:	699a      	ldr	r2, [r3, #24]
 8009a3e:	78fb      	ldrb	r3, [r7, #3]
 8009a40:	f003 030f 	and.w	r3, r3, #15
 8009a44:	2101      	movs	r1, #1
 8009a46:	fa01 f303 	lsl.w	r3, r1, r3
 8009a4a:	6939      	ldr	r1, [r7, #16]
 8009a4c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8009a50:	4313      	orrs	r3, r2
 8009a52:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	699b      	ldr	r3, [r3, #24]
 8009a58:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8009a60:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	da03      	bge.n	8009a70 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8009a68:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a6c:	61bb      	str	r3, [r7, #24]
 8009a6e:	e001      	b.n	8009a74 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8009a70:	2300      	movs	r3, #0
 8009a72:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8009a74:	6878      	ldr	r0, [r7, #4]
 8009a76:	f7ff fef9 	bl	800986c <USB_GetHostSpeed>
 8009a7a:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8009a7c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009a80:	2b02      	cmp	r3, #2
 8009a82:	d106      	bne.n	8009a92 <USB_HC_Init+0x1d6>
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	2b02      	cmp	r3, #2
 8009a88:	d003      	beq.n	8009a92 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8009a8a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8009a8e:	617b      	str	r3, [r7, #20]
 8009a90:	e001      	b.n	8009a96 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8009a92:	2300      	movs	r3, #0
 8009a94:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009a96:	787b      	ldrb	r3, [r7, #1]
 8009a98:	059b      	lsls	r3, r3, #22
 8009a9a:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009a9e:	78bb      	ldrb	r3, [r7, #2]
 8009aa0:	02db      	lsls	r3, r3, #11
 8009aa2:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009aa6:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009aa8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009aac:	049b      	lsls	r3, r3, #18
 8009aae:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009ab2:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8009ab4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8009ab6:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009aba:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8009abc:	69bb      	ldr	r3, [r7, #24]
 8009abe:	431a      	orrs	r2, r3
 8009ac0:	697b      	ldr	r3, [r7, #20]
 8009ac2:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009ac4:	78fa      	ldrb	r2, [r7, #3]
 8009ac6:	0151      	lsls	r1, r2, #5
 8009ac8:	693a      	ldr	r2, [r7, #16]
 8009aca:	440a      	add	r2, r1
 8009acc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8009ad0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8009ad4:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8009ad6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009ada:	2b03      	cmp	r3, #3
 8009adc:	d003      	beq.n	8009ae6 <USB_HC_Init+0x22a>
 8009ade:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009ae2:	2b01      	cmp	r3, #1
 8009ae4:	d10f      	bne.n	8009b06 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8009ae6:	78fb      	ldrb	r3, [r7, #3]
 8009ae8:	015a      	lsls	r2, r3, #5
 8009aea:	693b      	ldr	r3, [r7, #16]
 8009aec:	4413      	add	r3, r2
 8009aee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	78fa      	ldrb	r2, [r7, #3]
 8009af6:	0151      	lsls	r1, r2, #5
 8009af8:	693a      	ldr	r2, [r7, #16]
 8009afa:	440a      	add	r2, r1
 8009afc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009b00:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009b04:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8009b06:	7ffb      	ldrb	r3, [r7, #31]
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3720      	adds	r7, #32
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}
 8009b10:	40040000 	.word	0x40040000

08009b14 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b08c      	sub	sp, #48	@ 0x30
 8009b18:	af02      	add	r7, sp, #8
 8009b1a:	60f8      	str	r0, [r7, #12]
 8009b1c:	60b9      	str	r1, [r7, #8]
 8009b1e:	4613      	mov	r3, r2
 8009b20:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8009b26:	68bb      	ldr	r3, [r7, #8]
 8009b28:	785b      	ldrb	r3, [r3, #1]
 8009b2a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8009b2c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009b30:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	4a5d      	ldr	r2, [pc, #372]	@ (8009cac <USB_HC_StartXfer+0x198>)
 8009b36:	4293      	cmp	r3, r2
 8009b38:	d12f      	bne.n	8009b9a <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8009b3a:	79fb      	ldrb	r3, [r7, #7]
 8009b3c:	2b01      	cmp	r3, #1
 8009b3e:	d11c      	bne.n	8009b7a <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8009b40:	68bb      	ldr	r3, [r7, #8]
 8009b42:	7c9b      	ldrb	r3, [r3, #18]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d003      	beq.n	8009b50 <USB_HC_StartXfer+0x3c>
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	7c9b      	ldrb	r3, [r3, #18]
 8009b4c:	2b02      	cmp	r3, #2
 8009b4e:	d124      	bne.n	8009b9a <USB_HC_StartXfer+0x86>
 8009b50:	68bb      	ldr	r3, [r7, #8]
 8009b52:	799b      	ldrb	r3, [r3, #6]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d120      	bne.n	8009b9a <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8009b58:	69fb      	ldr	r3, [r7, #28]
 8009b5a:	015a      	lsls	r2, r3, #5
 8009b5c:	6a3b      	ldr	r3, [r7, #32]
 8009b5e:	4413      	add	r3, r2
 8009b60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009b64:	68db      	ldr	r3, [r3, #12]
 8009b66:	69fa      	ldr	r2, [r7, #28]
 8009b68:	0151      	lsls	r1, r2, #5
 8009b6a:	6a3a      	ldr	r2, [r7, #32]
 8009b6c:	440a      	add	r2, r1
 8009b6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009b72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009b76:	60d3      	str	r3, [r2, #12]
 8009b78:	e00f      	b.n	8009b9a <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8009b7a:	68bb      	ldr	r3, [r7, #8]
 8009b7c:	791b      	ldrb	r3, [r3, #4]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d10b      	bne.n	8009b9a <USB_HC_StartXfer+0x86>
 8009b82:	68bb      	ldr	r3, [r7, #8]
 8009b84:	795b      	ldrb	r3, [r3, #5]
 8009b86:	2b01      	cmp	r3, #1
 8009b88:	d107      	bne.n	8009b9a <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8009b8a:	68bb      	ldr	r3, [r7, #8]
 8009b8c:	785b      	ldrb	r3, [r3, #1]
 8009b8e:	4619      	mov	r1, r3
 8009b90:	68f8      	ldr	r0, [r7, #12]
 8009b92:	f000 fb6b 	bl	800a26c <USB_DoPing>
        return HAL_OK;
 8009b96:	2300      	movs	r3, #0
 8009b98:	e232      	b.n	800a000 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	799b      	ldrb	r3, [r3, #6]
 8009b9e:	2b01      	cmp	r3, #1
 8009ba0:	d158      	bne.n	8009c54 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8009ba2:	2301      	movs	r3, #1
 8009ba4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8009ba6:	68bb      	ldr	r3, [r7, #8]
 8009ba8:	78db      	ldrb	r3, [r3, #3]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d007      	beq.n	8009bbe <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009bae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009bb0:	68ba      	ldr	r2, [r7, #8]
 8009bb2:	8a92      	ldrh	r2, [r2, #20]
 8009bb4:	fb03 f202 	mul.w	r2, r3, r2
 8009bb8:	68bb      	ldr	r3, [r7, #8]
 8009bba:	61da      	str	r2, [r3, #28]
 8009bbc:	e07c      	b.n	8009cb8 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8009bbe:	68bb      	ldr	r3, [r7, #8]
 8009bc0:	7c9b      	ldrb	r3, [r3, #18]
 8009bc2:	2b01      	cmp	r3, #1
 8009bc4:	d130      	bne.n	8009c28 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8009bc6:	68bb      	ldr	r3, [r7, #8]
 8009bc8:	6a1b      	ldr	r3, [r3, #32]
 8009bca:	2bbc      	cmp	r3, #188	@ 0xbc
 8009bcc:	d918      	bls.n	8009c00 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8009bce:	68bb      	ldr	r3, [r7, #8]
 8009bd0:	8a9b      	ldrh	r3, [r3, #20]
 8009bd2:	461a      	mov	r2, r3
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	69da      	ldr	r2, [r3, #28]
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8009be0:	68bb      	ldr	r3, [r7, #8]
 8009be2:	68db      	ldr	r3, [r3, #12]
 8009be4:	2b01      	cmp	r3, #1
 8009be6:	d003      	beq.n	8009bf0 <USB_HC_StartXfer+0xdc>
 8009be8:	68bb      	ldr	r3, [r7, #8]
 8009bea:	68db      	ldr	r3, [r3, #12]
 8009bec:	2b02      	cmp	r3, #2
 8009bee:	d103      	bne.n	8009bf8 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	2202      	movs	r2, #2
 8009bf4:	60da      	str	r2, [r3, #12]
 8009bf6:	e05f      	b.n	8009cb8 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8009bf8:	68bb      	ldr	r3, [r7, #8]
 8009bfa:	2201      	movs	r2, #1
 8009bfc:	60da      	str	r2, [r3, #12]
 8009bfe:	e05b      	b.n	8009cb8 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8009c00:	68bb      	ldr	r3, [r7, #8]
 8009c02:	6a1a      	ldr	r2, [r3, #32]
 8009c04:	68bb      	ldr	r3, [r7, #8]
 8009c06:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	68db      	ldr	r3, [r3, #12]
 8009c0c:	2b01      	cmp	r3, #1
 8009c0e:	d007      	beq.n	8009c20 <USB_HC_StartXfer+0x10c>
 8009c10:	68bb      	ldr	r3, [r7, #8]
 8009c12:	68db      	ldr	r3, [r3, #12]
 8009c14:	2b02      	cmp	r3, #2
 8009c16:	d003      	beq.n	8009c20 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8009c18:	68bb      	ldr	r3, [r7, #8]
 8009c1a:	2204      	movs	r2, #4
 8009c1c:	60da      	str	r2, [r3, #12]
 8009c1e:	e04b      	b.n	8009cb8 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8009c20:	68bb      	ldr	r3, [r7, #8]
 8009c22:	2203      	movs	r2, #3
 8009c24:	60da      	str	r2, [r3, #12]
 8009c26:	e047      	b.n	8009cb8 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8009c28:	79fb      	ldrb	r3, [r7, #7]
 8009c2a:	2b01      	cmp	r3, #1
 8009c2c:	d10d      	bne.n	8009c4a <USB_HC_StartXfer+0x136>
 8009c2e:	68bb      	ldr	r3, [r7, #8]
 8009c30:	6a1b      	ldr	r3, [r3, #32]
 8009c32:	68ba      	ldr	r2, [r7, #8]
 8009c34:	8a92      	ldrh	r2, [r2, #20]
 8009c36:	4293      	cmp	r3, r2
 8009c38:	d907      	bls.n	8009c4a <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009c3a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009c3c:	68ba      	ldr	r2, [r7, #8]
 8009c3e:	8a92      	ldrh	r2, [r2, #20]
 8009c40:	fb03 f202 	mul.w	r2, r3, r2
 8009c44:	68bb      	ldr	r3, [r7, #8]
 8009c46:	61da      	str	r2, [r3, #28]
 8009c48:	e036      	b.n	8009cb8 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	6a1a      	ldr	r2, [r3, #32]
 8009c4e:	68bb      	ldr	r3, [r7, #8]
 8009c50:	61da      	str	r2, [r3, #28]
 8009c52:	e031      	b.n	8009cb8 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8009c54:	68bb      	ldr	r3, [r7, #8]
 8009c56:	6a1b      	ldr	r3, [r3, #32]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d018      	beq.n	8009c8e <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	6a1b      	ldr	r3, [r3, #32]
 8009c60:	68ba      	ldr	r2, [r7, #8]
 8009c62:	8a92      	ldrh	r2, [r2, #20]
 8009c64:	4413      	add	r3, r2
 8009c66:	3b01      	subs	r3, #1
 8009c68:	68ba      	ldr	r2, [r7, #8]
 8009c6a:	8a92      	ldrh	r2, [r2, #20]
 8009c6c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009c70:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8009c72:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8009c74:	8b7b      	ldrh	r3, [r7, #26]
 8009c76:	429a      	cmp	r2, r3
 8009c78:	d90b      	bls.n	8009c92 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8009c7a:	8b7b      	ldrh	r3, [r7, #26]
 8009c7c:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009c7e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009c80:	68ba      	ldr	r2, [r7, #8]
 8009c82:	8a92      	ldrh	r2, [r2, #20]
 8009c84:	fb03 f202 	mul.w	r2, r3, r2
 8009c88:	68bb      	ldr	r3, [r7, #8]
 8009c8a:	61da      	str	r2, [r3, #28]
 8009c8c:	e001      	b.n	8009c92 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8009c8e:	2301      	movs	r3, #1
 8009c90:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8009c92:	68bb      	ldr	r3, [r7, #8]
 8009c94:	78db      	ldrb	r3, [r3, #3]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d00a      	beq.n	8009cb0 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009c9a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009c9c:	68ba      	ldr	r2, [r7, #8]
 8009c9e:	8a92      	ldrh	r2, [r2, #20]
 8009ca0:	fb03 f202 	mul.w	r2, r3, r2
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	61da      	str	r2, [r3, #28]
 8009ca8:	e006      	b.n	8009cb8 <USB_HC_StartXfer+0x1a4>
 8009caa:	bf00      	nop
 8009cac:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8009cb0:	68bb      	ldr	r3, [r7, #8]
 8009cb2:	6a1a      	ldr	r2, [r3, #32]
 8009cb4:	68bb      	ldr	r3, [r7, #8]
 8009cb6:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009cb8:	68bb      	ldr	r3, [r7, #8]
 8009cba:	69db      	ldr	r3, [r3, #28]
 8009cbc:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009cc0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009cc2:	04d9      	lsls	r1, r3, #19
 8009cc4:	4ba3      	ldr	r3, [pc, #652]	@ (8009f54 <USB_HC_StartXfer+0x440>)
 8009cc6:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009cc8:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8009cca:	68bb      	ldr	r3, [r7, #8]
 8009ccc:	7d9b      	ldrb	r3, [r3, #22]
 8009cce:	075b      	lsls	r3, r3, #29
 8009cd0:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009cd4:	69f9      	ldr	r1, [r7, #28]
 8009cd6:	0148      	lsls	r0, r1, #5
 8009cd8:	6a39      	ldr	r1, [r7, #32]
 8009cda:	4401      	add	r1, r0
 8009cdc:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009ce0:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009ce2:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8009ce4:	79fb      	ldrb	r3, [r7, #7]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d009      	beq.n	8009cfe <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	6999      	ldr	r1, [r3, #24]
 8009cee:	69fb      	ldr	r3, [r7, #28]
 8009cf0:	015a      	lsls	r2, r3, #5
 8009cf2:	6a3b      	ldr	r3, [r7, #32]
 8009cf4:	4413      	add	r3, r2
 8009cf6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009cfa:	460a      	mov	r2, r1
 8009cfc:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8009cfe:	6a3b      	ldr	r3, [r7, #32]
 8009d00:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009d04:	689b      	ldr	r3, [r3, #8]
 8009d06:	f003 0301 	and.w	r3, r3, #1
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	bf0c      	ite	eq
 8009d0e:	2301      	moveq	r3, #1
 8009d10:	2300      	movne	r3, #0
 8009d12:	b2db      	uxtb	r3, r3
 8009d14:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8009d16:	69fb      	ldr	r3, [r7, #28]
 8009d18:	015a      	lsls	r2, r3, #5
 8009d1a:	6a3b      	ldr	r3, [r7, #32]
 8009d1c:	4413      	add	r3, r2
 8009d1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	69fa      	ldr	r2, [r7, #28]
 8009d26:	0151      	lsls	r1, r2, #5
 8009d28:	6a3a      	ldr	r2, [r7, #32]
 8009d2a:	440a      	add	r2, r1
 8009d2c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009d30:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009d34:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8009d36:	69fb      	ldr	r3, [r7, #28]
 8009d38:	015a      	lsls	r2, r3, #5
 8009d3a:	6a3b      	ldr	r3, [r7, #32]
 8009d3c:	4413      	add	r3, r2
 8009d3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d42:	681a      	ldr	r2, [r3, #0]
 8009d44:	7e7b      	ldrb	r3, [r7, #25]
 8009d46:	075b      	lsls	r3, r3, #29
 8009d48:	69f9      	ldr	r1, [r7, #28]
 8009d4a:	0148      	lsls	r0, r1, #5
 8009d4c:	6a39      	ldr	r1, [r7, #32]
 8009d4e:	4401      	add	r1, r0
 8009d50:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8009d54:	4313      	orrs	r3, r2
 8009d56:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8009d58:	68bb      	ldr	r3, [r7, #8]
 8009d5a:	799b      	ldrb	r3, [r3, #6]
 8009d5c:	2b01      	cmp	r3, #1
 8009d5e:	f040 80c3 	bne.w	8009ee8 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	7c5b      	ldrb	r3, [r3, #17]
 8009d66:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8009d68:	68ba      	ldr	r2, [r7, #8]
 8009d6a:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8009d6c:	4313      	orrs	r3, r2
 8009d6e:	69fa      	ldr	r2, [r7, #28]
 8009d70:	0151      	lsls	r1, r2, #5
 8009d72:	6a3a      	ldr	r2, [r7, #32]
 8009d74:	440a      	add	r2, r1
 8009d76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8009d7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8009d7e:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8009d80:	69fb      	ldr	r3, [r7, #28]
 8009d82:	015a      	lsls	r2, r3, #5
 8009d84:	6a3b      	ldr	r3, [r7, #32]
 8009d86:	4413      	add	r3, r2
 8009d88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d8c:	68db      	ldr	r3, [r3, #12]
 8009d8e:	69fa      	ldr	r2, [r7, #28]
 8009d90:	0151      	lsls	r1, r2, #5
 8009d92:	6a3a      	ldr	r2, [r7, #32]
 8009d94:	440a      	add	r2, r1
 8009d96:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009d9a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009d9e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8009da0:	68bb      	ldr	r3, [r7, #8]
 8009da2:	79db      	ldrb	r3, [r3, #7]
 8009da4:	2b01      	cmp	r3, #1
 8009da6:	d123      	bne.n	8009df0 <USB_HC_StartXfer+0x2dc>
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	78db      	ldrb	r3, [r3, #3]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d11f      	bne.n	8009df0 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8009db0:	69fb      	ldr	r3, [r7, #28]
 8009db2:	015a      	lsls	r2, r3, #5
 8009db4:	6a3b      	ldr	r3, [r7, #32]
 8009db6:	4413      	add	r3, r2
 8009db8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009dbc:	685b      	ldr	r3, [r3, #4]
 8009dbe:	69fa      	ldr	r2, [r7, #28]
 8009dc0:	0151      	lsls	r1, r2, #5
 8009dc2:	6a3a      	ldr	r2, [r7, #32]
 8009dc4:	440a      	add	r2, r1
 8009dc6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009dca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009dce:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8009dd0:	69fb      	ldr	r3, [r7, #28]
 8009dd2:	015a      	lsls	r2, r3, #5
 8009dd4:	6a3b      	ldr	r3, [r7, #32]
 8009dd6:	4413      	add	r3, r2
 8009dd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ddc:	68db      	ldr	r3, [r3, #12]
 8009dde:	69fa      	ldr	r2, [r7, #28]
 8009de0:	0151      	lsls	r1, r2, #5
 8009de2:	6a3a      	ldr	r2, [r7, #32]
 8009de4:	440a      	add	r2, r1
 8009de6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009dea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009dee:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8009df0:	68bb      	ldr	r3, [r7, #8]
 8009df2:	7c9b      	ldrb	r3, [r3, #18]
 8009df4:	2b01      	cmp	r3, #1
 8009df6:	d003      	beq.n	8009e00 <USB_HC_StartXfer+0x2ec>
 8009df8:	68bb      	ldr	r3, [r7, #8]
 8009dfa:	7c9b      	ldrb	r3, [r3, #18]
 8009dfc:	2b03      	cmp	r3, #3
 8009dfe:	d117      	bne.n	8009e30 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8009e00:	68bb      	ldr	r3, [r7, #8]
 8009e02:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8009e04:	2b01      	cmp	r3, #1
 8009e06:	d113      	bne.n	8009e30 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	78db      	ldrb	r3, [r3, #3]
 8009e0c:	2b01      	cmp	r3, #1
 8009e0e:	d10f      	bne.n	8009e30 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8009e10:	69fb      	ldr	r3, [r7, #28]
 8009e12:	015a      	lsls	r2, r3, #5
 8009e14:	6a3b      	ldr	r3, [r7, #32]
 8009e16:	4413      	add	r3, r2
 8009e18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e1c:	685b      	ldr	r3, [r3, #4]
 8009e1e:	69fa      	ldr	r2, [r7, #28]
 8009e20:	0151      	lsls	r1, r2, #5
 8009e22:	6a3a      	ldr	r2, [r7, #32]
 8009e24:	440a      	add	r2, r1
 8009e26:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009e2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009e2e:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8009e30:	68bb      	ldr	r3, [r7, #8]
 8009e32:	7c9b      	ldrb	r3, [r3, #18]
 8009e34:	2b01      	cmp	r3, #1
 8009e36:	d162      	bne.n	8009efe <USB_HC_StartXfer+0x3ea>
 8009e38:	68bb      	ldr	r3, [r7, #8]
 8009e3a:	78db      	ldrb	r3, [r3, #3]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d15e      	bne.n	8009efe <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8009e40:	68bb      	ldr	r3, [r7, #8]
 8009e42:	68db      	ldr	r3, [r3, #12]
 8009e44:	3b01      	subs	r3, #1
 8009e46:	2b03      	cmp	r3, #3
 8009e48:	d858      	bhi.n	8009efc <USB_HC_StartXfer+0x3e8>
 8009e4a:	a201      	add	r2, pc, #4	@ (adr r2, 8009e50 <USB_HC_StartXfer+0x33c>)
 8009e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e50:	08009e61 	.word	0x08009e61
 8009e54:	08009e83 	.word	0x08009e83
 8009e58:	08009ea5 	.word	0x08009ea5
 8009e5c:	08009ec7 	.word	0x08009ec7
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8009e60:	69fb      	ldr	r3, [r7, #28]
 8009e62:	015a      	lsls	r2, r3, #5
 8009e64:	6a3b      	ldr	r3, [r7, #32]
 8009e66:	4413      	add	r3, r2
 8009e68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e6c:	685b      	ldr	r3, [r3, #4]
 8009e6e:	69fa      	ldr	r2, [r7, #28]
 8009e70:	0151      	lsls	r1, r2, #5
 8009e72:	6a3a      	ldr	r2, [r7, #32]
 8009e74:	440a      	add	r2, r1
 8009e76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009e7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009e7e:	6053      	str	r3, [r2, #4]
          break;
 8009e80:	e03d      	b.n	8009efe <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8009e82:	69fb      	ldr	r3, [r7, #28]
 8009e84:	015a      	lsls	r2, r3, #5
 8009e86:	6a3b      	ldr	r3, [r7, #32]
 8009e88:	4413      	add	r3, r2
 8009e8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009e8e:	685b      	ldr	r3, [r3, #4]
 8009e90:	69fa      	ldr	r2, [r7, #28]
 8009e92:	0151      	lsls	r1, r2, #5
 8009e94:	6a3a      	ldr	r2, [r7, #32]
 8009e96:	440a      	add	r2, r1
 8009e98:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009e9c:	f043 030e 	orr.w	r3, r3, #14
 8009ea0:	6053      	str	r3, [r2, #4]
          break;
 8009ea2:	e02c      	b.n	8009efe <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8009ea4:	69fb      	ldr	r3, [r7, #28]
 8009ea6:	015a      	lsls	r2, r3, #5
 8009ea8:	6a3b      	ldr	r3, [r7, #32]
 8009eaa:	4413      	add	r3, r2
 8009eac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009eb0:	685b      	ldr	r3, [r3, #4]
 8009eb2:	69fa      	ldr	r2, [r7, #28]
 8009eb4:	0151      	lsls	r1, r2, #5
 8009eb6:	6a3a      	ldr	r2, [r7, #32]
 8009eb8:	440a      	add	r2, r1
 8009eba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009ebe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009ec2:	6053      	str	r3, [r2, #4]
          break;
 8009ec4:	e01b      	b.n	8009efe <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8009ec6:	69fb      	ldr	r3, [r7, #28]
 8009ec8:	015a      	lsls	r2, r3, #5
 8009eca:	6a3b      	ldr	r3, [r7, #32]
 8009ecc:	4413      	add	r3, r2
 8009ece:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ed2:	685b      	ldr	r3, [r3, #4]
 8009ed4:	69fa      	ldr	r2, [r7, #28]
 8009ed6:	0151      	lsls	r1, r2, #5
 8009ed8:	6a3a      	ldr	r2, [r7, #32]
 8009eda:	440a      	add	r2, r1
 8009edc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009ee0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009ee4:	6053      	str	r3, [r2, #4]
          break;
 8009ee6:	e00a      	b.n	8009efe <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8009ee8:	69fb      	ldr	r3, [r7, #28]
 8009eea:	015a      	lsls	r2, r3, #5
 8009eec:	6a3b      	ldr	r3, [r7, #32]
 8009eee:	4413      	add	r3, r2
 8009ef0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009ef4:	461a      	mov	r2, r3
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	6053      	str	r3, [r2, #4]
 8009efa:	e000      	b.n	8009efe <USB_HC_StartXfer+0x3ea>
          break;
 8009efc:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8009efe:	69fb      	ldr	r3, [r7, #28]
 8009f00:	015a      	lsls	r2, r3, #5
 8009f02:	6a3b      	ldr	r3, [r7, #32]
 8009f04:	4413      	add	r3, r2
 8009f06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009f0e:	693b      	ldr	r3, [r7, #16]
 8009f10:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009f14:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8009f16:	68bb      	ldr	r3, [r7, #8]
 8009f18:	78db      	ldrb	r3, [r3, #3]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d004      	beq.n	8009f28 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8009f1e:	693b      	ldr	r3, [r7, #16]
 8009f20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009f24:	613b      	str	r3, [r7, #16]
 8009f26:	e003      	b.n	8009f30 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8009f28:	693b      	ldr	r3, [r7, #16]
 8009f2a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009f2e:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009f30:	693b      	ldr	r3, [r7, #16]
 8009f32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009f36:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8009f38:	69fb      	ldr	r3, [r7, #28]
 8009f3a:	015a      	lsls	r2, r3, #5
 8009f3c:	6a3b      	ldr	r3, [r7, #32]
 8009f3e:	4413      	add	r3, r2
 8009f40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f44:	461a      	mov	r2, r3
 8009f46:	693b      	ldr	r3, [r7, #16]
 8009f48:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8009f4a:	79fb      	ldrb	r3, [r7, #7]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d003      	beq.n	8009f58 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8009f50:	2300      	movs	r3, #0
 8009f52:	e055      	b.n	800a000 <USB_HC_StartXfer+0x4ec>
 8009f54:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8009f58:	68bb      	ldr	r3, [r7, #8]
 8009f5a:	78db      	ldrb	r3, [r3, #3]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d14e      	bne.n	8009ffe <USB_HC_StartXfer+0x4ea>
 8009f60:	68bb      	ldr	r3, [r7, #8]
 8009f62:	6a1b      	ldr	r3, [r3, #32]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d04a      	beq.n	8009ffe <USB_HC_StartXfer+0x4ea>
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	79db      	ldrb	r3, [r3, #7]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d146      	bne.n	8009ffe <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8009f70:	68bb      	ldr	r3, [r7, #8]
 8009f72:	7c9b      	ldrb	r3, [r3, #18]
 8009f74:	2b03      	cmp	r3, #3
 8009f76:	d831      	bhi.n	8009fdc <USB_HC_StartXfer+0x4c8>
 8009f78:	a201      	add	r2, pc, #4	@ (adr r2, 8009f80 <USB_HC_StartXfer+0x46c>)
 8009f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f7e:	bf00      	nop
 8009f80:	08009f91 	.word	0x08009f91
 8009f84:	08009fb5 	.word	0x08009fb5
 8009f88:	08009f91 	.word	0x08009f91
 8009f8c:	08009fb5 	.word	0x08009fb5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	6a1b      	ldr	r3, [r3, #32]
 8009f94:	3303      	adds	r3, #3
 8009f96:	089b      	lsrs	r3, r3, #2
 8009f98:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8009f9a:	8afa      	ldrh	r2, [r7, #22]
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fa0:	b29b      	uxth	r3, r3
 8009fa2:	429a      	cmp	r2, r3
 8009fa4:	d91c      	bls.n	8009fe0 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	699b      	ldr	r3, [r3, #24]
 8009faa:	f043 0220 	orr.w	r2, r3, #32
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	619a      	str	r2, [r3, #24]
        }
        break;
 8009fb2:	e015      	b.n	8009fe0 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009fb4:	68bb      	ldr	r3, [r7, #8]
 8009fb6:	6a1b      	ldr	r3, [r3, #32]
 8009fb8:	3303      	adds	r3, #3
 8009fba:	089b      	lsrs	r3, r3, #2
 8009fbc:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8009fbe:	8afa      	ldrh	r2, [r7, #22]
 8009fc0:	6a3b      	ldr	r3, [r7, #32]
 8009fc2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009fc6:	691b      	ldr	r3, [r3, #16]
 8009fc8:	b29b      	uxth	r3, r3
 8009fca:	429a      	cmp	r2, r3
 8009fcc:	d90a      	bls.n	8009fe4 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	699b      	ldr	r3, [r3, #24]
 8009fd2:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	619a      	str	r2, [r3, #24]
        }
        break;
 8009fda:	e003      	b.n	8009fe4 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8009fdc:	bf00      	nop
 8009fde:	e002      	b.n	8009fe6 <USB_HC_StartXfer+0x4d2>
        break;
 8009fe0:	bf00      	nop
 8009fe2:	e000      	b.n	8009fe6 <USB_HC_StartXfer+0x4d2>
        break;
 8009fe4:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8009fe6:	68bb      	ldr	r3, [r7, #8]
 8009fe8:	6999      	ldr	r1, [r3, #24]
 8009fea:	68bb      	ldr	r3, [r7, #8]
 8009fec:	785a      	ldrb	r2, [r3, #1]
 8009fee:	68bb      	ldr	r3, [r7, #8]
 8009ff0:	6a1b      	ldr	r3, [r3, #32]
 8009ff2:	b29b      	uxth	r3, r3
 8009ff4:	2000      	movs	r0, #0
 8009ff6:	9000      	str	r0, [sp, #0]
 8009ff8:	68f8      	ldr	r0, [r7, #12]
 8009ffa:	f7ff f9c3 	bl	8009384 <USB_WritePacket>
  }

  return HAL_OK;
 8009ffe:	2300      	movs	r3, #0
}
 800a000:	4618      	mov	r0, r3
 800a002:	3728      	adds	r7, #40	@ 0x28
 800a004:	46bd      	mov	sp, r7
 800a006:	bd80      	pop	{r7, pc}

0800a008 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a008:	b480      	push	{r7}
 800a00a:	b085      	sub	sp, #20
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a01a:	695b      	ldr	r3, [r3, #20]
 800a01c:	b29b      	uxth	r3, r3
}
 800a01e:	4618      	mov	r0, r3
 800a020:	3714      	adds	r7, #20
 800a022:	46bd      	mov	sp, r7
 800a024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a028:	4770      	bx	lr

0800a02a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a02a:	b480      	push	{r7}
 800a02c:	b089      	sub	sp, #36	@ 0x24
 800a02e:	af00      	add	r7, sp, #0
 800a030:	6078      	str	r0, [r7, #4]
 800a032:	460b      	mov	r3, r1
 800a034:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800a03a:	78fb      	ldrb	r3, [r7, #3]
 800a03c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800a03e:	2300      	movs	r3, #0
 800a040:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a042:	69bb      	ldr	r3, [r7, #24]
 800a044:	015a      	lsls	r2, r3, #5
 800a046:	69fb      	ldr	r3, [r7, #28]
 800a048:	4413      	add	r3, r2
 800a04a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	0c9b      	lsrs	r3, r3, #18
 800a052:	f003 0303 	and.w	r3, r3, #3
 800a056:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800a058:	69bb      	ldr	r3, [r7, #24]
 800a05a:	015a      	lsls	r2, r3, #5
 800a05c:	69fb      	ldr	r3, [r7, #28]
 800a05e:	4413      	add	r3, r2
 800a060:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	0fdb      	lsrs	r3, r3, #31
 800a068:	f003 0301 	and.w	r3, r3, #1
 800a06c:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800a06e:	69bb      	ldr	r3, [r7, #24]
 800a070:	015a      	lsls	r2, r3, #5
 800a072:	69fb      	ldr	r3, [r7, #28]
 800a074:	4413      	add	r3, r2
 800a076:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a07a:	685b      	ldr	r3, [r3, #4]
 800a07c:	0fdb      	lsrs	r3, r3, #31
 800a07e:	f003 0301 	and.w	r3, r3, #1
 800a082:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	689b      	ldr	r3, [r3, #8]
 800a088:	f003 0320 	and.w	r3, r3, #32
 800a08c:	2b20      	cmp	r3, #32
 800a08e:	d10d      	bne.n	800a0ac <USB_HC_Halt+0x82>
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d10a      	bne.n	800a0ac <USB_HC_Halt+0x82>
 800a096:	693b      	ldr	r3, [r7, #16]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d005      	beq.n	800a0a8 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800a09c:	697b      	ldr	r3, [r7, #20]
 800a09e:	2b01      	cmp	r3, #1
 800a0a0:	d002      	beq.n	800a0a8 <USB_HC_Halt+0x7e>
 800a0a2:	697b      	ldr	r3, [r7, #20]
 800a0a4:	2b03      	cmp	r3, #3
 800a0a6:	d101      	bne.n	800a0ac <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	e0d8      	b.n	800a25e <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800a0ac:	697b      	ldr	r3, [r7, #20]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d002      	beq.n	800a0b8 <USB_HC_Halt+0x8e>
 800a0b2:	697b      	ldr	r3, [r7, #20]
 800a0b4:	2b02      	cmp	r3, #2
 800a0b6:	d173      	bne.n	800a1a0 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a0b8:	69bb      	ldr	r3, [r7, #24]
 800a0ba:	015a      	lsls	r2, r3, #5
 800a0bc:	69fb      	ldr	r3, [r7, #28]
 800a0be:	4413      	add	r3, r2
 800a0c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	69ba      	ldr	r2, [r7, #24]
 800a0c8:	0151      	lsls	r1, r2, #5
 800a0ca:	69fa      	ldr	r2, [r7, #28]
 800a0cc:	440a      	add	r2, r1
 800a0ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a0d2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a0d6:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	689b      	ldr	r3, [r3, #8]
 800a0dc:	f003 0320 	and.w	r3, r3, #32
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d14a      	bne.n	800a17a <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0e8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d133      	bne.n	800a158 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a0f0:	69bb      	ldr	r3, [r7, #24]
 800a0f2:	015a      	lsls	r2, r3, #5
 800a0f4:	69fb      	ldr	r3, [r7, #28]
 800a0f6:	4413      	add	r3, r2
 800a0f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	69ba      	ldr	r2, [r7, #24]
 800a100:	0151      	lsls	r1, r2, #5
 800a102:	69fa      	ldr	r2, [r7, #28]
 800a104:	440a      	add	r2, r1
 800a106:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a10a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a10e:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a110:	69bb      	ldr	r3, [r7, #24]
 800a112:	015a      	lsls	r2, r3, #5
 800a114:	69fb      	ldr	r3, [r7, #28]
 800a116:	4413      	add	r3, r2
 800a118:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	69ba      	ldr	r2, [r7, #24]
 800a120:	0151      	lsls	r1, r2, #5
 800a122:	69fa      	ldr	r2, [r7, #28]
 800a124:	440a      	add	r2, r1
 800a126:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a12a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a12e:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	3301      	adds	r3, #1
 800a134:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800a136:	68bb      	ldr	r3, [r7, #8]
 800a138:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a13c:	d82e      	bhi.n	800a19c <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a13e:	69bb      	ldr	r3, [r7, #24]
 800a140:	015a      	lsls	r2, r3, #5
 800a142:	69fb      	ldr	r3, [r7, #28]
 800a144:	4413      	add	r3, r2
 800a146:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a150:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a154:	d0ec      	beq.n	800a130 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a156:	e081      	b.n	800a25c <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a158:	69bb      	ldr	r3, [r7, #24]
 800a15a:	015a      	lsls	r2, r3, #5
 800a15c:	69fb      	ldr	r3, [r7, #28]
 800a15e:	4413      	add	r3, r2
 800a160:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	69ba      	ldr	r2, [r7, #24]
 800a168:	0151      	lsls	r1, r2, #5
 800a16a:	69fa      	ldr	r2, [r7, #28]
 800a16c:	440a      	add	r2, r1
 800a16e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a172:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a176:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a178:	e070      	b.n	800a25c <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a17a:	69bb      	ldr	r3, [r7, #24]
 800a17c:	015a      	lsls	r2, r3, #5
 800a17e:	69fb      	ldr	r3, [r7, #28]
 800a180:	4413      	add	r3, r2
 800a182:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	69ba      	ldr	r2, [r7, #24]
 800a18a:	0151      	lsls	r1, r2, #5
 800a18c:	69fa      	ldr	r2, [r7, #28]
 800a18e:	440a      	add	r2, r1
 800a190:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a194:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a198:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a19a:	e05f      	b.n	800a25c <USB_HC_Halt+0x232>
            break;
 800a19c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800a19e:	e05d      	b.n	800a25c <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a1a0:	69bb      	ldr	r3, [r7, #24]
 800a1a2:	015a      	lsls	r2, r3, #5
 800a1a4:	69fb      	ldr	r3, [r7, #28]
 800a1a6:	4413      	add	r3, r2
 800a1a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	69ba      	ldr	r2, [r7, #24]
 800a1b0:	0151      	lsls	r1, r2, #5
 800a1b2:	69fa      	ldr	r2, [r7, #28]
 800a1b4:	440a      	add	r2, r1
 800a1b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a1ba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a1be:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800a1c0:	69fb      	ldr	r3, [r7, #28]
 800a1c2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a1c6:	691b      	ldr	r3, [r3, #16]
 800a1c8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d133      	bne.n	800a238 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a1d0:	69bb      	ldr	r3, [r7, #24]
 800a1d2:	015a      	lsls	r2, r3, #5
 800a1d4:	69fb      	ldr	r3, [r7, #28]
 800a1d6:	4413      	add	r3, r2
 800a1d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	69ba      	ldr	r2, [r7, #24]
 800a1e0:	0151      	lsls	r1, r2, #5
 800a1e2:	69fa      	ldr	r2, [r7, #28]
 800a1e4:	440a      	add	r2, r1
 800a1e6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a1ea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a1ee:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a1f0:	69bb      	ldr	r3, [r7, #24]
 800a1f2:	015a      	lsls	r2, r3, #5
 800a1f4:	69fb      	ldr	r3, [r7, #28]
 800a1f6:	4413      	add	r3, r2
 800a1f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	69ba      	ldr	r2, [r7, #24]
 800a200:	0151      	lsls	r1, r2, #5
 800a202:	69fa      	ldr	r2, [r7, #28]
 800a204:	440a      	add	r2, r1
 800a206:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a20a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a20e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	3301      	adds	r3, #1
 800a214:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800a216:	68bb      	ldr	r3, [r7, #8]
 800a218:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a21c:	d81d      	bhi.n	800a25a <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a21e:	69bb      	ldr	r3, [r7, #24]
 800a220:	015a      	lsls	r2, r3, #5
 800a222:	69fb      	ldr	r3, [r7, #28]
 800a224:	4413      	add	r3, r2
 800a226:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a230:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a234:	d0ec      	beq.n	800a210 <USB_HC_Halt+0x1e6>
 800a236:	e011      	b.n	800a25c <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a238:	69bb      	ldr	r3, [r7, #24]
 800a23a:	015a      	lsls	r2, r3, #5
 800a23c:	69fb      	ldr	r3, [r7, #28]
 800a23e:	4413      	add	r3, r2
 800a240:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	69ba      	ldr	r2, [r7, #24]
 800a248:	0151      	lsls	r1, r2, #5
 800a24a:	69fa      	ldr	r2, [r7, #28]
 800a24c:	440a      	add	r2, r1
 800a24e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a252:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a256:	6013      	str	r3, [r2, #0]
 800a258:	e000      	b.n	800a25c <USB_HC_Halt+0x232>
          break;
 800a25a:	bf00      	nop
    }
  }

  return HAL_OK;
 800a25c:	2300      	movs	r3, #0
}
 800a25e:	4618      	mov	r0, r3
 800a260:	3724      	adds	r7, #36	@ 0x24
 800a262:	46bd      	mov	sp, r7
 800a264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a268:	4770      	bx	lr
	...

0800a26c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800a26c:	b480      	push	{r7}
 800a26e:	b087      	sub	sp, #28
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
 800a274:	460b      	mov	r3, r1
 800a276:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800a27c:	78fb      	ldrb	r3, [r7, #3]
 800a27e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800a280:	2301      	movs	r3, #1
 800a282:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	04da      	lsls	r2, r3, #19
 800a288:	4b15      	ldr	r3, [pc, #84]	@ (800a2e0 <USB_DoPing+0x74>)
 800a28a:	4013      	ands	r3, r2
 800a28c:	693a      	ldr	r2, [r7, #16]
 800a28e:	0151      	lsls	r1, r2, #5
 800a290:	697a      	ldr	r2, [r7, #20]
 800a292:	440a      	add	r2, r1
 800a294:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a298:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a29c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800a29e:	693b      	ldr	r3, [r7, #16]
 800a2a0:	015a      	lsls	r2, r3, #5
 800a2a2:	697b      	ldr	r3, [r7, #20]
 800a2a4:	4413      	add	r3, r2
 800a2a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a2ae:	68bb      	ldr	r3, [r7, #8]
 800a2b0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a2b4:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a2b6:	68bb      	ldr	r3, [r7, #8]
 800a2b8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a2bc:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800a2be:	693b      	ldr	r3, [r7, #16]
 800a2c0:	015a      	lsls	r2, r3, #5
 800a2c2:	697b      	ldr	r3, [r7, #20]
 800a2c4:	4413      	add	r3, r2
 800a2c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a2ca:	461a      	mov	r2, r3
 800a2cc:	68bb      	ldr	r3, [r7, #8]
 800a2ce:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800a2d0:	2300      	movs	r3, #0
}
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	371c      	adds	r7, #28
 800a2d6:	46bd      	mov	sp, r7
 800a2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2dc:	4770      	bx	lr
 800a2de:	bf00      	nop
 800a2e0:	1ff80000 	.word	0x1ff80000

0800a2e4 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800a2e4:	b580      	push	{r7, lr}
 800a2e6:	b088      	sub	sp, #32
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f7fe ff86 	bl	800920a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a2fe:	2110      	movs	r1, #16
 800a300:	6878      	ldr	r0, [r7, #4]
 800a302:	f7fe ffdf 	bl	80092c4 <USB_FlushTxFifo>
 800a306:	4603      	mov	r3, r0
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d001      	beq.n	800a310 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800a30c:	2301      	movs	r3, #1
 800a30e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a310:	6878      	ldr	r0, [r7, #4]
 800a312:	f7ff f809 	bl	8009328 <USB_FlushRxFifo>
 800a316:	4603      	mov	r3, r0
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d001      	beq.n	800a320 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800a31c:	2301      	movs	r3, #1
 800a31e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800a320:	2300      	movs	r3, #0
 800a322:	61bb      	str	r3, [r7, #24]
 800a324:	e01f      	b.n	800a366 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800a326:	69bb      	ldr	r3, [r7, #24]
 800a328:	015a      	lsls	r2, r3, #5
 800a32a:	697b      	ldr	r3, [r7, #20]
 800a32c:	4413      	add	r3, r2
 800a32e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800a336:	693b      	ldr	r3, [r7, #16]
 800a338:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a33c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a344:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a346:	693b      	ldr	r3, [r7, #16]
 800a348:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a34c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800a34e:	69bb      	ldr	r3, [r7, #24]
 800a350:	015a      	lsls	r2, r3, #5
 800a352:	697b      	ldr	r3, [r7, #20]
 800a354:	4413      	add	r3, r2
 800a356:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a35a:	461a      	mov	r2, r3
 800a35c:	693b      	ldr	r3, [r7, #16]
 800a35e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800a360:	69bb      	ldr	r3, [r7, #24]
 800a362:	3301      	adds	r3, #1
 800a364:	61bb      	str	r3, [r7, #24]
 800a366:	69bb      	ldr	r3, [r7, #24]
 800a368:	2b0f      	cmp	r3, #15
 800a36a:	d9dc      	bls.n	800a326 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800a36c:	2300      	movs	r3, #0
 800a36e:	61bb      	str	r3, [r7, #24]
 800a370:	e034      	b.n	800a3dc <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800a372:	69bb      	ldr	r3, [r7, #24]
 800a374:	015a      	lsls	r2, r3, #5
 800a376:	697b      	ldr	r3, [r7, #20]
 800a378:	4413      	add	r3, r2
 800a37a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800a382:	693b      	ldr	r3, [r7, #16]
 800a384:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a388:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800a38a:	693b      	ldr	r3, [r7, #16]
 800a38c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a390:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800a392:	693b      	ldr	r3, [r7, #16]
 800a394:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a398:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800a39a:	69bb      	ldr	r3, [r7, #24]
 800a39c:	015a      	lsls	r2, r3, #5
 800a39e:	697b      	ldr	r3, [r7, #20]
 800a3a0:	4413      	add	r3, r2
 800a3a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a3a6:	461a      	mov	r2, r3
 800a3a8:	693b      	ldr	r3, [r7, #16]
 800a3aa:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	3301      	adds	r3, #1
 800a3b0:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a3b8:	d80c      	bhi.n	800a3d4 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a3ba:	69bb      	ldr	r3, [r7, #24]
 800a3bc:	015a      	lsls	r2, r3, #5
 800a3be:	697b      	ldr	r3, [r7, #20]
 800a3c0:	4413      	add	r3, r2
 800a3c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a3cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a3d0:	d0ec      	beq.n	800a3ac <USB_StopHost+0xc8>
 800a3d2:	e000      	b.n	800a3d6 <USB_StopHost+0xf2>
        break;
 800a3d4:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800a3d6:	69bb      	ldr	r3, [r7, #24]
 800a3d8:	3301      	adds	r3, #1
 800a3da:	61bb      	str	r3, [r7, #24]
 800a3dc:	69bb      	ldr	r3, [r7, #24]
 800a3de:	2b0f      	cmp	r3, #15
 800a3e0:	d9c7      	bls.n	800a372 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800a3e2:	697b      	ldr	r3, [r7, #20]
 800a3e4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a3e8:	461a      	mov	r2, r3
 800a3ea:	f04f 33ff 	mov.w	r3, #4294967295
 800a3ee:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	f04f 32ff 	mov.w	r2, #4294967295
 800a3f6:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800a3f8:	6878      	ldr	r0, [r7, #4]
 800a3fa:	f7fe fef5 	bl	80091e8 <USB_EnableGlobalInt>

  return ret;
 800a3fe:	7ffb      	ldrb	r3, [r7, #31]
}
 800a400:	4618      	mov	r0, r3
 800a402:	3720      	adds	r7, #32
 800a404:	46bd      	mov	sp, r7
 800a406:	bd80      	pop	{r7, pc}

0800a408 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800a408:	b590      	push	{r4, r7, lr}
 800a40a:	b089      	sub	sp, #36	@ 0x24
 800a40c:	af04      	add	r7, sp, #16
 800a40e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800a410:	2301      	movs	r3, #1
 800a412:	2202      	movs	r2, #2
 800a414:	2102      	movs	r1, #2
 800a416:	6878      	ldr	r0, [r7, #4]
 800a418:	f000 fcb7 	bl	800ad8a <USBH_FindInterface>
 800a41c:	4603      	mov	r3, r0
 800a41e:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800a420:	7bfb      	ldrb	r3, [r7, #15]
 800a422:	2bff      	cmp	r3, #255	@ 0xff
 800a424:	d002      	beq.n	800a42c <USBH_CDC_InterfaceInit+0x24>
 800a426:	7bfb      	ldrb	r3, [r7, #15]
 800a428:	2b01      	cmp	r3, #1
 800a42a:	d901      	bls.n	800a430 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800a42c:	2302      	movs	r3, #2
 800a42e:	e13d      	b.n	800a6ac <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800a430:	7bfb      	ldrb	r3, [r7, #15]
 800a432:	4619      	mov	r1, r3
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	f000 fc8c 	bl	800ad52 <USBH_SelectInterface>
 800a43a:	4603      	mov	r3, r0
 800a43c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800a43e:	7bbb      	ldrb	r3, [r7, #14]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d001      	beq.n	800a448 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800a444:	2302      	movs	r3, #2
 800a446:	e131      	b.n	800a6ac <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800a44e:	2050      	movs	r0, #80	@ 0x50
 800a450:	f005 fccc 	bl	800fdec <malloc>
 800a454:	4603      	mov	r3, r0
 800a456:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a45e:	69db      	ldr	r3, [r3, #28]
 800a460:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800a462:	68bb      	ldr	r3, [r7, #8]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d101      	bne.n	800a46c <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800a468:	2302      	movs	r3, #2
 800a46a:	e11f      	b.n	800a6ac <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800a46c:	2250      	movs	r2, #80	@ 0x50
 800a46e:	2100      	movs	r1, #0
 800a470:	68b8      	ldr	r0, [r7, #8]
 800a472:	f005 fd79 	bl	800ff68 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800a476:	7bfb      	ldrb	r3, [r7, #15]
 800a478:	687a      	ldr	r2, [r7, #4]
 800a47a:	211a      	movs	r1, #26
 800a47c:	fb01 f303 	mul.w	r3, r1, r3
 800a480:	4413      	add	r3, r2
 800a482:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a486:	781b      	ldrb	r3, [r3, #0]
 800a488:	b25b      	sxtb	r3, r3
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	da15      	bge.n	800a4ba <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a48e:	7bfb      	ldrb	r3, [r7, #15]
 800a490:	687a      	ldr	r2, [r7, #4]
 800a492:	211a      	movs	r1, #26
 800a494:	fb01 f303 	mul.w	r3, r1, r3
 800a498:	4413      	add	r3, r2
 800a49a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a49e:	781a      	ldrb	r2, [r3, #0]
 800a4a0:	68bb      	ldr	r3, [r7, #8]
 800a4a2:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a4a4:	7bfb      	ldrb	r3, [r7, #15]
 800a4a6:	687a      	ldr	r2, [r7, #4]
 800a4a8:	211a      	movs	r1, #26
 800a4aa:	fb01 f303 	mul.w	r3, r1, r3
 800a4ae:	4413      	add	r3, r2
 800a4b0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a4b4:	881a      	ldrh	r2, [r3, #0]
 800a4b6:	68bb      	ldr	r3, [r7, #8]
 800a4b8:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800a4ba:	68bb      	ldr	r3, [r7, #8]
 800a4bc:	785b      	ldrb	r3, [r3, #1]
 800a4be:	4619      	mov	r1, r3
 800a4c0:	6878      	ldr	r0, [r7, #4]
 800a4c2:	f002 f904 	bl	800c6ce <USBH_AllocPipe>
 800a4c6:	4603      	mov	r3, r0
 800a4c8:	461a      	mov	r2, r3
 800a4ca:	68bb      	ldr	r3, [r7, #8]
 800a4cc:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	7819      	ldrb	r1, [r3, #0]
 800a4d2:	68bb      	ldr	r3, [r7, #8]
 800a4d4:	7858      	ldrb	r0, [r3, #1]
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a4e2:	68ba      	ldr	r2, [r7, #8]
 800a4e4:	8952      	ldrh	r2, [r2, #10]
 800a4e6:	9202      	str	r2, [sp, #8]
 800a4e8:	2203      	movs	r2, #3
 800a4ea:	9201      	str	r2, [sp, #4]
 800a4ec:	9300      	str	r3, [sp, #0]
 800a4ee:	4623      	mov	r3, r4
 800a4f0:	4602      	mov	r2, r0
 800a4f2:	6878      	ldr	r0, [r7, #4]
 800a4f4:	f002 f8bc 	bl	800c670 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800a4f8:	68bb      	ldr	r3, [r7, #8]
 800a4fa:	781b      	ldrb	r3, [r3, #0]
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	4619      	mov	r1, r3
 800a500:	6878      	ldr	r0, [r7, #4]
 800a502:	f005 fbed 	bl	800fce0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800a506:	2300      	movs	r3, #0
 800a508:	2200      	movs	r2, #0
 800a50a:	210a      	movs	r1, #10
 800a50c:	6878      	ldr	r0, [r7, #4]
 800a50e:	f000 fc3c 	bl	800ad8a <USBH_FindInterface>
 800a512:	4603      	mov	r3, r0
 800a514:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800a516:	7bfb      	ldrb	r3, [r7, #15]
 800a518:	2bff      	cmp	r3, #255	@ 0xff
 800a51a:	d002      	beq.n	800a522 <USBH_CDC_InterfaceInit+0x11a>
 800a51c:	7bfb      	ldrb	r3, [r7, #15]
 800a51e:	2b01      	cmp	r3, #1
 800a520:	d901      	bls.n	800a526 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800a522:	2302      	movs	r3, #2
 800a524:	e0c2      	b.n	800a6ac <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800a526:	7bfb      	ldrb	r3, [r7, #15]
 800a528:	687a      	ldr	r2, [r7, #4]
 800a52a:	211a      	movs	r1, #26
 800a52c:	fb01 f303 	mul.w	r3, r1, r3
 800a530:	4413      	add	r3, r2
 800a532:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a536:	781b      	ldrb	r3, [r3, #0]
 800a538:	b25b      	sxtb	r3, r3
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	da16      	bge.n	800a56c <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a53e:	7bfb      	ldrb	r3, [r7, #15]
 800a540:	687a      	ldr	r2, [r7, #4]
 800a542:	211a      	movs	r1, #26
 800a544:	fb01 f303 	mul.w	r3, r1, r3
 800a548:	4413      	add	r3, r2
 800a54a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a54e:	781a      	ldrb	r2, [r3, #0]
 800a550:	68bb      	ldr	r3, [r7, #8]
 800a552:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a554:	7bfb      	ldrb	r3, [r7, #15]
 800a556:	687a      	ldr	r2, [r7, #4]
 800a558:	211a      	movs	r1, #26
 800a55a:	fb01 f303 	mul.w	r3, r1, r3
 800a55e:	4413      	add	r3, r2
 800a560:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a564:	881a      	ldrh	r2, [r3, #0]
 800a566:	68bb      	ldr	r3, [r7, #8]
 800a568:	835a      	strh	r2, [r3, #26]
 800a56a:	e015      	b.n	800a598 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800a56c:	7bfb      	ldrb	r3, [r7, #15]
 800a56e:	687a      	ldr	r2, [r7, #4]
 800a570:	211a      	movs	r1, #26
 800a572:	fb01 f303 	mul.w	r3, r1, r3
 800a576:	4413      	add	r3, r2
 800a578:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800a57c:	781a      	ldrb	r2, [r3, #0]
 800a57e:	68bb      	ldr	r3, [r7, #8]
 800a580:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800a582:	7bfb      	ldrb	r3, [r7, #15]
 800a584:	687a      	ldr	r2, [r7, #4]
 800a586:	211a      	movs	r1, #26
 800a588:	fb01 f303 	mul.w	r3, r1, r3
 800a58c:	4413      	add	r3, r2
 800a58e:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800a592:	881a      	ldrh	r2, [r3, #0]
 800a594:	68bb      	ldr	r3, [r7, #8]
 800a596:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800a598:	7bfb      	ldrb	r3, [r7, #15]
 800a59a:	687a      	ldr	r2, [r7, #4]
 800a59c:	211a      	movs	r1, #26
 800a59e:	fb01 f303 	mul.w	r3, r1, r3
 800a5a2:	4413      	add	r3, r2
 800a5a4:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800a5a8:	781b      	ldrb	r3, [r3, #0]
 800a5aa:	b25b      	sxtb	r3, r3
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	da16      	bge.n	800a5de <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a5b0:	7bfb      	ldrb	r3, [r7, #15]
 800a5b2:	687a      	ldr	r2, [r7, #4]
 800a5b4:	211a      	movs	r1, #26
 800a5b6:	fb01 f303 	mul.w	r3, r1, r3
 800a5ba:	4413      	add	r3, r2
 800a5bc:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800a5c0:	781a      	ldrb	r2, [r3, #0]
 800a5c2:	68bb      	ldr	r3, [r7, #8]
 800a5c4:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a5c6:	7bfb      	ldrb	r3, [r7, #15]
 800a5c8:	687a      	ldr	r2, [r7, #4]
 800a5ca:	211a      	movs	r1, #26
 800a5cc:	fb01 f303 	mul.w	r3, r1, r3
 800a5d0:	4413      	add	r3, r2
 800a5d2:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800a5d6:	881a      	ldrh	r2, [r3, #0]
 800a5d8:	68bb      	ldr	r3, [r7, #8]
 800a5da:	835a      	strh	r2, [r3, #26]
 800a5dc:	e015      	b.n	800a60a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800a5de:	7bfb      	ldrb	r3, [r7, #15]
 800a5e0:	687a      	ldr	r2, [r7, #4]
 800a5e2:	211a      	movs	r1, #26
 800a5e4:	fb01 f303 	mul.w	r3, r1, r3
 800a5e8:	4413      	add	r3, r2
 800a5ea:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800a5ee:	781a      	ldrb	r2, [r3, #0]
 800a5f0:	68bb      	ldr	r3, [r7, #8]
 800a5f2:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800a5f4:	7bfb      	ldrb	r3, [r7, #15]
 800a5f6:	687a      	ldr	r2, [r7, #4]
 800a5f8:	211a      	movs	r1, #26
 800a5fa:	fb01 f303 	mul.w	r3, r1, r3
 800a5fe:	4413      	add	r3, r2
 800a600:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800a604:	881a      	ldrh	r2, [r3, #0]
 800a606:	68bb      	ldr	r3, [r7, #8]
 800a608:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800a60a:	68bb      	ldr	r3, [r7, #8]
 800a60c:	7b9b      	ldrb	r3, [r3, #14]
 800a60e:	4619      	mov	r1, r3
 800a610:	6878      	ldr	r0, [r7, #4]
 800a612:	f002 f85c 	bl	800c6ce <USBH_AllocPipe>
 800a616:	4603      	mov	r3, r0
 800a618:	461a      	mov	r2, r3
 800a61a:	68bb      	ldr	r3, [r7, #8]
 800a61c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800a61e:	68bb      	ldr	r3, [r7, #8]
 800a620:	7bdb      	ldrb	r3, [r3, #15]
 800a622:	4619      	mov	r1, r3
 800a624:	6878      	ldr	r0, [r7, #4]
 800a626:	f002 f852 	bl	800c6ce <USBH_AllocPipe>
 800a62a:	4603      	mov	r3, r0
 800a62c:	461a      	mov	r2, r3
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800a632:	68bb      	ldr	r3, [r7, #8]
 800a634:	7b59      	ldrb	r1, [r3, #13]
 800a636:	68bb      	ldr	r3, [r7, #8]
 800a638:	7b98      	ldrb	r0, [r3, #14]
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a646:	68ba      	ldr	r2, [r7, #8]
 800a648:	8b12      	ldrh	r2, [r2, #24]
 800a64a:	9202      	str	r2, [sp, #8]
 800a64c:	2202      	movs	r2, #2
 800a64e:	9201      	str	r2, [sp, #4]
 800a650:	9300      	str	r3, [sp, #0]
 800a652:	4623      	mov	r3, r4
 800a654:	4602      	mov	r2, r0
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	f002 f80a 	bl	800c670 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800a65c:	68bb      	ldr	r3, [r7, #8]
 800a65e:	7b19      	ldrb	r1, [r3, #12]
 800a660:	68bb      	ldr	r3, [r7, #8]
 800a662:	7bd8      	ldrb	r0, [r3, #15]
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a670:	68ba      	ldr	r2, [r7, #8]
 800a672:	8b52      	ldrh	r2, [r2, #26]
 800a674:	9202      	str	r2, [sp, #8]
 800a676:	2202      	movs	r2, #2
 800a678:	9201      	str	r2, [sp, #4]
 800a67a:	9300      	str	r3, [sp, #0]
 800a67c:	4623      	mov	r3, r4
 800a67e:	4602      	mov	r2, r0
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f001 fff5 	bl	800c670 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800a686:	68bb      	ldr	r3, [r7, #8]
 800a688:	2200      	movs	r2, #0
 800a68a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800a68e:	68bb      	ldr	r3, [r7, #8]
 800a690:	7b5b      	ldrb	r3, [r3, #13]
 800a692:	2200      	movs	r2, #0
 800a694:	4619      	mov	r1, r3
 800a696:	6878      	ldr	r0, [r7, #4]
 800a698:	f005 fb22 	bl	800fce0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800a69c:	68bb      	ldr	r3, [r7, #8]
 800a69e:	7b1b      	ldrb	r3, [r3, #12]
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	4619      	mov	r1, r3
 800a6a4:	6878      	ldr	r0, [r7, #4]
 800a6a6:	f005 fb1b 	bl	800fce0 <USBH_LL_SetToggle>

  return USBH_OK;
 800a6aa:	2300      	movs	r3, #0
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	3714      	adds	r7, #20
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	bd90      	pop	{r4, r7, pc}

0800a6b4 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800a6b4:	b580      	push	{r7, lr}
 800a6b6:	b084      	sub	sp, #16
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a6c2:	69db      	ldr	r3, [r3, #28]
 800a6c4:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	781b      	ldrb	r3, [r3, #0]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d00e      	beq.n	800a6ec <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	781b      	ldrb	r3, [r3, #0]
 800a6d2:	4619      	mov	r1, r3
 800a6d4:	6878      	ldr	r0, [r7, #4]
 800a6d6:	f001 ffea 	bl	800c6ae <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	781b      	ldrb	r3, [r3, #0]
 800a6de:	4619      	mov	r1, r3
 800a6e0:	6878      	ldr	r0, [r7, #4]
 800a6e2:	f002 f815 	bl	800c710 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	7b1b      	ldrb	r3, [r3, #12]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d00e      	beq.n	800a712 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	7b1b      	ldrb	r3, [r3, #12]
 800a6f8:	4619      	mov	r1, r3
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f001 ffd7 	bl	800c6ae <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	7b1b      	ldrb	r3, [r3, #12]
 800a704:	4619      	mov	r1, r3
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f002 f802 	bl	800c710 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	2200      	movs	r2, #0
 800a710:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	7b5b      	ldrb	r3, [r3, #13]
 800a716:	2b00      	cmp	r3, #0
 800a718:	d00e      	beq.n	800a738 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	7b5b      	ldrb	r3, [r3, #13]
 800a71e:	4619      	mov	r1, r3
 800a720:	6878      	ldr	r0, [r7, #4]
 800a722:	f001 ffc4 	bl	800c6ae <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	7b5b      	ldrb	r3, [r3, #13]
 800a72a:	4619      	mov	r1, r3
 800a72c:	6878      	ldr	r0, [r7, #4]
 800a72e:	f001 ffef 	bl	800c710 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	2200      	movs	r2, #0
 800a736:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a73e:	69db      	ldr	r3, [r3, #28]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d00b      	beq.n	800a75c <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a74a:	69db      	ldr	r3, [r3, #28]
 800a74c:	4618      	mov	r0, r3
 800a74e:	f005 fb55 	bl	800fdfc <free>
    phost->pActiveClass->pData = 0U;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a758:	2200      	movs	r2, #0
 800a75a:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800a75c:	2300      	movs	r3, #0
}
 800a75e:	4618      	mov	r0, r3
 800a760:	3710      	adds	r7, #16
 800a762:	46bd      	mov	sp, r7
 800a764:	bd80      	pop	{r7, pc}

0800a766 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800a766:	b580      	push	{r7, lr}
 800a768:	b084      	sub	sp, #16
 800a76a:	af00      	add	r7, sp, #0
 800a76c:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a774:	69db      	ldr	r3, [r3, #28]
 800a776:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	3340      	adds	r3, #64	@ 0x40
 800a77c:	4619      	mov	r1, r3
 800a77e:	6878      	ldr	r0, [r7, #4]
 800a780:	f000 f8b1 	bl	800a8e6 <GetLineCoding>
 800a784:	4603      	mov	r3, r0
 800a786:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800a788:	7afb      	ldrb	r3, [r7, #11]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d105      	bne.n	800a79a <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a794:	2102      	movs	r1, #2
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800a79a:	7afb      	ldrb	r3, [r7, #11]
}
 800a79c:	4618      	mov	r0, r3
 800a79e:	3710      	adds	r7, #16
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	bd80      	pop	{r7, pc}

0800a7a4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800a7a4:	b580      	push	{r7, lr}
 800a7a6:	b084      	sub	sp, #16
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800a7ac:	2301      	movs	r3, #1
 800a7ae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a7ba:	69db      	ldr	r3, [r3, #28]
 800a7bc:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800a7be:	68bb      	ldr	r3, [r7, #8]
 800a7c0:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800a7c4:	2b04      	cmp	r3, #4
 800a7c6:	d877      	bhi.n	800a8b8 <USBH_CDC_Process+0x114>
 800a7c8:	a201      	add	r2, pc, #4	@ (adr r2, 800a7d0 <USBH_CDC_Process+0x2c>)
 800a7ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7ce:	bf00      	nop
 800a7d0:	0800a7e5 	.word	0x0800a7e5
 800a7d4:	0800a7eb 	.word	0x0800a7eb
 800a7d8:	0800a81b 	.word	0x0800a81b
 800a7dc:	0800a88f 	.word	0x0800a88f
 800a7e0:	0800a89d 	.word	0x0800a89d
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	73fb      	strb	r3, [r7, #15]
      break;
 800a7e8:	e06d      	b.n	800a8c6 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800a7ea:	68bb      	ldr	r3, [r7, #8]
 800a7ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a7ee:	4619      	mov	r1, r3
 800a7f0:	6878      	ldr	r0, [r7, #4]
 800a7f2:	f000 f897 	bl	800a924 <SetLineCoding>
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800a7fa:	7bbb      	ldrb	r3, [r7, #14]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d104      	bne.n	800a80a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	2202      	movs	r2, #2
 800a804:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800a808:	e058      	b.n	800a8bc <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800a80a:	7bbb      	ldrb	r3, [r7, #14]
 800a80c:	2b01      	cmp	r3, #1
 800a80e:	d055      	beq.n	800a8bc <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800a810:	68bb      	ldr	r3, [r7, #8]
 800a812:	2204      	movs	r2, #4
 800a814:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800a818:	e050      	b.n	800a8bc <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800a81a:	68bb      	ldr	r3, [r7, #8]
 800a81c:	3340      	adds	r3, #64	@ 0x40
 800a81e:	4619      	mov	r1, r3
 800a820:	6878      	ldr	r0, [r7, #4]
 800a822:	f000 f860 	bl	800a8e6 <GetLineCoding>
 800a826:	4603      	mov	r3, r0
 800a828:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800a82a:	7bbb      	ldrb	r3, [r7, #14]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d126      	bne.n	800a87e <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800a830:	68bb      	ldr	r3, [r7, #8]
 800a832:	2200      	movs	r2, #0
 800a834:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800a838:	68bb      	ldr	r3, [r7, #8]
 800a83a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800a83e:	68bb      	ldr	r3, [r7, #8]
 800a840:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a842:	791b      	ldrb	r3, [r3, #4]
 800a844:	429a      	cmp	r2, r3
 800a846:	d13b      	bne.n	800a8c0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800a848:	68bb      	ldr	r3, [r7, #8]
 800a84a:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800a84e:	68bb      	ldr	r3, [r7, #8]
 800a850:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a852:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800a854:	429a      	cmp	r2, r3
 800a856:	d133      	bne.n	800a8c0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800a858:	68bb      	ldr	r3, [r7, #8]
 800a85a:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800a85e:	68bb      	ldr	r3, [r7, #8]
 800a860:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a862:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800a864:	429a      	cmp	r2, r3
 800a866:	d12b      	bne.n	800a8c0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800a868:	68bb      	ldr	r3, [r7, #8]
 800a86a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a86c:	68bb      	ldr	r3, [r7, #8]
 800a86e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a870:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800a872:	429a      	cmp	r2, r3
 800a874:	d124      	bne.n	800a8c0 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800a876:	6878      	ldr	r0, [r7, #4]
 800a878:	f000 f96a 	bl	800ab50 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800a87c:	e020      	b.n	800a8c0 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800a87e:	7bbb      	ldrb	r3, [r7, #14]
 800a880:	2b01      	cmp	r3, #1
 800a882:	d01d      	beq.n	800a8c0 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800a884:	68bb      	ldr	r3, [r7, #8]
 800a886:	2204      	movs	r2, #4
 800a888:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800a88c:	e018      	b.n	800a8c0 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800a88e:	6878      	ldr	r0, [r7, #4]
 800a890:	f000 f867 	bl	800a962 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800a894:	6878      	ldr	r0, [r7, #4]
 800a896:	f000 f8e6 	bl	800aa66 <CDC_ProcessReception>
      break;
 800a89a:	e014      	b.n	800a8c6 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800a89c:	2100      	movs	r1, #0
 800a89e:	6878      	ldr	r0, [r7, #4]
 800a8a0:	f001 f8f8 	bl	800ba94 <USBH_ClrFeature>
 800a8a4:	4603      	mov	r3, r0
 800a8a6:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800a8a8:	7bbb      	ldrb	r3, [r7, #14]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d10a      	bne.n	800a8c4 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800a8ae:	68bb      	ldr	r3, [r7, #8]
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800a8b6:	e005      	b.n	800a8c4 <USBH_CDC_Process+0x120>

    default:
      break;
 800a8b8:	bf00      	nop
 800a8ba:	e004      	b.n	800a8c6 <USBH_CDC_Process+0x122>
      break;
 800a8bc:	bf00      	nop
 800a8be:	e002      	b.n	800a8c6 <USBH_CDC_Process+0x122>
      break;
 800a8c0:	bf00      	nop
 800a8c2:	e000      	b.n	800a8c6 <USBH_CDC_Process+0x122>
      break;
 800a8c4:	bf00      	nop

  }

  return status;
 800a8c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	3710      	adds	r7, #16
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	bd80      	pop	{r7, pc}

0800a8d0 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800a8d0:	b480      	push	{r7}
 800a8d2:	b083      	sub	sp, #12
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800a8d8:	2300      	movs	r3, #0
}
 800a8da:	4618      	mov	r0, r3
 800a8dc:	370c      	adds	r7, #12
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e4:	4770      	bx	lr

0800a8e6 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800a8e6:	b580      	push	{r7, lr}
 800a8e8:	b082      	sub	sp, #8
 800a8ea:	af00      	add	r7, sp, #0
 800a8ec:	6078      	str	r0, [r7, #4]
 800a8ee:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	22a1      	movs	r2, #161	@ 0xa1
 800a8f4:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	2221      	movs	r2, #33	@ 0x21
 800a8fa:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	2200      	movs	r2, #0
 800a900:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2200      	movs	r2, #0
 800a906:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	2207      	movs	r2, #7
 800a90c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800a90e:	683b      	ldr	r3, [r7, #0]
 800a910:	2207      	movs	r2, #7
 800a912:	4619      	mov	r1, r3
 800a914:	6878      	ldr	r0, [r7, #4]
 800a916:	f001 fbf1 	bl	800c0fc <USBH_CtlReq>
 800a91a:	4603      	mov	r3, r0
}
 800a91c:	4618      	mov	r0, r3
 800a91e:	3708      	adds	r7, #8
 800a920:	46bd      	mov	sp, r7
 800a922:	bd80      	pop	{r7, pc}

0800a924 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b082      	sub	sp, #8
 800a928:	af00      	add	r7, sp, #0
 800a92a:	6078      	str	r0, [r7, #4]
 800a92c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	2221      	movs	r2, #33	@ 0x21
 800a932:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	2220      	movs	r2, #32
 800a938:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	2200      	movs	r2, #0
 800a93e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	2200      	movs	r2, #0
 800a944:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	2207      	movs	r2, #7
 800a94a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	2207      	movs	r2, #7
 800a950:	4619      	mov	r1, r3
 800a952:	6878      	ldr	r0, [r7, #4]
 800a954:	f001 fbd2 	bl	800c0fc <USBH_CtlReq>
 800a958:	4603      	mov	r3, r0
}
 800a95a:	4618      	mov	r0, r3
 800a95c:	3708      	adds	r7, #8
 800a95e:	46bd      	mov	sp, r7
 800a960:	bd80      	pop	{r7, pc}

0800a962 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800a962:	b580      	push	{r7, lr}
 800a964:	b086      	sub	sp, #24
 800a966:	af02      	add	r7, sp, #8
 800a968:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a970:	69db      	ldr	r3, [r3, #28]
 800a972:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a974:	2300      	movs	r3, #0
 800a976:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800a97e:	2b01      	cmp	r3, #1
 800a980:	d002      	beq.n	800a988 <CDC_ProcessTransmission+0x26>
 800a982:	2b02      	cmp	r3, #2
 800a984:	d023      	beq.n	800a9ce <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800a986:	e06a      	b.n	800aa5e <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a98c:	68fa      	ldr	r2, [r7, #12]
 800a98e:	8b12      	ldrh	r2, [r2, #24]
 800a990:	4293      	cmp	r3, r2
 800a992:	d90b      	bls.n	800a9ac <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	69d9      	ldr	r1, [r3, #28]
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	8b1a      	ldrh	r2, [r3, #24]
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	7b5b      	ldrb	r3, [r3, #13]
 800a9a0:	2001      	movs	r0, #1
 800a9a2:	9000      	str	r0, [sp, #0]
 800a9a4:	6878      	ldr	r0, [r7, #4]
 800a9a6:	f001 fe20 	bl	800c5ea <USBH_BulkSendData>
 800a9aa:	e00b      	b.n	800a9c4 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800a9b4:	b29a      	uxth	r2, r3
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	7b5b      	ldrb	r3, [r3, #13]
 800a9ba:	2001      	movs	r0, #1
 800a9bc:	9000      	str	r0, [sp, #0]
 800a9be:	6878      	ldr	r0, [r7, #4]
 800a9c0:	f001 fe13 	bl	800c5ea <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	2202      	movs	r2, #2
 800a9c8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800a9cc:	e047      	b.n	800aa5e <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	7b5b      	ldrb	r3, [r3, #13]
 800a9d2:	4619      	mov	r1, r3
 800a9d4:	6878      	ldr	r0, [r7, #4]
 800a9d6:	f005 f959 	bl	800fc8c <USBH_LL_GetURBState>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800a9de:	7afb      	ldrb	r3, [r7, #11]
 800a9e0:	2b01      	cmp	r3, #1
 800a9e2:	d12e      	bne.n	800aa42 <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9e8:	68fa      	ldr	r2, [r7, #12]
 800a9ea:	8b12      	ldrh	r2, [r2, #24]
 800a9ec:	4293      	cmp	r3, r2
 800a9ee:	d90e      	bls.n	800aa0e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9f4:	68fa      	ldr	r2, [r7, #12]
 800a9f6:	8b12      	ldrh	r2, [r2, #24]
 800a9f8:	1a9a      	subs	r2, r3, r2
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	69db      	ldr	r3, [r3, #28]
 800aa02:	68fa      	ldr	r2, [r7, #12]
 800aa04:	8b12      	ldrh	r2, [r2, #24]
 800aa06:	441a      	add	r2, r3
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	61da      	str	r2, [r3, #28]
 800aa0c:	e002      	b.n	800aa14 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	2200      	movs	r2, #0
 800aa12:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d004      	beq.n	800aa26 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	2201      	movs	r2, #1
 800aa20:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 800aa24:	e006      	b.n	800aa34 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	2200      	movs	r2, #0
 800aa2a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800aa2e:	6878      	ldr	r0, [r7, #4]
 800aa30:	f000 f87a 	bl	800ab28 <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800aa34:	2300      	movs	r3, #0
 800aa36:	2200      	movs	r2, #0
 800aa38:	2104      	movs	r1, #4
 800aa3a:	6878      	ldr	r0, [r7, #4]
 800aa3c:	f000 feb6 	bl	800b7ac <USBH_OS_PutMessage>
      break;
 800aa40:	e00c      	b.n	800aa5c <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 800aa42:	7afb      	ldrb	r3, [r7, #11]
 800aa44:	2b02      	cmp	r3, #2
 800aa46:	d109      	bne.n	800aa5c <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	2201      	movs	r2, #1
 800aa4c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800aa50:	2300      	movs	r3, #0
 800aa52:	2200      	movs	r2, #0
 800aa54:	2104      	movs	r1, #4
 800aa56:	6878      	ldr	r0, [r7, #4]
 800aa58:	f000 fea8 	bl	800b7ac <USBH_OS_PutMessage>
      break;
 800aa5c:	bf00      	nop
  }
}
 800aa5e:	bf00      	nop
 800aa60:	3710      	adds	r7, #16
 800aa62:	46bd      	mov	sp, r7
 800aa64:	bd80      	pop	{r7, pc}

0800aa66 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800aa66:	b580      	push	{r7, lr}
 800aa68:	b086      	sub	sp, #24
 800aa6a:	af00      	add	r7, sp, #0
 800aa6c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800aa74:	69db      	ldr	r3, [r3, #28]
 800aa76:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800aa78:	2300      	movs	r3, #0
 800aa7a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800aa7c:	697b      	ldr	r3, [r7, #20]
 800aa7e:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800aa82:	2b03      	cmp	r3, #3
 800aa84:	d002      	beq.n	800aa8c <CDC_ProcessReception+0x26>
 800aa86:	2b04      	cmp	r3, #4
 800aa88:	d00e      	beq.n	800aaa8 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800aa8a:	e049      	b.n	800ab20 <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 800aa8c:	697b      	ldr	r3, [r7, #20]
 800aa8e:	6a19      	ldr	r1, [r3, #32]
 800aa90:	697b      	ldr	r3, [r7, #20]
 800aa92:	8b5a      	ldrh	r2, [r3, #26]
 800aa94:	697b      	ldr	r3, [r7, #20]
 800aa96:	7b1b      	ldrb	r3, [r3, #12]
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f001 fdcb 	bl	800c634 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800aa9e:	697b      	ldr	r3, [r7, #20]
 800aaa0:	2204      	movs	r2, #4
 800aaa2:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800aaa6:	e03b      	b.n	800ab20 <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800aaa8:	697b      	ldr	r3, [r7, #20]
 800aaaa:	7b1b      	ldrb	r3, [r3, #12]
 800aaac:	4619      	mov	r1, r3
 800aaae:	6878      	ldr	r0, [r7, #4]
 800aab0:	f005 f8ec 	bl	800fc8c <USBH_LL_GetURBState>
 800aab4:	4603      	mov	r3, r0
 800aab6:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800aab8:	7cfb      	ldrb	r3, [r7, #19]
 800aaba:	2b01      	cmp	r3, #1
 800aabc:	d12f      	bne.n	800ab1e <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800aabe:	697b      	ldr	r3, [r7, #20]
 800aac0:	7b1b      	ldrb	r3, [r3, #12]
 800aac2:	4619      	mov	r1, r3
 800aac4:	6878      	ldr	r0, [r7, #4]
 800aac6:	f005 f861 	bl	800fb8c <USBH_LL_GetLastXferSize>
 800aaca:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800aacc:	697b      	ldr	r3, [r7, #20]
 800aace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aad0:	68fa      	ldr	r2, [r7, #12]
 800aad2:	429a      	cmp	r2, r3
 800aad4:	d016      	beq.n	800ab04 <CDC_ProcessReception+0x9e>
 800aad6:	697b      	ldr	r3, [r7, #20]
 800aad8:	8b5b      	ldrh	r3, [r3, #26]
 800aada:	461a      	mov	r2, r3
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	4293      	cmp	r3, r2
 800aae0:	d110      	bne.n	800ab04 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800aae2:	697b      	ldr	r3, [r7, #20]
 800aae4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	1ad2      	subs	r2, r2, r3
 800aaea:	697b      	ldr	r3, [r7, #20]
 800aaec:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800aaee:	697b      	ldr	r3, [r7, #20]
 800aaf0:	6a1a      	ldr	r2, [r3, #32]
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	441a      	add	r2, r3
 800aaf6:	697b      	ldr	r3, [r7, #20]
 800aaf8:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800aafa:	697b      	ldr	r3, [r7, #20]
 800aafc:	2203      	movs	r2, #3
 800aafe:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 800ab02:	e006      	b.n	800ab12 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800ab04:	697b      	ldr	r3, [r7, #20]
 800ab06:	2200      	movs	r2, #0
 800ab08:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800ab0c:	6878      	ldr	r0, [r7, #4]
 800ab0e:	f000 f815 	bl	800ab3c <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 800ab12:	2300      	movs	r3, #0
 800ab14:	2200      	movs	r2, #0
 800ab16:	2104      	movs	r1, #4
 800ab18:	6878      	ldr	r0, [r7, #4]
 800ab1a:	f000 fe47 	bl	800b7ac <USBH_OS_PutMessage>
      break;
 800ab1e:	bf00      	nop
  }
}
 800ab20:	bf00      	nop
 800ab22:	3718      	adds	r7, #24
 800ab24:	46bd      	mov	sp, r7
 800ab26:	bd80      	pop	{r7, pc}

0800ab28 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800ab28:	b480      	push	{r7}
 800ab2a:	b083      	sub	sp, #12
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800ab30:	bf00      	nop
 800ab32:	370c      	adds	r7, #12
 800ab34:	46bd      	mov	sp, r7
 800ab36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3a:	4770      	bx	lr

0800ab3c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800ab3c:	b480      	push	{r7}
 800ab3e:	b083      	sub	sp, #12
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800ab44:	bf00      	nop
 800ab46:	370c      	adds	r7, #12
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4e:	4770      	bx	lr

0800ab50 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800ab50:	b480      	push	{r7}
 800ab52:	b083      	sub	sp, #12
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800ab58:	bf00      	nop
 800ab5a:	370c      	adds	r7, #12
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab62:	4770      	bx	lr

0800ab64 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b084      	sub	sp, #16
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	60f8      	str	r0, [r7, #12]
 800ab6c:	60b9      	str	r1, [r7, #8]
 800ab6e:	4613      	mov	r3, r2
 800ab70:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d101      	bne.n	800ab7c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800ab78:	2302      	movs	r3, #2
 800ab7a:	e044      	b.n	800ac06 <USBH_Init+0xa2>
  }

  /* Set DRiver ID */
  phost->id = id;
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	79fa      	ldrb	r2, [r7, #7]
 800ab80:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	2200      	movs	r2, #0
 800ab88:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	2200      	movs	r2, #0
 800ab90:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800ab94:	68f8      	ldr	r0, [r7, #12]
 800ab96:	f000 f841 	bl	800ac1c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	2200      	movs	r2, #0
 800aba6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	2200      	movs	r2, #0
 800abae:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	2200      	movs	r2, #0
 800abb6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800abba:	68bb      	ldr	r3, [r7, #8]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d003      	beq.n	800abc8 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	68ba      	ldr	r2, [r7, #8]
 800abc4:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4
  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);

#else

  /* Create USB Host Queue */
  phost->os_event = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(uint32_t), NULL);
 800abc8:	2200      	movs	r2, #0
 800abca:	2104      	movs	r1, #4
 800abcc:	2010      	movs	r0, #16
 800abce:	f001 ff1c 	bl	800ca0a <osMessageQueueNew>
 800abd2:	4602      	mov	r2, r0
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
  USBH_Thread_Atrr.name = "USBH_Queue";
 800abda:	4b0d      	ldr	r3, [pc, #52]	@ (800ac10 <USBH_Init+0xac>)
 800abdc:	4a0d      	ldr	r2, [pc, #52]	@ (800ac14 <USBH_Init+0xb0>)
 800abde:	601a      	str	r2, [r3, #0]

#if defined (USBH_PROCESS_STACK_SIZE)
  USBH_Thread_Atrr.stack_size = USBH_PROCESS_STACK_SIZE;
 800abe0:	4b0b      	ldr	r3, [pc, #44]	@ (800ac10 <USBH_Init+0xac>)
 800abe2:	2280      	movs	r2, #128	@ 0x80
 800abe4:	615a      	str	r2, [r3, #20]
#else
  USBH_Thread_Atrr.stack_size = (8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  USBH_Thread_Atrr.priority = USBH_PROCESS_PRIO;
 800abe6:	4b0a      	ldr	r3, [pc, #40]	@ (800ac10 <USBH_Init+0xac>)
 800abe8:	2218      	movs	r2, #24
 800abea:	619a      	str	r2, [r3, #24]
  phost->thread = osThreadNew(USBH_Process_OS, phost, &USBH_Thread_Atrr);
 800abec:	4a08      	ldr	r2, [pc, #32]	@ (800ac10 <USBH_Init+0xac>)
 800abee:	68f9      	ldr	r1, [r7, #12]
 800abf0:	4809      	ldr	r0, [pc, #36]	@ (800ac18 <USBH_Init+0xb4>)
 800abf2:	f001 fe5d 	bl	800c8b0 <osThreadNew>
 800abf6:	4602      	mov	r2, r0
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800abfe:	68f8      	ldr	r0, [r7, #12]
 800ac00:	f004 ff10 	bl	800fa24 <USBH_LL_Init>

  return USBH_OK;
 800ac04:	2300      	movs	r3, #0
}
 800ac06:	4618      	mov	r0, r3
 800ac08:	3710      	adds	r7, #16
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	bd80      	pop	{r7, pc}
 800ac0e:	bf00      	nop
 800ac10:	200003a8 	.word	0x200003a8
 800ac14:	08010190 	.word	0x08010190
 800ac18:	0800b7f5 	.word	0x0800b7f5

0800ac1c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b084      	sub	sp, #16
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800ac24:	2300      	movs	r3, #0
 800ac26:	60fb      	str	r3, [r7, #12]
 800ac28:	e009      	b.n	800ac3e <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800ac2a:	687a      	ldr	r2, [r7, #4]
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	33e0      	adds	r3, #224	@ 0xe0
 800ac30:	009b      	lsls	r3, r3, #2
 800ac32:	4413      	add	r3, r2
 800ac34:	2200      	movs	r2, #0
 800ac36:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	3301      	adds	r3, #1
 800ac3c:	60fb      	str	r3, [r7, #12]
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	2b0f      	cmp	r3, #15
 800ac42:	d9f2      	bls.n	800ac2a <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800ac44:	2300      	movs	r3, #0
 800ac46:	60fb      	str	r3, [r7, #12]
 800ac48:	e009      	b.n	800ac5e <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800ac4a:	687a      	ldr	r2, [r7, #4]
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	4413      	add	r3, r2
 800ac50:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800ac54:	2200      	movs	r2, #0
 800ac56:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	3301      	adds	r3, #1
 800ac5c:	60fb      	str	r3, [r7, #12]
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac64:	d3f1      	bcc.n	800ac4a <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	2200      	movs	r2, #0
 800ac6a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	2200      	movs	r2, #0
 800ac70:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	2201      	movs	r2, #1
 800ac76:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	2201      	movs	r2, #1
 800ac84:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	2240      	movs	r2, #64	@ 0x40
 800ac8a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	2200      	movs	r2, #0
 800ac90:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	2200      	movs	r2, #0
 800ac96:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2201      	movs	r2, #1
 800ac9e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	2200      	movs	r2, #0
 800aca6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	2200      	movs	r2, #0
 800acae:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	331c      	adds	r3, #28
 800acb6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800acba:	2100      	movs	r1, #0
 800acbc:	4618      	mov	r0, r3
 800acbe:	f005 f953 	bl	800ff68 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800acc8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800accc:	2100      	movs	r1, #0
 800acce:	4618      	mov	r0, r3
 800acd0:	f005 f94a 	bl	800ff68 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800acda:	2212      	movs	r2, #18
 800acdc:	2100      	movs	r1, #0
 800acde:	4618      	mov	r0, r3
 800ace0:	f005 f942 	bl	800ff68 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800acea:	223e      	movs	r2, #62	@ 0x3e
 800acec:	2100      	movs	r1, #0
 800acee:	4618      	mov	r0, r3
 800acf0:	f005 f93a 	bl	800ff68 <memset>

  return USBH_OK;
 800acf4:	2300      	movs	r3, #0
}
 800acf6:	4618      	mov	r0, r3
 800acf8:	3710      	adds	r7, #16
 800acfa:	46bd      	mov	sp, r7
 800acfc:	bd80      	pop	{r7, pc}

0800acfe <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800acfe:	b480      	push	{r7}
 800ad00:	b085      	sub	sp, #20
 800ad02:	af00      	add	r7, sp, #0
 800ad04:	6078      	str	r0, [r7, #4]
 800ad06:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800ad08:	2300      	movs	r3, #0
 800ad0a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800ad0c:	683b      	ldr	r3, [r7, #0]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d016      	beq.n	800ad40 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d10e      	bne.n	800ad3a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800ad22:	1c59      	adds	r1, r3, #1
 800ad24:	687a      	ldr	r2, [r7, #4]
 800ad26:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800ad2a:	687a      	ldr	r2, [r7, #4]
 800ad2c:	33de      	adds	r3, #222	@ 0xde
 800ad2e:	6839      	ldr	r1, [r7, #0]
 800ad30:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800ad34:	2300      	movs	r3, #0
 800ad36:	73fb      	strb	r3, [r7, #15]
 800ad38:	e004      	b.n	800ad44 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800ad3a:	2302      	movs	r3, #2
 800ad3c:	73fb      	strb	r3, [r7, #15]
 800ad3e:	e001      	b.n	800ad44 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800ad40:	2302      	movs	r3, #2
 800ad42:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ad44:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad46:	4618      	mov	r0, r3
 800ad48:	3714      	adds	r7, #20
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad50:	4770      	bx	lr

0800ad52 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800ad52:	b480      	push	{r7}
 800ad54:	b085      	sub	sp, #20
 800ad56:	af00      	add	r7, sp, #0
 800ad58:	6078      	str	r0, [r7, #4]
 800ad5a:	460b      	mov	r3, r1
 800ad5c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800ad5e:	2300      	movs	r3, #0
 800ad60:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800ad68:	78fa      	ldrb	r2, [r7, #3]
 800ad6a:	429a      	cmp	r2, r3
 800ad6c:	d204      	bcs.n	800ad78 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	78fa      	ldrb	r2, [r7, #3]
 800ad72:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800ad76:	e001      	b.n	800ad7c <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800ad78:	2302      	movs	r3, #2
 800ad7a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ad7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad7e:	4618      	mov	r0, r3
 800ad80:	3714      	adds	r7, #20
 800ad82:	46bd      	mov	sp, r7
 800ad84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad88:	4770      	bx	lr

0800ad8a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800ad8a:	b480      	push	{r7}
 800ad8c:	b087      	sub	sp, #28
 800ad8e:	af00      	add	r7, sp, #0
 800ad90:	6078      	str	r0, [r7, #4]
 800ad92:	4608      	mov	r0, r1
 800ad94:	4611      	mov	r1, r2
 800ad96:	461a      	mov	r2, r3
 800ad98:	4603      	mov	r3, r0
 800ad9a:	70fb      	strb	r3, [r7, #3]
 800ad9c:	460b      	mov	r3, r1
 800ad9e:	70bb      	strb	r3, [r7, #2]
 800ada0:	4613      	mov	r3, r2
 800ada2:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800ada4:	2300      	movs	r3, #0
 800ada6:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800ada8:	2300      	movs	r3, #0
 800adaa:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800adb2:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800adb4:	e025      	b.n	800ae02 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800adb6:	7dfb      	ldrb	r3, [r7, #23]
 800adb8:	221a      	movs	r2, #26
 800adba:	fb02 f303 	mul.w	r3, r2, r3
 800adbe:	3308      	adds	r3, #8
 800adc0:	68fa      	ldr	r2, [r7, #12]
 800adc2:	4413      	add	r3, r2
 800adc4:	3302      	adds	r3, #2
 800adc6:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800adc8:	693b      	ldr	r3, [r7, #16]
 800adca:	795b      	ldrb	r3, [r3, #5]
 800adcc:	78fa      	ldrb	r2, [r7, #3]
 800adce:	429a      	cmp	r2, r3
 800add0:	d002      	beq.n	800add8 <USBH_FindInterface+0x4e>
 800add2:	78fb      	ldrb	r3, [r7, #3]
 800add4:	2bff      	cmp	r3, #255	@ 0xff
 800add6:	d111      	bne.n	800adfc <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800add8:	693b      	ldr	r3, [r7, #16]
 800adda:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800addc:	78ba      	ldrb	r2, [r7, #2]
 800adde:	429a      	cmp	r2, r3
 800ade0:	d002      	beq.n	800ade8 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800ade2:	78bb      	ldrb	r3, [r7, #2]
 800ade4:	2bff      	cmp	r3, #255	@ 0xff
 800ade6:	d109      	bne.n	800adfc <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800ade8:	693b      	ldr	r3, [r7, #16]
 800adea:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800adec:	787a      	ldrb	r2, [r7, #1]
 800adee:	429a      	cmp	r2, r3
 800adf0:	d002      	beq.n	800adf8 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800adf2:	787b      	ldrb	r3, [r7, #1]
 800adf4:	2bff      	cmp	r3, #255	@ 0xff
 800adf6:	d101      	bne.n	800adfc <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800adf8:	7dfb      	ldrb	r3, [r7, #23]
 800adfa:	e006      	b.n	800ae0a <USBH_FindInterface+0x80>
    }
    if_ix++;
 800adfc:	7dfb      	ldrb	r3, [r7, #23]
 800adfe:	3301      	adds	r3, #1
 800ae00:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800ae02:	7dfb      	ldrb	r3, [r7, #23]
 800ae04:	2b01      	cmp	r3, #1
 800ae06:	d9d6      	bls.n	800adb6 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800ae08:	23ff      	movs	r3, #255	@ 0xff
}
 800ae0a:	4618      	mov	r0, r3
 800ae0c:	371c      	adds	r7, #28
 800ae0e:	46bd      	mov	sp, r7
 800ae10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae14:	4770      	bx	lr

0800ae16 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800ae16:	b580      	push	{r7, lr}
 800ae18:	b082      	sub	sp, #8
 800ae1a:	af00      	add	r7, sp, #0
 800ae1c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800ae1e:	6878      	ldr	r0, [r7, #4]
 800ae20:	f004 fe3c 	bl	800fa9c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800ae24:	2101      	movs	r1, #1
 800ae26:	6878      	ldr	r0, [r7, #4]
 800ae28:	f004 ff43 	bl	800fcb2 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800ae2c:	2300      	movs	r3, #0
}
 800ae2e:	4618      	mov	r0, r3
 800ae30:	3708      	adds	r7, #8
 800ae32:	46bd      	mov	sp, r7
 800ae34:	bd80      	pop	{r7, pc}
	...

0800ae38 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	b088      	sub	sp, #32
 800ae3c:	af04      	add	r7, sp, #16
 800ae3e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800ae40:	2302      	movs	r3, #2
 800ae42:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800ae44:	2300      	movs	r3, #0
 800ae46:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800ae4e:	b2db      	uxtb	r3, r3
 800ae50:	2b01      	cmp	r3, #1
 800ae52:	d102      	bne.n	800ae5a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	2203      	movs	r2, #3
 800ae58:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	781b      	ldrb	r3, [r3, #0]
 800ae5e:	b2db      	uxtb	r3, r3
 800ae60:	2b0b      	cmp	r3, #11
 800ae62:	f200 81f5 	bhi.w	800b250 <USBH_Process+0x418>
 800ae66:	a201      	add	r2, pc, #4	@ (adr r2, 800ae6c <USBH_Process+0x34>)
 800ae68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae6c:	0800ae9d 	.word	0x0800ae9d
 800ae70:	0800aedb 	.word	0x0800aedb
 800ae74:	0800af51 	.word	0x0800af51
 800ae78:	0800b1df 	.word	0x0800b1df
 800ae7c:	0800b251 	.word	0x0800b251
 800ae80:	0800affd 	.word	0x0800affd
 800ae84:	0800b179 	.word	0x0800b179
 800ae88:	0800b03f 	.word	0x0800b03f
 800ae8c:	0800b06b 	.word	0x0800b06b
 800ae90:	0800b093 	.word	0x0800b093
 800ae94:	0800b0e1 	.word	0x0800b0e1
 800ae98:	0800b1c7 	.word	0x0800b1c7
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800aea2:	b2db      	uxtb	r3, r3
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	f000 81d5 	beq.w	800b254 <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	2201      	movs	r2, #1
 800aeae:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800aeb0:	20c8      	movs	r0, #200	@ 0xc8
 800aeb2:	f004 ff48 	bl	800fd46 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800aeb6:	6878      	ldr	r0, [r7, #4]
 800aeb8:	f004 fe4d 	bl	800fb56 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	2200      	movs	r2, #0
 800aec0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	2200      	movs	r2, #0
 800aec8:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800aecc:	2300      	movs	r3, #0
 800aece:	2200      	movs	r2, #0
 800aed0:	2101      	movs	r1, #1
 800aed2:	6878      	ldr	r0, [r7, #4]
 800aed4:	f000 fc6a 	bl	800b7ac <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800aed8:	e1bc      	b.n	800b254 <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800aee0:	b2db      	uxtb	r3, r3
 800aee2:	2b01      	cmp	r3, #1
 800aee4:	d107      	bne.n	800aef6 <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	2200      	movs	r2, #0
 800aeea:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	2202      	movs	r2, #2
 800aef2:	701a      	strb	r2, [r3, #0]
 800aef4:	e025      	b.n	800af42 <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800aefc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800af00:	d914      	bls.n	800af2c <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800af08:	3301      	adds	r3, #1
 800af0a:	b2da      	uxtb	r2, r3
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800af18:	2b03      	cmp	r3, #3
 800af1a:	d903      	bls.n	800af24 <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	220d      	movs	r2, #13
 800af20:	701a      	strb	r2, [r3, #0]
 800af22:	e00e      	b.n	800af42 <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	2200      	movs	r2, #0
 800af28:	701a      	strb	r2, [r3, #0]
 800af2a:	e00a      	b.n	800af42 <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800af32:	f103 020a 	add.w	r2, r3, #10
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800af3c:	200a      	movs	r0, #10
 800af3e:	f004 ff02 	bl	800fd46 <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800af42:	2300      	movs	r3, #0
 800af44:	2200      	movs	r2, #0
 800af46:	2101      	movs	r1, #1
 800af48:	6878      	ldr	r0, [r7, #4]
 800af4a:	f000 fc2f 	bl	800b7ac <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800af4e:	e188      	b.n	800b262 <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800af56:	2b00      	cmp	r3, #0
 800af58:	d005      	beq.n	800af66 <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800af60:	2104      	movs	r1, #4
 800af62:	6878      	ldr	r0, [r7, #4]
 800af64:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800af66:	2064      	movs	r0, #100	@ 0x64
 800af68:	f004 feed 	bl	800fd46 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800af6c:	6878      	ldr	r0, [r7, #4]
 800af6e:	f004 fdcb 	bl	800fb08 <USBH_LL_GetSpeed>
 800af72:	4603      	mov	r3, r0
 800af74:	461a      	mov	r2, r3
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	2205      	movs	r2, #5
 800af80:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800af82:	2100      	movs	r1, #0
 800af84:	6878      	ldr	r0, [r7, #4]
 800af86:	f001 fba2 	bl	800c6ce <USBH_AllocPipe>
 800af8a:	4603      	mov	r3, r0
 800af8c:	461a      	mov	r2, r3
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800af92:	2180      	movs	r1, #128	@ 0x80
 800af94:	6878      	ldr	r0, [r7, #4]
 800af96:	f001 fb9a 	bl	800c6ce <USBH_AllocPipe>
 800af9a:	4603      	mov	r3, r0
 800af9c:	461a      	mov	r2, r3
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	7919      	ldrb	r1, [r3, #4]
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800afb2:	687a      	ldr	r2, [r7, #4]
 800afb4:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800afb6:	9202      	str	r2, [sp, #8]
 800afb8:	2200      	movs	r2, #0
 800afba:	9201      	str	r2, [sp, #4]
 800afbc:	9300      	str	r3, [sp, #0]
 800afbe:	4603      	mov	r3, r0
 800afc0:	2280      	movs	r2, #128	@ 0x80
 800afc2:	6878      	ldr	r0, [r7, #4]
 800afc4:	f001 fb54 	bl	800c670 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	7959      	ldrb	r1, [r3, #5]
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800afd8:	687a      	ldr	r2, [r7, #4]
 800afda:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800afdc:	9202      	str	r2, [sp, #8]
 800afde:	2200      	movs	r2, #0
 800afe0:	9201      	str	r2, [sp, #4]
 800afe2:	9300      	str	r3, [sp, #0]
 800afe4:	4603      	mov	r3, r0
 800afe6:	2200      	movs	r2, #0
 800afe8:	6878      	ldr	r0, [r7, #4]
 800afea:	f001 fb41 	bl	800c670 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800afee:	2300      	movs	r3, #0
 800aff0:	2200      	movs	r2, #0
 800aff2:	2101      	movs	r1, #1
 800aff4:	6878      	ldr	r0, [r7, #4]
 800aff6:	f000 fbd9 	bl	800b7ac <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800affa:	e132      	b.n	800b262 <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800affc:	6878      	ldr	r0, [r7, #4]
 800affe:	f000 f935 	bl	800b26c <USBH_HandleEnum>
 800b002:	4603      	mov	r3, r0
 800b004:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800b006:	7bbb      	ldrb	r3, [r7, #14]
 800b008:	b2db      	uxtb	r3, r3
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	f040 8124 	bne.w	800b258 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	2200      	movs	r2, #0
 800b014:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800b01e:	2b01      	cmp	r3, #1
 800b020:	d103      	bne.n	800b02a <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	2208      	movs	r2, #8
 800b026:	701a      	strb	r2, [r3, #0]
 800b028:	e002      	b.n	800b030 <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	2207      	movs	r2, #7
 800b02e:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800b030:	2300      	movs	r3, #0
 800b032:	2200      	movs	r2, #0
 800b034:	2105      	movs	r1, #5
 800b036:	6878      	ldr	r0, [r7, #4]
 800b038:	f000 fbb8 	bl	800b7ac <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800b03c:	e10c      	b.n	800b258 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b044:	2b00      	cmp	r3, #0
 800b046:	f000 8109 	beq.w	800b25c <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b050:	2101      	movs	r1, #1
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	2208      	movs	r2, #8
 800b05a:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800b05c:	2300      	movs	r3, #0
 800b05e:	2200      	movs	r2, #0
 800b060:	2105      	movs	r1, #5
 800b062:	6878      	ldr	r0, [r7, #4]
 800b064:	f000 fba2 	bl	800b7ac <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800b068:	e0f8      	b.n	800b25c <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800b070:	4619      	mov	r1, r3
 800b072:	6878      	ldr	r0, [r7, #4]
 800b074:	f000 fcc7 	bl	800ba06 <USBH_SetCfg>
 800b078:	4603      	mov	r3, r0
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d102      	bne.n	800b084 <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	2209      	movs	r2, #9
 800b082:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800b084:	2300      	movs	r3, #0
 800b086:	2200      	movs	r2, #0
 800b088:	2101      	movs	r1, #1
 800b08a:	6878      	ldr	r0, [r7, #4]
 800b08c:	f000 fb8e 	bl	800b7ac <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b090:	e0e7      	b.n	800b262 <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800b098:	f003 0320 	and.w	r3, r3, #32
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d015      	beq.n	800b0cc <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800b0a0:	2101      	movs	r1, #1
 800b0a2:	6878      	ldr	r0, [r7, #4]
 800b0a4:	f000 fcd2 	bl	800ba4c <USBH_SetFeature>
 800b0a8:	4603      	mov	r3, r0
 800b0aa:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800b0ac:	7bbb      	ldrb	r3, [r7, #14]
 800b0ae:	b2db      	uxtb	r3, r3
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d103      	bne.n	800b0bc <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	220a      	movs	r2, #10
 800b0b8:	701a      	strb	r2, [r3, #0]
 800b0ba:	e00a      	b.n	800b0d2 <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 800b0bc:	7bbb      	ldrb	r3, [r7, #14]
 800b0be:	b2db      	uxtb	r3, r3
 800b0c0:	2b03      	cmp	r3, #3
 800b0c2:	d106      	bne.n	800b0d2 <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	220a      	movs	r2, #10
 800b0c8:	701a      	strb	r2, [r3, #0]
 800b0ca:	e002      	b.n	800b0d2 <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	220a      	movs	r2, #10
 800b0d0:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	2200      	movs	r2, #0
 800b0d6:	2101      	movs	r1, #1
 800b0d8:	6878      	ldr	r0, [r7, #4]
 800b0da:	f000 fb67 	bl	800b7ac <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b0de:	e0c0      	b.n	800b262 <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d03f      	beq.n	800b16a <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	2200      	movs	r2, #0
 800b0ee:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b0f2:	2300      	movs	r3, #0
 800b0f4:	73fb      	strb	r3, [r7, #15]
 800b0f6:	e016      	b.n	800b126 <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800b0f8:	7bfa      	ldrb	r2, [r7, #15]
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	32de      	adds	r2, #222	@ 0xde
 800b0fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b102:	791a      	ldrb	r2, [r3, #4]
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800b10a:	429a      	cmp	r2, r3
 800b10c:	d108      	bne.n	800b120 <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 800b10e:	7bfa      	ldrb	r2, [r7, #15]
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	32de      	adds	r2, #222	@ 0xde
 800b114:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800b11e:	e005      	b.n	800b12c <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b120:	7bfb      	ldrb	r3, [r7, #15]
 800b122:	3301      	adds	r3, #1
 800b124:	73fb      	strb	r3, [r7, #15]
 800b126:	7bfb      	ldrb	r3, [r7, #15]
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d0e5      	beq.n	800b0f8 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b132:	2b00      	cmp	r3, #0
 800b134:	d016      	beq.n	800b164 <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b13c:	689b      	ldr	r3, [r3, #8]
 800b13e:	6878      	ldr	r0, [r7, #4]
 800b140:	4798      	blx	r3
 800b142:	4603      	mov	r3, r0
 800b144:	2b00      	cmp	r3, #0
 800b146:	d109      	bne.n	800b15c <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	2206      	movs	r2, #6
 800b14c:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b154:	2103      	movs	r1, #3
 800b156:	6878      	ldr	r0, [r7, #4]
 800b158:	4798      	blx	r3
 800b15a:	e006      	b.n	800b16a <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	220d      	movs	r2, #13
 800b160:	701a      	strb	r2, [r3, #0]
 800b162:	e002      	b.n	800b16a <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	220d      	movs	r2, #13
 800b168:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800b16a:	2300      	movs	r3, #0
 800b16c:	2200      	movs	r2, #0
 800b16e:	2105      	movs	r1, #5
 800b170:	6878      	ldr	r0, [r7, #4]
 800b172:	f000 fb1b 	bl	800b7ac <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b176:	e074      	b.n	800b262 <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d017      	beq.n	800b1b2 <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b188:	691b      	ldr	r3, [r3, #16]
 800b18a:	6878      	ldr	r0, [r7, #4]
 800b18c:	4798      	blx	r3
 800b18e:	4603      	mov	r3, r0
 800b190:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800b192:	7bbb      	ldrb	r3, [r7, #14]
 800b194:	b2db      	uxtb	r3, r3
 800b196:	2b00      	cmp	r3, #0
 800b198:	d103      	bne.n	800b1a2 <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	220b      	movs	r2, #11
 800b19e:	701a      	strb	r2, [r3, #0]
 800b1a0:	e00a      	b.n	800b1b8 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 800b1a2:	7bbb      	ldrb	r3, [r7, #14]
 800b1a4:	b2db      	uxtb	r3, r3
 800b1a6:	2b02      	cmp	r3, #2
 800b1a8:	d106      	bne.n	800b1b8 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	220d      	movs	r2, #13
 800b1ae:	701a      	strb	r2, [r3, #0]
 800b1b0:	e002      	b.n	800b1b8 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	220d      	movs	r2, #13
 800b1b6:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	2105      	movs	r1, #5
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	f000 faf4 	bl	800b7ac <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b1c4:	e04d      	b.n	800b262 <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d047      	beq.n	800b260 <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b1d6:	695b      	ldr	r3, [r3, #20]
 800b1d8:	6878      	ldr	r0, [r7, #4]
 800b1da:	4798      	blx	r3
      }
      break;
 800b1dc:	e040      	b.n	800b260 <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	2200      	movs	r2, #0
 800b1e2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800b1e6:	6878      	ldr	r0, [r7, #4]
 800b1e8:	f7ff fd18 	bl	800ac1c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d009      	beq.n	800b20a <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b1fc:	68db      	ldr	r3, [r3, #12]
 800b1fe:	6878      	ldr	r0, [r7, #4]
 800b200:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	2200      	movs	r2, #0
 800b206:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b210:	2b00      	cmp	r3, #0
 800b212:	d005      	beq.n	800b220 <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b21a:	2105      	movs	r1, #5
 800b21c:	6878      	ldr	r0, [r7, #4]
 800b21e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800b226:	b2db      	uxtb	r3, r3
 800b228:	2b01      	cmp	r3, #1
 800b22a:	d107      	bne.n	800b23c <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	2200      	movs	r2, #0
 800b230:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f7ff fdee 	bl	800ae16 <USBH_Start>
 800b23a:	e002      	b.n	800b242 <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 800b23c:	6878      	ldr	r0, [r7, #4]
 800b23e:	f004 fc2d 	bl	800fa9c <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800b242:	2300      	movs	r3, #0
 800b244:	2200      	movs	r2, #0
 800b246:	2101      	movs	r1, #1
 800b248:	6878      	ldr	r0, [r7, #4]
 800b24a:	f000 faaf 	bl	800b7ac <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b24e:	e008      	b.n	800b262 <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 800b250:	bf00      	nop
 800b252:	e006      	b.n	800b262 <USBH_Process+0x42a>
      break;
 800b254:	bf00      	nop
 800b256:	e004      	b.n	800b262 <USBH_Process+0x42a>
      break;
 800b258:	bf00      	nop
 800b25a:	e002      	b.n	800b262 <USBH_Process+0x42a>
    break;
 800b25c:	bf00      	nop
 800b25e:	e000      	b.n	800b262 <USBH_Process+0x42a>
      break;
 800b260:	bf00      	nop
  }
  return USBH_OK;
 800b262:	2300      	movs	r3, #0
}
 800b264:	4618      	mov	r0, r3
 800b266:	3710      	adds	r7, #16
 800b268:	46bd      	mov	sp, r7
 800b26a:	bd80      	pop	{r7, pc}

0800b26c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800b26c:	b580      	push	{r7, lr}
 800b26e:	b088      	sub	sp, #32
 800b270:	af04      	add	r7, sp, #16
 800b272:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800b274:	2301      	movs	r3, #1
 800b276:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800b278:	2301      	movs	r3, #1
 800b27a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	785b      	ldrb	r3, [r3, #1]
 800b280:	2b07      	cmp	r3, #7
 800b282:	f200 81db 	bhi.w	800b63c <USBH_HandleEnum+0x3d0>
 800b286:	a201      	add	r2, pc, #4	@ (adr r2, 800b28c <USBH_HandleEnum+0x20>)
 800b288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b28c:	0800b2ad 	.word	0x0800b2ad
 800b290:	0800b367 	.word	0x0800b367
 800b294:	0800b3d1 	.word	0x0800b3d1
 800b298:	0800b45b 	.word	0x0800b45b
 800b29c:	0800b4c5 	.word	0x0800b4c5
 800b2a0:	0800b535 	.word	0x0800b535
 800b2a4:	0800b59f 	.word	0x0800b59f
 800b2a8:	0800b5fd 	.word	0x0800b5fd
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800b2ac:	2108      	movs	r1, #8
 800b2ae:	6878      	ldr	r0, [r7, #4]
 800b2b0:	f000 fac6 	bl	800b840 <USBH_Get_DevDesc>
 800b2b4:	4603      	mov	r3, r0
 800b2b6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b2b8:	7bbb      	ldrb	r3, [r7, #14]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d12e      	bne.n	800b31c <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	2201      	movs	r2, #1
 800b2cc:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	7919      	ldrb	r1, [r3, #4]
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b2de:	687a      	ldr	r2, [r7, #4]
 800b2e0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800b2e2:	9202      	str	r2, [sp, #8]
 800b2e4:	2200      	movs	r2, #0
 800b2e6:	9201      	str	r2, [sp, #4]
 800b2e8:	9300      	str	r3, [sp, #0]
 800b2ea:	4603      	mov	r3, r0
 800b2ec:	2280      	movs	r2, #128	@ 0x80
 800b2ee:	6878      	ldr	r0, [r7, #4]
 800b2f0:	f001 f9be 	bl	800c670 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	7959      	ldrb	r1, [r3, #5]
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b304:	687a      	ldr	r2, [r7, #4]
 800b306:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b308:	9202      	str	r2, [sp, #8]
 800b30a:	2200      	movs	r2, #0
 800b30c:	9201      	str	r2, [sp, #4]
 800b30e:	9300      	str	r3, [sp, #0]
 800b310:	4603      	mov	r3, r0
 800b312:	2200      	movs	r2, #0
 800b314:	6878      	ldr	r0, [r7, #4]
 800b316:	f001 f9ab 	bl	800c670 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800b31a:	e191      	b.n	800b640 <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b31c:	7bbb      	ldrb	r3, [r7, #14]
 800b31e:	2b03      	cmp	r3, #3
 800b320:	f040 818e 	bne.w	800b640 <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b32a:	3301      	adds	r3, #1
 800b32c:	b2da      	uxtb	r2, r3
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b33a:	2b03      	cmp	r3, #3
 800b33c:	d903      	bls.n	800b346 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	220d      	movs	r2, #13
 800b342:	701a      	strb	r2, [r3, #0]
      break;
 800b344:	e17c      	b.n	800b640 <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	795b      	ldrb	r3, [r3, #5]
 800b34a:	4619      	mov	r1, r3
 800b34c:	6878      	ldr	r0, [r7, #4]
 800b34e:	f001 f9df 	bl	800c710 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	791b      	ldrb	r3, [r3, #4]
 800b356:	4619      	mov	r1, r3
 800b358:	6878      	ldr	r0, [r7, #4]
 800b35a:	f001 f9d9 	bl	800c710 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	2200      	movs	r2, #0
 800b362:	701a      	strb	r2, [r3, #0]
      break;
 800b364:	e16c      	b.n	800b640 <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800b366:	2112      	movs	r1, #18
 800b368:	6878      	ldr	r0, [r7, #4]
 800b36a:	f000 fa69 	bl	800b840 <USBH_Get_DevDesc>
 800b36e:	4603      	mov	r3, r0
 800b370:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b372:	7bbb      	ldrb	r3, [r7, #14]
 800b374:	2b00      	cmp	r3, #0
 800b376:	d103      	bne.n	800b380 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	2202      	movs	r2, #2
 800b37c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b37e:	e161      	b.n	800b644 <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b380:	7bbb      	ldrb	r3, [r7, #14]
 800b382:	2b03      	cmp	r3, #3
 800b384:	f040 815e 	bne.w	800b644 <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b38e:	3301      	adds	r3, #1
 800b390:	b2da      	uxtb	r2, r3
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b39e:	2b03      	cmp	r3, #3
 800b3a0:	d903      	bls.n	800b3aa <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	220d      	movs	r2, #13
 800b3a6:	701a      	strb	r2, [r3, #0]
      break;
 800b3a8:	e14c      	b.n	800b644 <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	795b      	ldrb	r3, [r3, #5]
 800b3ae:	4619      	mov	r1, r3
 800b3b0:	6878      	ldr	r0, [r7, #4]
 800b3b2:	f001 f9ad 	bl	800c710 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	791b      	ldrb	r3, [r3, #4]
 800b3ba:	4619      	mov	r1, r3
 800b3bc:	6878      	ldr	r0, [r7, #4]
 800b3be:	f001 f9a7 	bl	800c710 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	2200      	movs	r2, #0
 800b3c6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	2200      	movs	r2, #0
 800b3cc:	701a      	strb	r2, [r3, #0]
      break;
 800b3ce:	e139      	b.n	800b644 <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800b3d0:	2101      	movs	r1, #1
 800b3d2:	6878      	ldr	r0, [r7, #4]
 800b3d4:	f000 faf3 	bl	800b9be <USBH_SetAddress>
 800b3d8:	4603      	mov	r3, r0
 800b3da:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b3dc:	7bbb      	ldrb	r3, [r7, #14]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d130      	bne.n	800b444 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800b3e2:	2002      	movs	r0, #2
 800b3e4:	f004 fcaf 	bl	800fd46 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	2201      	movs	r2, #1
 800b3ec:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	2203      	movs	r2, #3
 800b3f4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	7919      	ldrb	r1, [r3, #4]
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b406:	687a      	ldr	r2, [r7, #4]
 800b408:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800b40a:	9202      	str	r2, [sp, #8]
 800b40c:	2200      	movs	r2, #0
 800b40e:	9201      	str	r2, [sp, #4]
 800b410:	9300      	str	r3, [sp, #0]
 800b412:	4603      	mov	r3, r0
 800b414:	2280      	movs	r2, #128	@ 0x80
 800b416:	6878      	ldr	r0, [r7, #4]
 800b418:	f001 f92a 	bl	800c670 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	7959      	ldrb	r1, [r3, #5]
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800b42c:	687a      	ldr	r2, [r7, #4]
 800b42e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800b430:	9202      	str	r2, [sp, #8]
 800b432:	2200      	movs	r2, #0
 800b434:	9201      	str	r2, [sp, #4]
 800b436:	9300      	str	r3, [sp, #0]
 800b438:	4603      	mov	r3, r0
 800b43a:	2200      	movs	r2, #0
 800b43c:	6878      	ldr	r0, [r7, #4]
 800b43e:	f001 f917 	bl	800c670 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800b442:	e101      	b.n	800b648 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b444:	7bbb      	ldrb	r3, [r7, #14]
 800b446:	2b03      	cmp	r3, #3
 800b448:	f040 80fe 	bne.w	800b648 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	220d      	movs	r2, #13
 800b450:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	2200      	movs	r2, #0
 800b456:	705a      	strb	r2, [r3, #1]
      break;
 800b458:	e0f6      	b.n	800b648 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800b45a:	2109      	movs	r1, #9
 800b45c:	6878      	ldr	r0, [r7, #4]
 800b45e:	f000 fa1b 	bl	800b898 <USBH_Get_CfgDesc>
 800b462:	4603      	mov	r3, r0
 800b464:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b466:	7bbb      	ldrb	r3, [r7, #14]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d103      	bne.n	800b474 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2204      	movs	r2, #4
 800b470:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b472:	e0eb      	b.n	800b64c <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b474:	7bbb      	ldrb	r3, [r7, #14]
 800b476:	2b03      	cmp	r3, #3
 800b478:	f040 80e8 	bne.w	800b64c <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b482:	3301      	adds	r3, #1
 800b484:	b2da      	uxtb	r2, r3
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b492:	2b03      	cmp	r3, #3
 800b494:	d903      	bls.n	800b49e <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	220d      	movs	r2, #13
 800b49a:	701a      	strb	r2, [r3, #0]
      break;
 800b49c:	e0d6      	b.n	800b64c <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	795b      	ldrb	r3, [r3, #5]
 800b4a2:	4619      	mov	r1, r3
 800b4a4:	6878      	ldr	r0, [r7, #4]
 800b4a6:	f001 f933 	bl	800c710 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	791b      	ldrb	r3, [r3, #4]
 800b4ae:	4619      	mov	r1, r3
 800b4b0:	6878      	ldr	r0, [r7, #4]
 800b4b2:	f001 f92d 	bl	800c710 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	2200      	movs	r2, #0
 800b4ba:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	2200      	movs	r2, #0
 800b4c0:	701a      	strb	r2, [r3, #0]
      break;
 800b4c2:	e0c3      	b.n	800b64c <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800b4ca:	4619      	mov	r1, r3
 800b4cc:	6878      	ldr	r0, [r7, #4]
 800b4ce:	f000 f9e3 	bl	800b898 <USBH_Get_CfgDesc>
 800b4d2:	4603      	mov	r3, r0
 800b4d4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800b4d6:	7bbb      	ldrb	r3, [r7, #14]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d103      	bne.n	800b4e4 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	2205      	movs	r2, #5
 800b4e0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800b4e2:	e0b5      	b.n	800b650 <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b4e4:	7bbb      	ldrb	r3, [r7, #14]
 800b4e6:	2b03      	cmp	r3, #3
 800b4e8:	f040 80b2 	bne.w	800b650 <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b4f2:	3301      	adds	r3, #1
 800b4f4:	b2da      	uxtb	r2, r3
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800b502:	2b03      	cmp	r3, #3
 800b504:	d903      	bls.n	800b50e <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	220d      	movs	r2, #13
 800b50a:	701a      	strb	r2, [r3, #0]
      break;
 800b50c:	e0a0      	b.n	800b650 <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	795b      	ldrb	r3, [r3, #5]
 800b512:	4619      	mov	r1, r3
 800b514:	6878      	ldr	r0, [r7, #4]
 800b516:	f001 f8fb 	bl	800c710 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	791b      	ldrb	r3, [r3, #4]
 800b51e:	4619      	mov	r1, r3
 800b520:	6878      	ldr	r0, [r7, #4]
 800b522:	f001 f8f5 	bl	800c710 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	2200      	movs	r2, #0
 800b52a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	2200      	movs	r2, #0
 800b530:	701a      	strb	r2, [r3, #0]
      break;
 800b532:	e08d      	b.n	800b650 <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d025      	beq.n	800b58a <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800b54a:	23ff      	movs	r3, #255	@ 0xff
 800b54c:	6878      	ldr	r0, [r7, #4]
 800b54e:	f000 f9cd 	bl	800b8ec <USBH_Get_StringDesc>
 800b552:	4603      	mov	r3, r0
 800b554:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b556:	7bbb      	ldrb	r3, [r7, #14]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d109      	bne.n	800b570 <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	2206      	movs	r2, #6
 800b560:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800b562:	2300      	movs	r3, #0
 800b564:	2200      	movs	r2, #0
 800b566:	2105      	movs	r1, #5
 800b568:	6878      	ldr	r0, [r7, #4]
 800b56a:	f000 f91f 	bl	800b7ac <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800b56e:	e071      	b.n	800b654 <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b570:	7bbb      	ldrb	r3, [r7, #14]
 800b572:	2b03      	cmp	r3, #3
 800b574:	d16e      	bne.n	800b654 <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	2206      	movs	r2, #6
 800b57a:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800b57c:	2300      	movs	r3, #0
 800b57e:	2200      	movs	r2, #0
 800b580:	2105      	movs	r1, #5
 800b582:	6878      	ldr	r0, [r7, #4]
 800b584:	f000 f912 	bl	800b7ac <USBH_OS_PutMessage>
      break;
 800b588:	e064      	b.n	800b654 <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	2206      	movs	r2, #6
 800b58e:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800b590:	2300      	movs	r3, #0
 800b592:	2200      	movs	r2, #0
 800b594:	2105      	movs	r1, #5
 800b596:	6878      	ldr	r0, [r7, #4]
 800b598:	f000 f908 	bl	800b7ac <USBH_OS_PutMessage>
      break;
 800b59c:	e05a      	b.n	800b654 <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d01f      	beq.n	800b5e8 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800b5b4:	23ff      	movs	r3, #255	@ 0xff
 800b5b6:	6878      	ldr	r0, [r7, #4]
 800b5b8:	f000 f998 	bl	800b8ec <USBH_Get_StringDesc>
 800b5bc:	4603      	mov	r3, r0
 800b5be:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b5c0:	7bbb      	ldrb	r3, [r7, #14]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d103      	bne.n	800b5ce <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	2207      	movs	r2, #7
 800b5ca:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800b5cc:	e044      	b.n	800b658 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b5ce:	7bbb      	ldrb	r3, [r7, #14]
 800b5d0:	2b03      	cmp	r3, #3
 800b5d2:	d141      	bne.n	800b658 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	2207      	movs	r2, #7
 800b5d8:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800b5da:	2300      	movs	r3, #0
 800b5dc:	2200      	movs	r2, #0
 800b5de:	2105      	movs	r1, #5
 800b5e0:	6878      	ldr	r0, [r7, #4]
 800b5e2:	f000 f8e3 	bl	800b7ac <USBH_OS_PutMessage>
      break;
 800b5e6:	e037      	b.n	800b658 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	2207      	movs	r2, #7
 800b5ec:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	2105      	movs	r1, #5
 800b5f4:	6878      	ldr	r0, [r7, #4]
 800b5f6:	f000 f8d9 	bl	800b7ac <USBH_OS_PutMessage>
      break;
 800b5fa:	e02d      	b.n	800b658 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800b602:	2b00      	cmp	r3, #0
 800b604:	d017      	beq.n	800b636 <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800b612:	23ff      	movs	r3, #255	@ 0xff
 800b614:	6878      	ldr	r0, [r7, #4]
 800b616:	f000 f969 	bl	800b8ec <USBH_Get_StringDesc>
 800b61a:	4603      	mov	r3, r0
 800b61c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800b61e:	7bbb      	ldrb	r3, [r7, #14]
 800b620:	2b00      	cmp	r3, #0
 800b622:	d102      	bne.n	800b62a <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800b624:	2300      	movs	r3, #0
 800b626:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800b628:	e018      	b.n	800b65c <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800b62a:	7bbb      	ldrb	r3, [r7, #14]
 800b62c:	2b03      	cmp	r3, #3
 800b62e:	d115      	bne.n	800b65c <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 800b630:	2300      	movs	r3, #0
 800b632:	73fb      	strb	r3, [r7, #15]
      break;
 800b634:	e012      	b.n	800b65c <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 800b636:	2300      	movs	r3, #0
 800b638:	73fb      	strb	r3, [r7, #15]
      break;
 800b63a:	e00f      	b.n	800b65c <USBH_HandleEnum+0x3f0>

    default:
      break;
 800b63c:	bf00      	nop
 800b63e:	e00e      	b.n	800b65e <USBH_HandleEnum+0x3f2>
      break;
 800b640:	bf00      	nop
 800b642:	e00c      	b.n	800b65e <USBH_HandleEnum+0x3f2>
      break;
 800b644:	bf00      	nop
 800b646:	e00a      	b.n	800b65e <USBH_HandleEnum+0x3f2>
      break;
 800b648:	bf00      	nop
 800b64a:	e008      	b.n	800b65e <USBH_HandleEnum+0x3f2>
      break;
 800b64c:	bf00      	nop
 800b64e:	e006      	b.n	800b65e <USBH_HandleEnum+0x3f2>
      break;
 800b650:	bf00      	nop
 800b652:	e004      	b.n	800b65e <USBH_HandleEnum+0x3f2>
      break;
 800b654:	bf00      	nop
 800b656:	e002      	b.n	800b65e <USBH_HandleEnum+0x3f2>
      break;
 800b658:	bf00      	nop
 800b65a:	e000      	b.n	800b65e <USBH_HandleEnum+0x3f2>
      break;
 800b65c:	bf00      	nop
  }
  return Status;
 800b65e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b660:	4618      	mov	r0, r3
 800b662:	3710      	adds	r7, #16
 800b664:	46bd      	mov	sp, r7
 800b666:	bd80      	pop	{r7, pc}

0800b668 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800b668:	b480      	push	{r7}
 800b66a:	b083      	sub	sp, #12
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	6078      	str	r0, [r7, #4]
 800b670:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	683a      	ldr	r2, [r7, #0]
 800b676:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800b67a:	bf00      	nop
 800b67c:	370c      	adds	r7, #12
 800b67e:	46bd      	mov	sp, r7
 800b680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b684:	4770      	bx	lr

0800b686 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800b686:	b580      	push	{r7, lr}
 800b688:	b082      	sub	sp, #8
 800b68a:	af00      	add	r7, sp, #0
 800b68c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b694:	1c5a      	adds	r2, r3, #1
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800b69c:	6878      	ldr	r0, [r7, #4]
 800b69e:	f000 f804 	bl	800b6aa <USBH_HandleSof>
}
 800b6a2:	bf00      	nop
 800b6a4:	3708      	adds	r7, #8
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	bd80      	pop	{r7, pc}

0800b6aa <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800b6aa:	b580      	push	{r7, lr}
 800b6ac:	b082      	sub	sp, #8
 800b6ae:	af00      	add	r7, sp, #0
 800b6b0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	781b      	ldrb	r3, [r3, #0]
 800b6b6:	b2db      	uxtb	r3, r3
 800b6b8:	2b0b      	cmp	r3, #11
 800b6ba:	d10a      	bne.n	800b6d2 <USBH_HandleSof+0x28>
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d005      	beq.n	800b6d2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b6cc:	699b      	ldr	r3, [r3, #24]
 800b6ce:	6878      	ldr	r0, [r7, #4]
 800b6d0:	4798      	blx	r3
  }
}
 800b6d2:	bf00      	nop
 800b6d4:	3708      	adds	r7, #8
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	bd80      	pop	{r7, pc}

0800b6da <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800b6da:	b580      	push	{r7, lr}
 800b6dc:	b082      	sub	sp, #8
 800b6de:	af00      	add	r7, sp, #0
 800b6e0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	2201      	movs	r2, #1
 800b6e6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	2101      	movs	r1, #1
 800b6f0:	6878      	ldr	r0, [r7, #4]
 800b6f2:	f000 f85b 	bl	800b7ac <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 800b6f6:	bf00      	nop
}
 800b6f8:	3708      	adds	r7, #8
 800b6fa:	46bd      	mov	sp, r7
 800b6fc:	bd80      	pop	{r7, pc}

0800b6fe <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800b6fe:	b480      	push	{r7}
 800b700:	b083      	sub	sp, #12
 800b702:	af00      	add	r7, sp, #0
 800b704:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	2200      	movs	r2, #0
 800b70a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	2201      	movs	r2, #1
 800b712:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800b716:	bf00      	nop
}
 800b718:	370c      	adds	r7, #12
 800b71a:	46bd      	mov	sp, r7
 800b71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b720:	4770      	bx	lr

0800b722 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800b722:	b580      	push	{r7, lr}
 800b724:	b082      	sub	sp, #8
 800b726:	af00      	add	r7, sp, #0
 800b728:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	2201      	movs	r2, #1
 800b72e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	2200      	movs	r2, #0
 800b736:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	2200      	movs	r2, #0
 800b73e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800b742:	2300      	movs	r3, #0
 800b744:	2200      	movs	r2, #0
 800b746:	2101      	movs	r1, #1
 800b748:	6878      	ldr	r0, [r7, #4]
 800b74a:	f000 f82f 	bl	800b7ac <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800b74e:	2300      	movs	r3, #0
}
 800b750:	4618      	mov	r0, r3
 800b752:	3708      	adds	r7, #8
 800b754:	46bd      	mov	sp, r7
 800b756:	bd80      	pop	{r7, pc}

0800b758 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800b758:	b580      	push	{r7, lr}
 800b75a:	b082      	sub	sp, #8
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	2201      	movs	r2, #1
 800b764:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	2200      	movs	r2, #0
 800b76c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	2200      	movs	r2, #0
 800b774:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800b778:	6878      	ldr	r0, [r7, #4]
 800b77a:	f004 f9aa 	bl	800fad2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	791b      	ldrb	r3, [r3, #4]
 800b782:	4619      	mov	r1, r3
 800b784:	6878      	ldr	r0, [r7, #4]
 800b786:	f000 ffc3 	bl	800c710 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	795b      	ldrb	r3, [r3, #5]
 800b78e:	4619      	mov	r1, r3
 800b790:	6878      	ldr	r0, [r7, #4]
 800b792:	f000 ffbd 	bl	800c710 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800b796:	2300      	movs	r3, #0
 800b798:	2200      	movs	r2, #0
 800b79a:	2101      	movs	r1, #1
 800b79c:	6878      	ldr	r0, [r7, #4]
 800b79e:	f000 f805 	bl	800b7ac <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800b7a2:	2300      	movs	r3, #0
}
 800b7a4:	4618      	mov	r0, r3
 800b7a6:	3708      	adds	r7, #8
 800b7a8:	46bd      	mov	sp, r7
 800b7aa:	bd80      	pop	{r7, pc}

0800b7ac <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 800b7ac:	b580      	push	{r7, lr}
 800b7ae:	b084      	sub	sp, #16
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	60f8      	str	r0, [r7, #12]
 800b7b4:	607a      	str	r2, [r7, #4]
 800b7b6:	603b      	str	r3, [r7, #0]
 800b7b8:	460b      	mov	r3, r1
 800b7ba:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 800b7bc:	7afa      	ldrb	r2, [r7, #11]
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
  if (available_spaces != 0U)
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
  }
#else
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	f001 fa4e 	bl	800cc6c <osMessageQueueGetSpace>
 800b7d0:	4603      	mov	r3, r0
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d00a      	beq.n	800b7ec <USBH_OS_PutMessage+0x40>
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 800b7e2:	683b      	ldr	r3, [r7, #0]
 800b7e4:	b2da      	uxtb	r2, r3
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	f001 f982 	bl	800caf0 <osMessageQueuePut>
  }
#endif /* (osCMSIS < 0x20000U) */
}
 800b7ec:	bf00      	nop
 800b7ee:	3710      	adds	r7, #16
 800b7f0:	46bd      	mov	sp, r7
 800b7f2:	bd80      	pop	{r7, pc}

0800b7f4 <USBH_Process_OS>:
    }
  }
}
#else
static void USBH_Process_OS(void *argument)
{
 800b7f4:	b580      	push	{r7, lr}
 800b7f6:	b084      	sub	sp, #16
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
  osStatus_t status;

  for (;;)
  {
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
                               &((USBH_HandleTypeDef *)argument)->os_msg, NULL, osWaitForever);
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800b808:	f04f 33ff 	mov.w	r3, #4294967295
 800b80c:	2200      	movs	r2, #0
 800b80e:	f001 f9cf 	bl	800cbb0 <osMessageQueueGet>
 800b812:	60f8      	str	r0, [r7, #12]
    if (status == osOK)
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	2b00      	cmp	r3, #0
 800b818:	d1f0      	bne.n	800b7fc <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 800b81a:	6878      	ldr	r0, [r7, #4]
 800b81c:	f7ff fb0c 	bl	800ae38 <USBH_Process>
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 800b820:	e7ec      	b.n	800b7fc <USBH_Process_OS+0x8>

0800b822 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 800b822:	b580      	push	{r7, lr}
 800b824:	b082      	sub	sp, #8
 800b826:	af00      	add	r7, sp, #0
 800b828:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 800b82a:	2300      	movs	r3, #0
 800b82c:	2200      	movs	r2, #0
 800b82e:	2101      	movs	r1, #1
 800b830:	6878      	ldr	r0, [r7, #4]
 800b832:	f7ff ffbb 	bl	800b7ac <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800b836:	2300      	movs	r3, #0
}
 800b838:	4618      	mov	r0, r3
 800b83a:	3708      	adds	r7, #8
 800b83c:	46bd      	mov	sp, r7
 800b83e:	bd80      	pop	{r7, pc}

0800b840 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800b840:	b580      	push	{r7, lr}
 800b842:	b086      	sub	sp, #24
 800b844:	af02      	add	r7, sp, #8
 800b846:	6078      	str	r0, [r7, #4]
 800b848:	460b      	mov	r3, r1
 800b84a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800b84c:	887b      	ldrh	r3, [r7, #2]
 800b84e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b852:	d901      	bls.n	800b858 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800b854:	2303      	movs	r3, #3
 800b856:	e01b      	b.n	800b890 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800b85e:	887b      	ldrh	r3, [r7, #2]
 800b860:	9300      	str	r3, [sp, #0]
 800b862:	4613      	mov	r3, r2
 800b864:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b868:	2100      	movs	r1, #0
 800b86a:	6878      	ldr	r0, [r7, #4]
 800b86c:	f000 f872 	bl	800b954 <USBH_GetDescriptor>
 800b870:	4603      	mov	r3, r0
 800b872:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800b874:	7bfb      	ldrb	r3, [r7, #15]
 800b876:	2b00      	cmp	r3, #0
 800b878:	d109      	bne.n	800b88e <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800b880:	887a      	ldrh	r2, [r7, #2]
 800b882:	4619      	mov	r1, r3
 800b884:	6878      	ldr	r0, [r7, #4]
 800b886:	f000 f929 	bl	800badc <USBH_ParseDevDesc>
 800b88a:	4603      	mov	r3, r0
 800b88c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b88e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b890:	4618      	mov	r0, r3
 800b892:	3710      	adds	r7, #16
 800b894:	46bd      	mov	sp, r7
 800b896:	bd80      	pop	{r7, pc}

0800b898 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800b898:	b580      	push	{r7, lr}
 800b89a:	b086      	sub	sp, #24
 800b89c:	af02      	add	r7, sp, #8
 800b89e:	6078      	str	r0, [r7, #4]
 800b8a0:	460b      	mov	r3, r1
 800b8a2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	331c      	adds	r3, #28
 800b8a8:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800b8aa:	887b      	ldrh	r3, [r7, #2]
 800b8ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b8b0:	d901      	bls.n	800b8b6 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800b8b2:	2303      	movs	r3, #3
 800b8b4:	e016      	b.n	800b8e4 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800b8b6:	887b      	ldrh	r3, [r7, #2]
 800b8b8:	9300      	str	r3, [sp, #0]
 800b8ba:	68bb      	ldr	r3, [r7, #8]
 800b8bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b8c0:	2100      	movs	r1, #0
 800b8c2:	6878      	ldr	r0, [r7, #4]
 800b8c4:	f000 f846 	bl	800b954 <USBH_GetDescriptor>
 800b8c8:	4603      	mov	r3, r0
 800b8ca:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800b8cc:	7bfb      	ldrb	r3, [r7, #15]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d107      	bne.n	800b8e2 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800b8d2:	887b      	ldrh	r3, [r7, #2]
 800b8d4:	461a      	mov	r2, r3
 800b8d6:	68b9      	ldr	r1, [r7, #8]
 800b8d8:	6878      	ldr	r0, [r7, #4]
 800b8da:	f000 f9af 	bl	800bc3c <USBH_ParseCfgDesc>
 800b8de:	4603      	mov	r3, r0
 800b8e0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b8e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	3710      	adds	r7, #16
 800b8e8:	46bd      	mov	sp, r7
 800b8ea:	bd80      	pop	{r7, pc}

0800b8ec <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b088      	sub	sp, #32
 800b8f0:	af02      	add	r7, sp, #8
 800b8f2:	60f8      	str	r0, [r7, #12]
 800b8f4:	607a      	str	r2, [r7, #4]
 800b8f6:	461a      	mov	r2, r3
 800b8f8:	460b      	mov	r3, r1
 800b8fa:	72fb      	strb	r3, [r7, #11]
 800b8fc:	4613      	mov	r3, r2
 800b8fe:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800b900:	893b      	ldrh	r3, [r7, #8]
 800b902:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b906:	d802      	bhi.n	800b90e <USBH_Get_StringDesc+0x22>
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d101      	bne.n	800b912 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800b90e:	2303      	movs	r3, #3
 800b910:	e01c      	b.n	800b94c <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800b912:	7afb      	ldrb	r3, [r7, #11]
 800b914:	b29b      	uxth	r3, r3
 800b916:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800b91a:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800b922:	893b      	ldrh	r3, [r7, #8]
 800b924:	9300      	str	r3, [sp, #0]
 800b926:	460b      	mov	r3, r1
 800b928:	2100      	movs	r1, #0
 800b92a:	68f8      	ldr	r0, [r7, #12]
 800b92c:	f000 f812 	bl	800b954 <USBH_GetDescriptor>
 800b930:	4603      	mov	r3, r0
 800b932:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800b934:	7dfb      	ldrb	r3, [r7, #23]
 800b936:	2b00      	cmp	r3, #0
 800b938:	d107      	bne.n	800b94a <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800b940:	893a      	ldrh	r2, [r7, #8]
 800b942:	6879      	ldr	r1, [r7, #4]
 800b944:	4618      	mov	r0, r3
 800b946:	f000 fb8c 	bl	800c062 <USBH_ParseStringDesc>
  }

  return status;
 800b94a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b94c:	4618      	mov	r0, r3
 800b94e:	3718      	adds	r7, #24
 800b950:	46bd      	mov	sp, r7
 800b952:	bd80      	pop	{r7, pc}

0800b954 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800b954:	b580      	push	{r7, lr}
 800b956:	b084      	sub	sp, #16
 800b958:	af00      	add	r7, sp, #0
 800b95a:	60f8      	str	r0, [r7, #12]
 800b95c:	607b      	str	r3, [r7, #4]
 800b95e:	460b      	mov	r3, r1
 800b960:	72fb      	strb	r3, [r7, #11]
 800b962:	4613      	mov	r3, r2
 800b964:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	789b      	ldrb	r3, [r3, #2]
 800b96a:	2b01      	cmp	r3, #1
 800b96c:	d11c      	bne.n	800b9a8 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800b96e:	7afb      	ldrb	r3, [r7, #11]
 800b970:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b974:	b2da      	uxtb	r2, r3
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	2206      	movs	r2, #6
 800b97e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	893a      	ldrh	r2, [r7, #8]
 800b984:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800b986:	893b      	ldrh	r3, [r7, #8]
 800b988:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800b98c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b990:	d104      	bne.n	800b99c <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	f240 4209 	movw	r2, #1033	@ 0x409
 800b998:	829a      	strh	r2, [r3, #20]
 800b99a:	e002      	b.n	800b9a2 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	2200      	movs	r2, #0
 800b9a0:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	8b3a      	ldrh	r2, [r7, #24]
 800b9a6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800b9a8:	8b3b      	ldrh	r3, [r7, #24]
 800b9aa:	461a      	mov	r2, r3
 800b9ac:	6879      	ldr	r1, [r7, #4]
 800b9ae:	68f8      	ldr	r0, [r7, #12]
 800b9b0:	f000 fba4 	bl	800c0fc <USBH_CtlReq>
 800b9b4:	4603      	mov	r3, r0
}
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	3710      	adds	r7, #16
 800b9ba:	46bd      	mov	sp, r7
 800b9bc:	bd80      	pop	{r7, pc}

0800b9be <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800b9be:	b580      	push	{r7, lr}
 800b9c0:	b082      	sub	sp, #8
 800b9c2:	af00      	add	r7, sp, #0
 800b9c4:	6078      	str	r0, [r7, #4]
 800b9c6:	460b      	mov	r3, r1
 800b9c8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	789b      	ldrb	r3, [r3, #2]
 800b9ce:	2b01      	cmp	r3, #1
 800b9d0:	d10f      	bne.n	800b9f2 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	2200      	movs	r2, #0
 800b9d6:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	2205      	movs	r2, #5
 800b9dc:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800b9de:	78fb      	ldrb	r3, [r7, #3]
 800b9e0:	b29a      	uxth	r2, r3
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	2200      	movs	r2, #0
 800b9ea:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	2200      	movs	r2, #0
 800b9f0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	2100      	movs	r1, #0
 800b9f6:	6878      	ldr	r0, [r7, #4]
 800b9f8:	f000 fb80 	bl	800c0fc <USBH_CtlReq>
 800b9fc:	4603      	mov	r3, r0
}
 800b9fe:	4618      	mov	r0, r3
 800ba00:	3708      	adds	r7, #8
 800ba02:	46bd      	mov	sp, r7
 800ba04:	bd80      	pop	{r7, pc}

0800ba06 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800ba06:	b580      	push	{r7, lr}
 800ba08:	b082      	sub	sp, #8
 800ba0a:	af00      	add	r7, sp, #0
 800ba0c:	6078      	str	r0, [r7, #4]
 800ba0e:	460b      	mov	r3, r1
 800ba10:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	789b      	ldrb	r3, [r3, #2]
 800ba16:	2b01      	cmp	r3, #1
 800ba18:	d10e      	bne.n	800ba38 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	2200      	movs	r2, #0
 800ba1e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	2209      	movs	r2, #9
 800ba24:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	887a      	ldrh	r2, [r7, #2]
 800ba2a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	2200      	movs	r2, #0
 800ba30:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	2200      	movs	r2, #0
 800ba36:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800ba38:	2200      	movs	r2, #0
 800ba3a:	2100      	movs	r1, #0
 800ba3c:	6878      	ldr	r0, [r7, #4]
 800ba3e:	f000 fb5d 	bl	800c0fc <USBH_CtlReq>
 800ba42:	4603      	mov	r3, r0
}
 800ba44:	4618      	mov	r0, r3
 800ba46:	3708      	adds	r7, #8
 800ba48:	46bd      	mov	sp, r7
 800ba4a:	bd80      	pop	{r7, pc}

0800ba4c <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800ba4c:	b580      	push	{r7, lr}
 800ba4e:	b082      	sub	sp, #8
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	6078      	str	r0, [r7, #4]
 800ba54:	460b      	mov	r3, r1
 800ba56:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	789b      	ldrb	r3, [r3, #2]
 800ba5c:	2b01      	cmp	r3, #1
 800ba5e:	d10f      	bne.n	800ba80 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	2200      	movs	r2, #0
 800ba64:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	2203      	movs	r2, #3
 800ba6a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800ba6c:	78fb      	ldrb	r3, [r7, #3]
 800ba6e:	b29a      	uxth	r2, r3
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	2200      	movs	r2, #0
 800ba78:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	2200      	movs	r2, #0
 800ba7e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800ba80:	2200      	movs	r2, #0
 800ba82:	2100      	movs	r1, #0
 800ba84:	6878      	ldr	r0, [r7, #4]
 800ba86:	f000 fb39 	bl	800c0fc <USBH_CtlReq>
 800ba8a:	4603      	mov	r3, r0
}
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	3708      	adds	r7, #8
 800ba90:	46bd      	mov	sp, r7
 800ba92:	bd80      	pop	{r7, pc}

0800ba94 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b082      	sub	sp, #8
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	6078      	str	r0, [r7, #4]
 800ba9c:	460b      	mov	r3, r1
 800ba9e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	789b      	ldrb	r3, [r3, #2]
 800baa4:	2b01      	cmp	r3, #1
 800baa6:	d10f      	bne.n	800bac8 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	2202      	movs	r2, #2
 800baac:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	2201      	movs	r2, #1
 800bab2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	2200      	movs	r2, #0
 800bab8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800baba:	78fb      	ldrb	r3, [r7, #3]
 800babc:	b29a      	uxth	r2, r3
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	2200      	movs	r2, #0
 800bac6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800bac8:	2200      	movs	r2, #0
 800baca:	2100      	movs	r1, #0
 800bacc:	6878      	ldr	r0, [r7, #4]
 800bace:	f000 fb15 	bl	800c0fc <USBH_CtlReq>
 800bad2:	4603      	mov	r3, r0
}
 800bad4:	4618      	mov	r0, r3
 800bad6:	3708      	adds	r7, #8
 800bad8:	46bd      	mov	sp, r7
 800bada:	bd80      	pop	{r7, pc}

0800badc <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800badc:	b480      	push	{r7}
 800bade:	b087      	sub	sp, #28
 800bae0:	af00      	add	r7, sp, #0
 800bae2:	60f8      	str	r0, [r7, #12]
 800bae4:	60b9      	str	r1, [r7, #8]
 800bae6:	4613      	mov	r3, r2
 800bae8:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800baf0:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800baf2:	2300      	movs	r3, #0
 800baf4:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800baf6:	68bb      	ldr	r3, [r7, #8]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d101      	bne.n	800bb00 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800bafc:	2302      	movs	r3, #2
 800bafe:	e094      	b.n	800bc2a <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800bb00:	68bb      	ldr	r3, [r7, #8]
 800bb02:	781a      	ldrb	r2, [r3, #0]
 800bb04:	693b      	ldr	r3, [r7, #16]
 800bb06:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800bb08:	68bb      	ldr	r3, [r7, #8]
 800bb0a:	785a      	ldrb	r2, [r3, #1]
 800bb0c:	693b      	ldr	r3, [r7, #16]
 800bb0e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800bb10:	68bb      	ldr	r3, [r7, #8]
 800bb12:	3302      	adds	r3, #2
 800bb14:	781b      	ldrb	r3, [r3, #0]
 800bb16:	461a      	mov	r2, r3
 800bb18:	68bb      	ldr	r3, [r7, #8]
 800bb1a:	3303      	adds	r3, #3
 800bb1c:	781b      	ldrb	r3, [r3, #0]
 800bb1e:	021b      	lsls	r3, r3, #8
 800bb20:	b29b      	uxth	r3, r3
 800bb22:	4313      	orrs	r3, r2
 800bb24:	b29a      	uxth	r2, r3
 800bb26:	693b      	ldr	r3, [r7, #16]
 800bb28:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800bb2a:	68bb      	ldr	r3, [r7, #8]
 800bb2c:	791a      	ldrb	r2, [r3, #4]
 800bb2e:	693b      	ldr	r3, [r7, #16]
 800bb30:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800bb32:	68bb      	ldr	r3, [r7, #8]
 800bb34:	795a      	ldrb	r2, [r3, #5]
 800bb36:	693b      	ldr	r3, [r7, #16]
 800bb38:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800bb3a:	68bb      	ldr	r3, [r7, #8]
 800bb3c:	799a      	ldrb	r2, [r3, #6]
 800bb3e:	693b      	ldr	r3, [r7, #16]
 800bb40:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800bb42:	68bb      	ldr	r3, [r7, #8]
 800bb44:	79da      	ldrb	r2, [r3, #7]
 800bb46:	693b      	ldr	r3, [r7, #16]
 800bb48:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d004      	beq.n	800bb5e <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800bb5a:	2b01      	cmp	r3, #1
 800bb5c:	d11b      	bne.n	800bb96 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800bb5e:	693b      	ldr	r3, [r7, #16]
 800bb60:	79db      	ldrb	r3, [r3, #7]
 800bb62:	2b20      	cmp	r3, #32
 800bb64:	dc0f      	bgt.n	800bb86 <USBH_ParseDevDesc+0xaa>
 800bb66:	2b08      	cmp	r3, #8
 800bb68:	db0f      	blt.n	800bb8a <USBH_ParseDevDesc+0xae>
 800bb6a:	3b08      	subs	r3, #8
 800bb6c:	4a32      	ldr	r2, [pc, #200]	@ (800bc38 <USBH_ParseDevDesc+0x15c>)
 800bb6e:	fa22 f303 	lsr.w	r3, r2, r3
 800bb72:	f003 0301 	and.w	r3, r3, #1
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	bf14      	ite	ne
 800bb7a:	2301      	movne	r3, #1
 800bb7c:	2300      	moveq	r3, #0
 800bb7e:	b2db      	uxtb	r3, r3
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d106      	bne.n	800bb92 <USBH_ParseDevDesc+0xb6>
 800bb84:	e001      	b.n	800bb8a <USBH_ParseDevDesc+0xae>
 800bb86:	2b40      	cmp	r3, #64	@ 0x40
 800bb88:	d003      	beq.n	800bb92 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800bb8a:	693b      	ldr	r3, [r7, #16]
 800bb8c:	2208      	movs	r2, #8
 800bb8e:	71da      	strb	r2, [r3, #7]
        break;
 800bb90:	e000      	b.n	800bb94 <USBH_ParseDevDesc+0xb8>
        break;
 800bb92:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800bb94:	e00e      	b.n	800bbb4 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800bb9c:	2b02      	cmp	r3, #2
 800bb9e:	d107      	bne.n	800bbb0 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800bba0:	693b      	ldr	r3, [r7, #16]
 800bba2:	79db      	ldrb	r3, [r3, #7]
 800bba4:	2b08      	cmp	r3, #8
 800bba6:	d005      	beq.n	800bbb4 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800bba8:	693b      	ldr	r3, [r7, #16]
 800bbaa:	2208      	movs	r2, #8
 800bbac:	71da      	strb	r2, [r3, #7]
 800bbae:	e001      	b.n	800bbb4 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800bbb0:	2303      	movs	r3, #3
 800bbb2:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800bbb4:	88fb      	ldrh	r3, [r7, #6]
 800bbb6:	2b08      	cmp	r3, #8
 800bbb8:	d936      	bls.n	800bc28 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800bbba:	68bb      	ldr	r3, [r7, #8]
 800bbbc:	3308      	adds	r3, #8
 800bbbe:	781b      	ldrb	r3, [r3, #0]
 800bbc0:	461a      	mov	r2, r3
 800bbc2:	68bb      	ldr	r3, [r7, #8]
 800bbc4:	3309      	adds	r3, #9
 800bbc6:	781b      	ldrb	r3, [r3, #0]
 800bbc8:	021b      	lsls	r3, r3, #8
 800bbca:	b29b      	uxth	r3, r3
 800bbcc:	4313      	orrs	r3, r2
 800bbce:	b29a      	uxth	r2, r3
 800bbd0:	693b      	ldr	r3, [r7, #16]
 800bbd2:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800bbd4:	68bb      	ldr	r3, [r7, #8]
 800bbd6:	330a      	adds	r3, #10
 800bbd8:	781b      	ldrb	r3, [r3, #0]
 800bbda:	461a      	mov	r2, r3
 800bbdc:	68bb      	ldr	r3, [r7, #8]
 800bbde:	330b      	adds	r3, #11
 800bbe0:	781b      	ldrb	r3, [r3, #0]
 800bbe2:	021b      	lsls	r3, r3, #8
 800bbe4:	b29b      	uxth	r3, r3
 800bbe6:	4313      	orrs	r3, r2
 800bbe8:	b29a      	uxth	r2, r3
 800bbea:	693b      	ldr	r3, [r7, #16]
 800bbec:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800bbee:	68bb      	ldr	r3, [r7, #8]
 800bbf0:	330c      	adds	r3, #12
 800bbf2:	781b      	ldrb	r3, [r3, #0]
 800bbf4:	461a      	mov	r2, r3
 800bbf6:	68bb      	ldr	r3, [r7, #8]
 800bbf8:	330d      	adds	r3, #13
 800bbfa:	781b      	ldrb	r3, [r3, #0]
 800bbfc:	021b      	lsls	r3, r3, #8
 800bbfe:	b29b      	uxth	r3, r3
 800bc00:	4313      	orrs	r3, r2
 800bc02:	b29a      	uxth	r2, r3
 800bc04:	693b      	ldr	r3, [r7, #16]
 800bc06:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800bc08:	68bb      	ldr	r3, [r7, #8]
 800bc0a:	7b9a      	ldrb	r2, [r3, #14]
 800bc0c:	693b      	ldr	r3, [r7, #16]
 800bc0e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800bc10:	68bb      	ldr	r3, [r7, #8]
 800bc12:	7bda      	ldrb	r2, [r3, #15]
 800bc14:	693b      	ldr	r3, [r7, #16]
 800bc16:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800bc18:	68bb      	ldr	r3, [r7, #8]
 800bc1a:	7c1a      	ldrb	r2, [r3, #16]
 800bc1c:	693b      	ldr	r3, [r7, #16]
 800bc1e:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800bc20:	68bb      	ldr	r3, [r7, #8]
 800bc22:	7c5a      	ldrb	r2, [r3, #17]
 800bc24:	693b      	ldr	r3, [r7, #16]
 800bc26:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800bc28:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	371c      	adds	r7, #28
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc34:	4770      	bx	lr
 800bc36:	bf00      	nop
 800bc38:	01000101 	.word	0x01000101

0800bc3c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800bc3c:	b580      	push	{r7, lr}
 800bc3e:	b08c      	sub	sp, #48	@ 0x30
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	60f8      	str	r0, [r7, #12]
 800bc44:	60b9      	str	r1, [r7, #8]
 800bc46:	4613      	mov	r3, r2
 800bc48:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800bc50:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800bc52:	2300      	movs	r3, #0
 800bc54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800bc58:	2300      	movs	r3, #0
 800bc5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800bc5e:	2300      	movs	r3, #0
 800bc60:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800bc64:	68bb      	ldr	r3, [r7, #8]
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d101      	bne.n	800bc6e <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800bc6a:	2302      	movs	r3, #2
 800bc6c:	e0de      	b.n	800be2c <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800bc6e:	68bb      	ldr	r3, [r7, #8]
 800bc70:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800bc72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc74:	781b      	ldrb	r3, [r3, #0]
 800bc76:	2b09      	cmp	r3, #9
 800bc78:	d002      	beq.n	800bc80 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800bc7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc7c:	2209      	movs	r2, #9
 800bc7e:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800bc80:	68bb      	ldr	r3, [r7, #8]
 800bc82:	781a      	ldrb	r2, [r3, #0]
 800bc84:	6a3b      	ldr	r3, [r7, #32]
 800bc86:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800bc88:	68bb      	ldr	r3, [r7, #8]
 800bc8a:	785a      	ldrb	r2, [r3, #1]
 800bc8c:	6a3b      	ldr	r3, [r7, #32]
 800bc8e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800bc90:	68bb      	ldr	r3, [r7, #8]
 800bc92:	3302      	adds	r3, #2
 800bc94:	781b      	ldrb	r3, [r3, #0]
 800bc96:	461a      	mov	r2, r3
 800bc98:	68bb      	ldr	r3, [r7, #8]
 800bc9a:	3303      	adds	r3, #3
 800bc9c:	781b      	ldrb	r3, [r3, #0]
 800bc9e:	021b      	lsls	r3, r3, #8
 800bca0:	b29b      	uxth	r3, r3
 800bca2:	4313      	orrs	r3, r2
 800bca4:	b29b      	uxth	r3, r3
 800bca6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bcaa:	bf28      	it	cs
 800bcac:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800bcb0:	b29a      	uxth	r2, r3
 800bcb2:	6a3b      	ldr	r3, [r7, #32]
 800bcb4:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800bcb6:	68bb      	ldr	r3, [r7, #8]
 800bcb8:	791a      	ldrb	r2, [r3, #4]
 800bcba:	6a3b      	ldr	r3, [r7, #32]
 800bcbc:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800bcbe:	68bb      	ldr	r3, [r7, #8]
 800bcc0:	795a      	ldrb	r2, [r3, #5]
 800bcc2:	6a3b      	ldr	r3, [r7, #32]
 800bcc4:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800bcc6:	68bb      	ldr	r3, [r7, #8]
 800bcc8:	799a      	ldrb	r2, [r3, #6]
 800bcca:	6a3b      	ldr	r3, [r7, #32]
 800bccc:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800bcce:	68bb      	ldr	r3, [r7, #8]
 800bcd0:	79da      	ldrb	r2, [r3, #7]
 800bcd2:	6a3b      	ldr	r3, [r7, #32]
 800bcd4:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800bcd6:	68bb      	ldr	r3, [r7, #8]
 800bcd8:	7a1a      	ldrb	r2, [r3, #8]
 800bcda:	6a3b      	ldr	r3, [r7, #32]
 800bcdc:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800bcde:	88fb      	ldrh	r3, [r7, #6]
 800bce0:	2b09      	cmp	r3, #9
 800bce2:	f240 80a1 	bls.w	800be28 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800bce6:	2309      	movs	r3, #9
 800bce8:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800bcea:	2300      	movs	r3, #0
 800bcec:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800bcee:	e085      	b.n	800bdfc <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800bcf0:	f107 0316 	add.w	r3, r7, #22
 800bcf4:	4619      	mov	r1, r3
 800bcf6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bcf8:	f000 f9e6 	bl	800c0c8 <USBH_GetNextDesc>
 800bcfc:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800bcfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd00:	785b      	ldrb	r3, [r3, #1]
 800bd02:	2b04      	cmp	r3, #4
 800bd04:	d17a      	bne.n	800bdfc <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800bd06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd08:	781b      	ldrb	r3, [r3, #0]
 800bd0a:	2b09      	cmp	r3, #9
 800bd0c:	d002      	beq.n	800bd14 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800bd0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd10:	2209      	movs	r2, #9
 800bd12:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800bd14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bd18:	221a      	movs	r2, #26
 800bd1a:	fb02 f303 	mul.w	r3, r2, r3
 800bd1e:	3308      	adds	r3, #8
 800bd20:	6a3a      	ldr	r2, [r7, #32]
 800bd22:	4413      	add	r3, r2
 800bd24:	3302      	adds	r3, #2
 800bd26:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800bd28:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bd2a:	69f8      	ldr	r0, [r7, #28]
 800bd2c:	f000 f882 	bl	800be34 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800bd30:	2300      	movs	r3, #0
 800bd32:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800bd36:	2300      	movs	r3, #0
 800bd38:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800bd3a:	e043      	b.n	800bdc4 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800bd3c:	f107 0316 	add.w	r3, r7, #22
 800bd40:	4619      	mov	r1, r3
 800bd42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bd44:	f000 f9c0 	bl	800c0c8 <USBH_GetNextDesc>
 800bd48:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800bd4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd4c:	785b      	ldrb	r3, [r3, #1]
 800bd4e:	2b05      	cmp	r3, #5
 800bd50:	d138      	bne.n	800bdc4 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800bd52:	69fb      	ldr	r3, [r7, #28]
 800bd54:	795b      	ldrb	r3, [r3, #5]
 800bd56:	2b01      	cmp	r3, #1
 800bd58:	d113      	bne.n	800bd82 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800bd5a:	69fb      	ldr	r3, [r7, #28]
 800bd5c:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800bd5e:	2b02      	cmp	r3, #2
 800bd60:	d003      	beq.n	800bd6a <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800bd62:	69fb      	ldr	r3, [r7, #28]
 800bd64:	799b      	ldrb	r3, [r3, #6]
 800bd66:	2b03      	cmp	r3, #3
 800bd68:	d10b      	bne.n	800bd82 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800bd6a:	69fb      	ldr	r3, [r7, #28]
 800bd6c:	79db      	ldrb	r3, [r3, #7]
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d10b      	bne.n	800bd8a <USBH_ParseCfgDesc+0x14e>
 800bd72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd74:	781b      	ldrb	r3, [r3, #0]
 800bd76:	2b09      	cmp	r3, #9
 800bd78:	d007      	beq.n	800bd8a <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800bd7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd7c:	2209      	movs	r2, #9
 800bd7e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800bd80:	e003      	b.n	800bd8a <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800bd82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd84:	2207      	movs	r2, #7
 800bd86:	701a      	strb	r2, [r3, #0]
 800bd88:	e000      	b.n	800bd8c <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800bd8a:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800bd8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bd90:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800bd94:	3201      	adds	r2, #1
 800bd96:	00d2      	lsls	r2, r2, #3
 800bd98:	211a      	movs	r1, #26
 800bd9a:	fb01 f303 	mul.w	r3, r1, r3
 800bd9e:	4413      	add	r3, r2
 800bda0:	3308      	adds	r3, #8
 800bda2:	6a3a      	ldr	r2, [r7, #32]
 800bda4:	4413      	add	r3, r2
 800bda6:	3304      	adds	r3, #4
 800bda8:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800bdaa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bdac:	69b9      	ldr	r1, [r7, #24]
 800bdae:	68f8      	ldr	r0, [r7, #12]
 800bdb0:	f000 f86f 	bl	800be92 <USBH_ParseEPDesc>
 800bdb4:	4603      	mov	r3, r0
 800bdb6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800bdba:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bdbe:	3301      	adds	r3, #1
 800bdc0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800bdc4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bdc8:	2b01      	cmp	r3, #1
 800bdca:	d80a      	bhi.n	800bde2 <USBH_ParseCfgDesc+0x1a6>
 800bdcc:	69fb      	ldr	r3, [r7, #28]
 800bdce:	791b      	ldrb	r3, [r3, #4]
 800bdd0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800bdd4:	429a      	cmp	r2, r3
 800bdd6:	d204      	bcs.n	800bde2 <USBH_ParseCfgDesc+0x1a6>
 800bdd8:	6a3b      	ldr	r3, [r7, #32]
 800bdda:	885a      	ldrh	r2, [r3, #2]
 800bddc:	8afb      	ldrh	r3, [r7, #22]
 800bdde:	429a      	cmp	r2, r3
 800bde0:	d8ac      	bhi.n	800bd3c <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800bde2:	69fb      	ldr	r3, [r7, #28]
 800bde4:	791b      	ldrb	r3, [r3, #4]
 800bde6:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800bdea:	429a      	cmp	r2, r3
 800bdec:	d201      	bcs.n	800bdf2 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800bdee:	2303      	movs	r3, #3
 800bdf0:	e01c      	b.n	800be2c <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800bdf2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bdf6:	3301      	adds	r3, #1
 800bdf8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800bdfc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800be00:	2b01      	cmp	r3, #1
 800be02:	d805      	bhi.n	800be10 <USBH_ParseCfgDesc+0x1d4>
 800be04:	6a3b      	ldr	r3, [r7, #32]
 800be06:	885a      	ldrh	r2, [r3, #2]
 800be08:	8afb      	ldrh	r3, [r7, #22]
 800be0a:	429a      	cmp	r2, r3
 800be0c:	f63f af70 	bhi.w	800bcf0 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800be10:	6a3b      	ldr	r3, [r7, #32]
 800be12:	791b      	ldrb	r3, [r3, #4]
 800be14:	2b02      	cmp	r3, #2
 800be16:	bf28      	it	cs
 800be18:	2302      	movcs	r3, #2
 800be1a:	b2db      	uxtb	r3, r3
 800be1c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800be20:	429a      	cmp	r2, r3
 800be22:	d201      	bcs.n	800be28 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800be24:	2303      	movs	r3, #3
 800be26:	e001      	b.n	800be2c <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800be28:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800be2c:	4618      	mov	r0, r3
 800be2e:	3730      	adds	r7, #48	@ 0x30
 800be30:	46bd      	mov	sp, r7
 800be32:	bd80      	pop	{r7, pc}

0800be34 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800be34:	b480      	push	{r7}
 800be36:	b083      	sub	sp, #12
 800be38:	af00      	add	r7, sp, #0
 800be3a:	6078      	str	r0, [r7, #4]
 800be3c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800be3e:	683b      	ldr	r3, [r7, #0]
 800be40:	781a      	ldrb	r2, [r3, #0]
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800be46:	683b      	ldr	r3, [r7, #0]
 800be48:	785a      	ldrb	r2, [r3, #1]
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800be4e:	683b      	ldr	r3, [r7, #0]
 800be50:	789a      	ldrb	r2, [r3, #2]
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800be56:	683b      	ldr	r3, [r7, #0]
 800be58:	78da      	ldrb	r2, [r3, #3]
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800be5e:	683b      	ldr	r3, [r7, #0]
 800be60:	791a      	ldrb	r2, [r3, #4]
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800be66:	683b      	ldr	r3, [r7, #0]
 800be68:	795a      	ldrb	r2, [r3, #5]
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800be6e:	683b      	ldr	r3, [r7, #0]
 800be70:	799a      	ldrb	r2, [r3, #6]
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800be76:	683b      	ldr	r3, [r7, #0]
 800be78:	79da      	ldrb	r2, [r3, #7]
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800be7e:	683b      	ldr	r3, [r7, #0]
 800be80:	7a1a      	ldrb	r2, [r3, #8]
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	721a      	strb	r2, [r3, #8]
}
 800be86:	bf00      	nop
 800be88:	370c      	adds	r7, #12
 800be8a:	46bd      	mov	sp, r7
 800be8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be90:	4770      	bx	lr

0800be92 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800be92:	b480      	push	{r7}
 800be94:	b087      	sub	sp, #28
 800be96:	af00      	add	r7, sp, #0
 800be98:	60f8      	str	r0, [r7, #12]
 800be9a:	60b9      	str	r1, [r7, #8]
 800be9c:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800be9e:	2300      	movs	r3, #0
 800bea0:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	781a      	ldrb	r2, [r3, #0]
 800bea6:	68bb      	ldr	r3, [r7, #8]
 800bea8:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	785a      	ldrb	r2, [r3, #1]
 800beae:	68bb      	ldr	r3, [r7, #8]
 800beb0:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	789a      	ldrb	r2, [r3, #2]
 800beb6:	68bb      	ldr	r3, [r7, #8]
 800beb8:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	78da      	ldrb	r2, [r3, #3]
 800bebe:	68bb      	ldr	r3, [r7, #8]
 800bec0:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	3304      	adds	r3, #4
 800bec6:	781b      	ldrb	r3, [r3, #0]
 800bec8:	461a      	mov	r2, r3
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	3305      	adds	r3, #5
 800bece:	781b      	ldrb	r3, [r3, #0]
 800bed0:	021b      	lsls	r3, r3, #8
 800bed2:	b29b      	uxth	r3, r3
 800bed4:	4313      	orrs	r3, r2
 800bed6:	b29a      	uxth	r2, r3
 800bed8:	68bb      	ldr	r3, [r7, #8]
 800beda:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	799a      	ldrb	r2, [r3, #6]
 800bee0:	68bb      	ldr	r3, [r7, #8]
 800bee2:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800bee4:	68bb      	ldr	r3, [r7, #8]
 800bee6:	889b      	ldrh	r3, [r3, #4]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d009      	beq.n	800bf00 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800beec:	68bb      	ldr	r3, [r7, #8]
 800beee:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800bef0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bef4:	d804      	bhi.n	800bf00 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800bef6:	68bb      	ldr	r3, [r7, #8]
 800bef8:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800befa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800befe:	d901      	bls.n	800bf04 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800bf00:	2303      	movs	r3, #3
 800bf02:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d136      	bne.n	800bf7c <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800bf0e:	68bb      	ldr	r3, [r7, #8]
 800bf10:	78db      	ldrb	r3, [r3, #3]
 800bf12:	f003 0303 	and.w	r3, r3, #3
 800bf16:	2b02      	cmp	r3, #2
 800bf18:	d108      	bne.n	800bf2c <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800bf1a:	68bb      	ldr	r3, [r7, #8]
 800bf1c:	889b      	ldrh	r3, [r3, #4]
 800bf1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bf22:	f240 8097 	bls.w	800c054 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800bf26:	2303      	movs	r3, #3
 800bf28:	75fb      	strb	r3, [r7, #23]
 800bf2a:	e093      	b.n	800c054 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800bf2c:	68bb      	ldr	r3, [r7, #8]
 800bf2e:	78db      	ldrb	r3, [r3, #3]
 800bf30:	f003 0303 	and.w	r3, r3, #3
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d107      	bne.n	800bf48 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800bf38:	68bb      	ldr	r3, [r7, #8]
 800bf3a:	889b      	ldrh	r3, [r3, #4]
 800bf3c:	2b40      	cmp	r3, #64	@ 0x40
 800bf3e:	f240 8089 	bls.w	800c054 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800bf42:	2303      	movs	r3, #3
 800bf44:	75fb      	strb	r3, [r7, #23]
 800bf46:	e085      	b.n	800c054 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800bf48:	68bb      	ldr	r3, [r7, #8]
 800bf4a:	78db      	ldrb	r3, [r3, #3]
 800bf4c:	f003 0303 	and.w	r3, r3, #3
 800bf50:	2b01      	cmp	r3, #1
 800bf52:	d005      	beq.n	800bf60 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800bf54:	68bb      	ldr	r3, [r7, #8]
 800bf56:	78db      	ldrb	r3, [r3, #3]
 800bf58:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800bf5c:	2b03      	cmp	r3, #3
 800bf5e:	d10a      	bne.n	800bf76 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800bf60:	68bb      	ldr	r3, [r7, #8]
 800bf62:	799b      	ldrb	r3, [r3, #6]
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d003      	beq.n	800bf70 <USBH_ParseEPDesc+0xde>
 800bf68:	68bb      	ldr	r3, [r7, #8]
 800bf6a:	799b      	ldrb	r3, [r3, #6]
 800bf6c:	2b10      	cmp	r3, #16
 800bf6e:	d970      	bls.n	800c052 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800bf70:	2303      	movs	r3, #3
 800bf72:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800bf74:	e06d      	b.n	800c052 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800bf76:	2303      	movs	r3, #3
 800bf78:	75fb      	strb	r3, [r7, #23]
 800bf7a:	e06b      	b.n	800c054 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800bf82:	2b01      	cmp	r3, #1
 800bf84:	d13c      	bne.n	800c000 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800bf86:	68bb      	ldr	r3, [r7, #8]
 800bf88:	78db      	ldrb	r3, [r3, #3]
 800bf8a:	f003 0303 	and.w	r3, r3, #3
 800bf8e:	2b02      	cmp	r3, #2
 800bf90:	d005      	beq.n	800bf9e <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800bf92:	68bb      	ldr	r3, [r7, #8]
 800bf94:	78db      	ldrb	r3, [r3, #3]
 800bf96:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d106      	bne.n	800bfac <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800bf9e:	68bb      	ldr	r3, [r7, #8]
 800bfa0:	889b      	ldrh	r3, [r3, #4]
 800bfa2:	2b40      	cmp	r3, #64	@ 0x40
 800bfa4:	d956      	bls.n	800c054 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800bfa6:	2303      	movs	r3, #3
 800bfa8:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800bfaa:	e053      	b.n	800c054 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800bfac:	68bb      	ldr	r3, [r7, #8]
 800bfae:	78db      	ldrb	r3, [r3, #3]
 800bfb0:	f003 0303 	and.w	r3, r3, #3
 800bfb4:	2b01      	cmp	r3, #1
 800bfb6:	d10e      	bne.n	800bfd6 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800bfb8:	68bb      	ldr	r3, [r7, #8]
 800bfba:	799b      	ldrb	r3, [r3, #6]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d007      	beq.n	800bfd0 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800bfc0:	68bb      	ldr	r3, [r7, #8]
 800bfc2:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800bfc4:	2b10      	cmp	r3, #16
 800bfc6:	d803      	bhi.n	800bfd0 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800bfc8:	68bb      	ldr	r3, [r7, #8]
 800bfca:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800bfcc:	2b40      	cmp	r3, #64	@ 0x40
 800bfce:	d941      	bls.n	800c054 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800bfd0:	2303      	movs	r3, #3
 800bfd2:	75fb      	strb	r3, [r7, #23]
 800bfd4:	e03e      	b.n	800c054 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800bfd6:	68bb      	ldr	r3, [r7, #8]
 800bfd8:	78db      	ldrb	r3, [r3, #3]
 800bfda:	f003 0303 	and.w	r3, r3, #3
 800bfde:	2b03      	cmp	r3, #3
 800bfe0:	d10b      	bne.n	800bffa <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800bfe2:	68bb      	ldr	r3, [r7, #8]
 800bfe4:	799b      	ldrb	r3, [r3, #6]
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d004      	beq.n	800bff4 <USBH_ParseEPDesc+0x162>
 800bfea:	68bb      	ldr	r3, [r7, #8]
 800bfec:	889b      	ldrh	r3, [r3, #4]
 800bfee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bff2:	d32f      	bcc.n	800c054 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800bff4:	2303      	movs	r3, #3
 800bff6:	75fb      	strb	r3, [r7, #23]
 800bff8:	e02c      	b.n	800c054 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800bffa:	2303      	movs	r3, #3
 800bffc:	75fb      	strb	r3, [r7, #23]
 800bffe:	e029      	b.n	800c054 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c006:	2b02      	cmp	r3, #2
 800c008:	d120      	bne.n	800c04c <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800c00a:	68bb      	ldr	r3, [r7, #8]
 800c00c:	78db      	ldrb	r3, [r3, #3]
 800c00e:	f003 0303 	and.w	r3, r3, #3
 800c012:	2b00      	cmp	r3, #0
 800c014:	d106      	bne.n	800c024 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800c016:	68bb      	ldr	r3, [r7, #8]
 800c018:	889b      	ldrh	r3, [r3, #4]
 800c01a:	2b08      	cmp	r3, #8
 800c01c:	d01a      	beq.n	800c054 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c01e:	2303      	movs	r3, #3
 800c020:	75fb      	strb	r3, [r7, #23]
 800c022:	e017      	b.n	800c054 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800c024:	68bb      	ldr	r3, [r7, #8]
 800c026:	78db      	ldrb	r3, [r3, #3]
 800c028:	f003 0303 	and.w	r3, r3, #3
 800c02c:	2b03      	cmp	r3, #3
 800c02e:	d10a      	bne.n	800c046 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800c030:	68bb      	ldr	r3, [r7, #8]
 800c032:	799b      	ldrb	r3, [r3, #6]
 800c034:	2b00      	cmp	r3, #0
 800c036:	d003      	beq.n	800c040 <USBH_ParseEPDesc+0x1ae>
 800c038:	68bb      	ldr	r3, [r7, #8]
 800c03a:	889b      	ldrh	r3, [r3, #4]
 800c03c:	2b08      	cmp	r3, #8
 800c03e:	d909      	bls.n	800c054 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c040:	2303      	movs	r3, #3
 800c042:	75fb      	strb	r3, [r7, #23]
 800c044:	e006      	b.n	800c054 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800c046:	2303      	movs	r3, #3
 800c048:	75fb      	strb	r3, [r7, #23]
 800c04a:	e003      	b.n	800c054 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800c04c:	2303      	movs	r3, #3
 800c04e:	75fb      	strb	r3, [r7, #23]
 800c050:	e000      	b.n	800c054 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c052:	bf00      	nop
  }

  return status;
 800c054:	7dfb      	ldrb	r3, [r7, #23]
}
 800c056:	4618      	mov	r0, r3
 800c058:	371c      	adds	r7, #28
 800c05a:	46bd      	mov	sp, r7
 800c05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c060:	4770      	bx	lr

0800c062 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800c062:	b480      	push	{r7}
 800c064:	b087      	sub	sp, #28
 800c066:	af00      	add	r7, sp, #0
 800c068:	60f8      	str	r0, [r7, #12]
 800c06a:	60b9      	str	r1, [r7, #8]
 800c06c:	4613      	mov	r3, r2
 800c06e:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	3301      	adds	r3, #1
 800c074:	781b      	ldrb	r3, [r3, #0]
 800c076:	2b03      	cmp	r3, #3
 800c078:	d120      	bne.n	800c0bc <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	781b      	ldrb	r3, [r3, #0]
 800c07e:	1e9a      	subs	r2, r3, #2
 800c080:	88fb      	ldrh	r3, [r7, #6]
 800c082:	4293      	cmp	r3, r2
 800c084:	bf28      	it	cs
 800c086:	4613      	movcs	r3, r2
 800c088:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	3302      	adds	r3, #2
 800c08e:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800c090:	2300      	movs	r3, #0
 800c092:	82fb      	strh	r3, [r7, #22]
 800c094:	e00b      	b.n	800c0ae <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800c096:	8afb      	ldrh	r3, [r7, #22]
 800c098:	68fa      	ldr	r2, [r7, #12]
 800c09a:	4413      	add	r3, r2
 800c09c:	781a      	ldrb	r2, [r3, #0]
 800c09e:	68bb      	ldr	r3, [r7, #8]
 800c0a0:	701a      	strb	r2, [r3, #0]
      pdest++;
 800c0a2:	68bb      	ldr	r3, [r7, #8]
 800c0a4:	3301      	adds	r3, #1
 800c0a6:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800c0a8:	8afb      	ldrh	r3, [r7, #22]
 800c0aa:	3302      	adds	r3, #2
 800c0ac:	82fb      	strh	r3, [r7, #22]
 800c0ae:	8afa      	ldrh	r2, [r7, #22]
 800c0b0:	8abb      	ldrh	r3, [r7, #20]
 800c0b2:	429a      	cmp	r2, r3
 800c0b4:	d3ef      	bcc.n	800c096 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800c0b6:	68bb      	ldr	r3, [r7, #8]
 800c0b8:	2200      	movs	r2, #0
 800c0ba:	701a      	strb	r2, [r3, #0]
  }
}
 800c0bc:	bf00      	nop
 800c0be:	371c      	adds	r7, #28
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c6:	4770      	bx	lr

0800c0c8 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c0c8:	b480      	push	{r7}
 800c0ca:	b085      	sub	sp, #20
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
 800c0d0:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800c0d2:	683b      	ldr	r3, [r7, #0]
 800c0d4:	881b      	ldrh	r3, [r3, #0]
 800c0d6:	687a      	ldr	r2, [r7, #4]
 800c0d8:	7812      	ldrb	r2, [r2, #0]
 800c0da:	4413      	add	r3, r2
 800c0dc:	b29a      	uxth	r2, r3
 800c0de:	683b      	ldr	r3, [r7, #0]
 800c0e0:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	781b      	ldrb	r3, [r3, #0]
 800c0e6:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	4413      	add	r3, r2
 800c0ec:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c0ee:	68fb      	ldr	r3, [r7, #12]
}
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	3714      	adds	r7, #20
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0fa:	4770      	bx	lr

0800c0fc <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b086      	sub	sp, #24
 800c100:	af00      	add	r7, sp, #0
 800c102:	60f8      	str	r0, [r7, #12]
 800c104:	60b9      	str	r1, [r7, #8]
 800c106:	4613      	mov	r3, r2
 800c108:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800c10a:	2301      	movs	r3, #1
 800c10c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	789b      	ldrb	r3, [r3, #2]
 800c112:	2b01      	cmp	r3, #1
 800c114:	d002      	beq.n	800c11c <USBH_CtlReq+0x20>
 800c116:	2b02      	cmp	r3, #2
 800c118:	d015      	beq.n	800c146 <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800c11a:	e033      	b.n	800c184 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	68ba      	ldr	r2, [r7, #8]
 800c120:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	88fa      	ldrh	r2, [r7, #6]
 800c126:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	2201      	movs	r2, #1
 800c12c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	2202      	movs	r2, #2
 800c132:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800c134:	2301      	movs	r3, #1
 800c136:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c138:	2300      	movs	r3, #0
 800c13a:	2200      	movs	r2, #0
 800c13c:	2103      	movs	r1, #3
 800c13e:	68f8      	ldr	r0, [r7, #12]
 800c140:	f7ff fb34 	bl	800b7ac <USBH_OS_PutMessage>
      break;
 800c144:	e01e      	b.n	800c184 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 800c146:	68f8      	ldr	r0, [r7, #12]
 800c148:	f000 f822 	bl	800c190 <USBH_HandleControl>
 800c14c:	4603      	mov	r3, r0
 800c14e:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800c150:	7dfb      	ldrb	r3, [r7, #23]
 800c152:	2b00      	cmp	r3, #0
 800c154:	d002      	beq.n	800c15c <USBH_CtlReq+0x60>
 800c156:	7dfb      	ldrb	r3, [r7, #23]
 800c158:	2b03      	cmp	r3, #3
 800c15a:	d106      	bne.n	800c16a <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	2201      	movs	r2, #1
 800c160:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	2200      	movs	r2, #0
 800c166:	761a      	strb	r2, [r3, #24]
 800c168:	e005      	b.n	800c176 <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 800c16a:	7dfb      	ldrb	r3, [r7, #23]
 800c16c:	2b02      	cmp	r3, #2
 800c16e:	d102      	bne.n	800c176 <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	2201      	movs	r2, #1
 800c174:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c176:	2300      	movs	r3, #0
 800c178:	2200      	movs	r2, #0
 800c17a:	2103      	movs	r1, #3
 800c17c:	68f8      	ldr	r0, [r7, #12]
 800c17e:	f7ff fb15 	bl	800b7ac <USBH_OS_PutMessage>
      break;
 800c182:	bf00      	nop
  }
  return status;
 800c184:	7dfb      	ldrb	r3, [r7, #23]
}
 800c186:	4618      	mov	r0, r3
 800c188:	3718      	adds	r7, #24
 800c18a:	46bd      	mov	sp, r7
 800c18c:	bd80      	pop	{r7, pc}
	...

0800c190 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800c190:	b580      	push	{r7, lr}
 800c192:	b086      	sub	sp, #24
 800c194:	af02      	add	r7, sp, #8
 800c196:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800c198:	2301      	movs	r3, #1
 800c19a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800c19c:	2300      	movs	r3, #0
 800c19e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	7e1b      	ldrb	r3, [r3, #24]
 800c1a4:	3b01      	subs	r3, #1
 800c1a6:	2b0a      	cmp	r3, #10
 800c1a8:	f200 81b2 	bhi.w	800c510 <USBH_HandleControl+0x380>
 800c1ac:	a201      	add	r2, pc, #4	@ (adr r2, 800c1b4 <USBH_HandleControl+0x24>)
 800c1ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1b2:	bf00      	nop
 800c1b4:	0800c1e1 	.word	0x0800c1e1
 800c1b8:	0800c1fb 	.word	0x0800c1fb
 800c1bc:	0800c27d 	.word	0x0800c27d
 800c1c0:	0800c2a3 	.word	0x0800c2a3
 800c1c4:	0800c301 	.word	0x0800c301
 800c1c8:	0800c32b 	.word	0x0800c32b
 800c1cc:	0800c3ad 	.word	0x0800c3ad
 800c1d0:	0800c3cf 	.word	0x0800c3cf
 800c1d4:	0800c431 	.word	0x0800c431
 800c1d8:	0800c457 	.word	0x0800c457
 800c1dc:	0800c4b9 	.word	0x0800c4b9
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	f103 0110 	add.w	r1, r3, #16
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	795b      	ldrb	r3, [r3, #5]
 800c1ea:	461a      	mov	r2, r3
 800c1ec:	6878      	ldr	r0, [r7, #4]
 800c1ee:	f000 f99f 	bl	800c530 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	2202      	movs	r2, #2
 800c1f6:	761a      	strb	r2, [r3, #24]
      break;
 800c1f8:	e195      	b.n	800c526 <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	795b      	ldrb	r3, [r3, #5]
 800c1fe:	4619      	mov	r1, r3
 800c200:	6878      	ldr	r0, [r7, #4]
 800c202:	f003 fd43 	bl	800fc8c <USBH_LL_GetURBState>
 800c206:	4603      	mov	r3, r0
 800c208:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800c20a:	7bbb      	ldrb	r3, [r7, #14]
 800c20c:	2b01      	cmp	r3, #1
 800c20e:	d124      	bne.n	800c25a <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	7c1b      	ldrb	r3, [r3, #16]
 800c214:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c218:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	8adb      	ldrh	r3, [r3, #22]
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d00a      	beq.n	800c238 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800c222:	7b7b      	ldrb	r3, [r7, #13]
 800c224:	2b80      	cmp	r3, #128	@ 0x80
 800c226:	d103      	bne.n	800c230 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	2203      	movs	r2, #3
 800c22c:	761a      	strb	r2, [r3, #24]
 800c22e:	e00d      	b.n	800c24c <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	2205      	movs	r2, #5
 800c234:	761a      	strb	r2, [r3, #24]
 800c236:	e009      	b.n	800c24c <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 800c238:	7b7b      	ldrb	r3, [r7, #13]
 800c23a:	2b80      	cmp	r3, #128	@ 0x80
 800c23c:	d103      	bne.n	800c246 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	2209      	movs	r2, #9
 800c242:	761a      	strb	r2, [r3, #24]
 800c244:	e002      	b.n	800c24c <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	2207      	movs	r2, #7
 800c24a:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c24c:	2300      	movs	r3, #0
 800c24e:	2200      	movs	r2, #0
 800c250:	2103      	movs	r1, #3
 800c252:	6878      	ldr	r0, [r7, #4]
 800c254:	f7ff faaa 	bl	800b7ac <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c258:	e15c      	b.n	800c514 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800c25a:	7bbb      	ldrb	r3, [r7, #14]
 800c25c:	2b04      	cmp	r3, #4
 800c25e:	d003      	beq.n	800c268 <USBH_HandleControl+0xd8>
 800c260:	7bbb      	ldrb	r3, [r7, #14]
 800c262:	2b02      	cmp	r3, #2
 800c264:	f040 8156 	bne.w	800c514 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	220b      	movs	r2, #11
 800c26c:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c26e:	2300      	movs	r3, #0
 800c270:	2200      	movs	r2, #0
 800c272:	2103      	movs	r1, #3
 800c274:	6878      	ldr	r0, [r7, #4]
 800c276:	f7ff fa99 	bl	800b7ac <USBH_OS_PutMessage>
      break;
 800c27a:	e14b      	b.n	800c514 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c282:	b29a      	uxth	r2, r3
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	6899      	ldr	r1, [r3, #8]
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	899a      	ldrh	r2, [r3, #12]
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	791b      	ldrb	r3, [r3, #4]
 800c294:	6878      	ldr	r0, [r7, #4]
 800c296:	f000 f98a 	bl	800c5ae <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	2204      	movs	r2, #4
 800c29e:	761a      	strb	r2, [r3, #24]
      break;
 800c2a0:	e141      	b.n	800c526 <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	791b      	ldrb	r3, [r3, #4]
 800c2a6:	4619      	mov	r1, r3
 800c2a8:	6878      	ldr	r0, [r7, #4]
 800c2aa:	f003 fcef 	bl	800fc8c <USBH_LL_GetURBState>
 800c2ae:	4603      	mov	r3, r0
 800c2b0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800c2b2:	7bbb      	ldrb	r3, [r7, #14]
 800c2b4:	2b01      	cmp	r3, #1
 800c2b6:	d109      	bne.n	800c2cc <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	2209      	movs	r2, #9
 800c2bc:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c2be:	2300      	movs	r3, #0
 800c2c0:	2200      	movs	r2, #0
 800c2c2:	2103      	movs	r1, #3
 800c2c4:	6878      	ldr	r0, [r7, #4]
 800c2c6:	f7ff fa71 	bl	800b7ac <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c2ca:	e125      	b.n	800c518 <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 800c2cc:	7bbb      	ldrb	r3, [r7, #14]
 800c2ce:	2b05      	cmp	r3, #5
 800c2d0:	d108      	bne.n	800c2e4 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 800c2d2:	2303      	movs	r3, #3
 800c2d4:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	2200      	movs	r2, #0
 800c2da:	2103      	movs	r1, #3
 800c2dc:	6878      	ldr	r0, [r7, #4]
 800c2de:	f7ff fa65 	bl	800b7ac <USBH_OS_PutMessage>
      break;
 800c2e2:	e119      	b.n	800c518 <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 800c2e4:	7bbb      	ldrb	r3, [r7, #14]
 800c2e6:	2b04      	cmp	r3, #4
 800c2e8:	f040 8116 	bne.w	800c518 <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	220b      	movs	r2, #11
 800c2f0:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	2200      	movs	r2, #0
 800c2f6:	2103      	movs	r1, #3
 800c2f8:	6878      	ldr	r0, [r7, #4]
 800c2fa:	f7ff fa57 	bl	800b7ac <USBH_OS_PutMessage>
      break;
 800c2fe:	e10b      	b.n	800c518 <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	6899      	ldr	r1, [r3, #8]
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	899a      	ldrh	r2, [r3, #12]
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	795b      	ldrb	r3, [r3, #5]
 800c30c:	2001      	movs	r0, #1
 800c30e:	9000      	str	r0, [sp, #0]
 800c310:	6878      	ldr	r0, [r7, #4]
 800c312:	f000 f927 	bl	800c564 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c31c:	b29a      	uxth	r2, r3
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	2206      	movs	r2, #6
 800c326:	761a      	strb	r2, [r3, #24]
      break;
 800c328:	e0fd      	b.n	800c526 <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	795b      	ldrb	r3, [r3, #5]
 800c32e:	4619      	mov	r1, r3
 800c330:	6878      	ldr	r0, [r7, #4]
 800c332:	f003 fcab 	bl	800fc8c <USBH_LL_GetURBState>
 800c336:	4603      	mov	r3, r0
 800c338:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800c33a:	7bbb      	ldrb	r3, [r7, #14]
 800c33c:	2b01      	cmp	r3, #1
 800c33e:	d109      	bne.n	800c354 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	2207      	movs	r2, #7
 800c344:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c346:	2300      	movs	r3, #0
 800c348:	2200      	movs	r2, #0
 800c34a:	2103      	movs	r1, #3
 800c34c:	6878      	ldr	r0, [r7, #4]
 800c34e:	f7ff fa2d 	bl	800b7ac <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c352:	e0e3      	b.n	800c51c <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 800c354:	7bbb      	ldrb	r3, [r7, #14]
 800c356:	2b05      	cmp	r3, #5
 800c358:	d10b      	bne.n	800c372 <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	220c      	movs	r2, #12
 800c35e:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800c360:	2303      	movs	r3, #3
 800c362:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c364:	2300      	movs	r3, #0
 800c366:	2200      	movs	r2, #0
 800c368:	2103      	movs	r1, #3
 800c36a:	6878      	ldr	r0, [r7, #4]
 800c36c:	f7ff fa1e 	bl	800b7ac <USBH_OS_PutMessage>
      break;
 800c370:	e0d4      	b.n	800c51c <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c372:	7bbb      	ldrb	r3, [r7, #14]
 800c374:	2b02      	cmp	r3, #2
 800c376:	d109      	bne.n	800c38c <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	2205      	movs	r2, #5
 800c37c:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c37e:	2300      	movs	r3, #0
 800c380:	2200      	movs	r2, #0
 800c382:	2103      	movs	r1, #3
 800c384:	6878      	ldr	r0, [r7, #4]
 800c386:	f7ff fa11 	bl	800b7ac <USBH_OS_PutMessage>
      break;
 800c38a:	e0c7      	b.n	800c51c <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 800c38c:	7bbb      	ldrb	r3, [r7, #14]
 800c38e:	2b04      	cmp	r3, #4
 800c390:	f040 80c4 	bne.w	800c51c <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	220b      	movs	r2, #11
 800c398:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800c39a:	2302      	movs	r3, #2
 800c39c:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c39e:	2300      	movs	r3, #0
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	2103      	movs	r1, #3
 800c3a4:	6878      	ldr	r0, [r7, #4]
 800c3a6:	f7ff fa01 	bl	800b7ac <USBH_OS_PutMessage>
      break;
 800c3aa:	e0b7      	b.n	800c51c <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	791b      	ldrb	r3, [r3, #4]
 800c3b0:	2200      	movs	r2, #0
 800c3b2:	2100      	movs	r1, #0
 800c3b4:	6878      	ldr	r0, [r7, #4]
 800c3b6:	f000 f8fa 	bl	800c5ae <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c3c0:	b29a      	uxth	r2, r3
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	2208      	movs	r2, #8
 800c3ca:	761a      	strb	r2, [r3, #24]

      break;
 800c3cc:	e0ab      	b.n	800c526 <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	791b      	ldrb	r3, [r3, #4]
 800c3d2:	4619      	mov	r1, r3
 800c3d4:	6878      	ldr	r0, [r7, #4]
 800c3d6:	f003 fc59 	bl	800fc8c <USBH_LL_GetURBState>
 800c3da:	4603      	mov	r3, r0
 800c3dc:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800c3de:	7bbb      	ldrb	r3, [r7, #14]
 800c3e0:	2b01      	cmp	r3, #1
 800c3e2:	d10b      	bne.n	800c3fc <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	220d      	movs	r2, #13
 800c3e8:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c3ee:	2300      	movs	r3, #0
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	2103      	movs	r1, #3
 800c3f4:	6878      	ldr	r0, [r7, #4]
 800c3f6:	f7ff f9d9 	bl	800b7ac <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c3fa:	e091      	b.n	800c520 <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 800c3fc:	7bbb      	ldrb	r3, [r7, #14]
 800c3fe:	2b04      	cmp	r3, #4
 800c400:	d109      	bne.n	800c416 <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	220b      	movs	r2, #11
 800c406:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c408:	2300      	movs	r3, #0
 800c40a:	2200      	movs	r2, #0
 800c40c:	2103      	movs	r1, #3
 800c40e:	6878      	ldr	r0, [r7, #4]
 800c410:	f7ff f9cc 	bl	800b7ac <USBH_OS_PutMessage>
      break;
 800c414:	e084      	b.n	800c520 <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 800c416:	7bbb      	ldrb	r3, [r7, #14]
 800c418:	2b05      	cmp	r3, #5
 800c41a:	f040 8081 	bne.w	800c520 <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 800c41e:	2303      	movs	r3, #3
 800c420:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c422:	2300      	movs	r3, #0
 800c424:	2200      	movs	r2, #0
 800c426:	2103      	movs	r1, #3
 800c428:	6878      	ldr	r0, [r7, #4]
 800c42a:	f7ff f9bf 	bl	800b7ac <USBH_OS_PutMessage>
      break;
 800c42e:	e077      	b.n	800c520 <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	795b      	ldrb	r3, [r3, #5]
 800c434:	2201      	movs	r2, #1
 800c436:	9200      	str	r2, [sp, #0]
 800c438:	2200      	movs	r2, #0
 800c43a:	2100      	movs	r1, #0
 800c43c:	6878      	ldr	r0, [r7, #4]
 800c43e:	f000 f891 	bl	800c564 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800c448:	b29a      	uxth	r2, r3
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	220a      	movs	r2, #10
 800c452:	761a      	strb	r2, [r3, #24]
      break;
 800c454:	e067      	b.n	800c526 <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	795b      	ldrb	r3, [r3, #5]
 800c45a:	4619      	mov	r1, r3
 800c45c:	6878      	ldr	r0, [r7, #4]
 800c45e:	f003 fc15 	bl	800fc8c <USBH_LL_GetURBState>
 800c462:	4603      	mov	r3, r0
 800c464:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800c466:	7bbb      	ldrb	r3, [r7, #14]
 800c468:	2b01      	cmp	r3, #1
 800c46a:	d10b      	bne.n	800c484 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 800c46c:	2300      	movs	r3, #0
 800c46e:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	220d      	movs	r2, #13
 800c474:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c476:	2300      	movs	r3, #0
 800c478:	2200      	movs	r2, #0
 800c47a:	2103      	movs	r1, #3
 800c47c:	6878      	ldr	r0, [r7, #4]
 800c47e:	f7ff f995 	bl	800b7ac <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800c482:	e04f      	b.n	800c524 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c484:	7bbb      	ldrb	r3, [r7, #14]
 800c486:	2b02      	cmp	r3, #2
 800c488:	d109      	bne.n	800c49e <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	2209      	movs	r2, #9
 800c48e:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c490:	2300      	movs	r3, #0
 800c492:	2200      	movs	r2, #0
 800c494:	2103      	movs	r1, #3
 800c496:	6878      	ldr	r0, [r7, #4]
 800c498:	f7ff f988 	bl	800b7ac <USBH_OS_PutMessage>
      break;
 800c49c:	e042      	b.n	800c524 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 800c49e:	7bbb      	ldrb	r3, [r7, #14]
 800c4a0:	2b04      	cmp	r3, #4
 800c4a2:	d13f      	bne.n	800c524 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	220b      	movs	r2, #11
 800c4a8:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 800c4aa:	2300      	movs	r3, #0
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	2103      	movs	r1, #3
 800c4b0:	6878      	ldr	r0, [r7, #4]
 800c4b2:	f7ff f97b 	bl	800b7ac <USBH_OS_PutMessage>
      break;
 800c4b6:	e035      	b.n	800c524 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	7e5b      	ldrb	r3, [r3, #25]
 800c4bc:	3301      	adds	r3, #1
 800c4be:	b2da      	uxtb	r2, r3
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	765a      	strb	r2, [r3, #25]
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	7e5b      	ldrb	r3, [r3, #25]
 800c4c8:	2b02      	cmp	r3, #2
 800c4ca:	d806      	bhi.n	800c4da <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	2201      	movs	r2, #1
 800c4d0:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	2201      	movs	r2, #1
 800c4d6:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800c4d8:	e025      	b.n	800c526 <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800c4e0:	2106      	movs	r1, #6
 800c4e2:	6878      	ldr	r0, [r7, #4]
 800c4e4:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	2200      	movs	r2, #0
 800c4ea:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	795b      	ldrb	r3, [r3, #5]
 800c4f0:	4619      	mov	r1, r3
 800c4f2:	6878      	ldr	r0, [r7, #4]
 800c4f4:	f000 f90c 	bl	800c710 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	791b      	ldrb	r3, [r3, #4]
 800c4fc:	4619      	mov	r1, r3
 800c4fe:	6878      	ldr	r0, [r7, #4]
 800c500:	f000 f906 	bl	800c710 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	2200      	movs	r2, #0
 800c508:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800c50a:	2302      	movs	r3, #2
 800c50c:	73fb      	strb	r3, [r7, #15]
      break;
 800c50e:	e00a      	b.n	800c526 <USBH_HandleControl+0x396>

    default:
      break;
 800c510:	bf00      	nop
 800c512:	e008      	b.n	800c526 <USBH_HandleControl+0x396>
      break;
 800c514:	bf00      	nop
 800c516:	e006      	b.n	800c526 <USBH_HandleControl+0x396>
      break;
 800c518:	bf00      	nop
 800c51a:	e004      	b.n	800c526 <USBH_HandleControl+0x396>
      break;
 800c51c:	bf00      	nop
 800c51e:	e002      	b.n	800c526 <USBH_HandleControl+0x396>
      break;
 800c520:	bf00      	nop
 800c522:	e000      	b.n	800c526 <USBH_HandleControl+0x396>
      break;
 800c524:	bf00      	nop
  }

  return status;
 800c526:	7bfb      	ldrb	r3, [r7, #15]
}
 800c528:	4618      	mov	r0, r3
 800c52a:	3710      	adds	r7, #16
 800c52c:	46bd      	mov	sp, r7
 800c52e:	bd80      	pop	{r7, pc}

0800c530 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800c530:	b580      	push	{r7, lr}
 800c532:	b088      	sub	sp, #32
 800c534:	af04      	add	r7, sp, #16
 800c536:	60f8      	str	r0, [r7, #12]
 800c538:	60b9      	str	r1, [r7, #8]
 800c53a:	4613      	mov	r3, r2
 800c53c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c53e:	79f9      	ldrb	r1, [r7, #7]
 800c540:	2300      	movs	r3, #0
 800c542:	9303      	str	r3, [sp, #12]
 800c544:	2308      	movs	r3, #8
 800c546:	9302      	str	r3, [sp, #8]
 800c548:	68bb      	ldr	r3, [r7, #8]
 800c54a:	9301      	str	r3, [sp, #4]
 800c54c:	2300      	movs	r3, #0
 800c54e:	9300      	str	r3, [sp, #0]
 800c550:	2300      	movs	r3, #0
 800c552:	2200      	movs	r2, #0
 800c554:	68f8      	ldr	r0, [r7, #12]
 800c556:	f003 fb68 	bl	800fc2a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800c55a:	2300      	movs	r3, #0
}
 800c55c:	4618      	mov	r0, r3
 800c55e:	3710      	adds	r7, #16
 800c560:	46bd      	mov	sp, r7
 800c562:	bd80      	pop	{r7, pc}

0800c564 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b088      	sub	sp, #32
 800c568:	af04      	add	r7, sp, #16
 800c56a:	60f8      	str	r0, [r7, #12]
 800c56c:	60b9      	str	r1, [r7, #8]
 800c56e:	4611      	mov	r1, r2
 800c570:	461a      	mov	r2, r3
 800c572:	460b      	mov	r3, r1
 800c574:	80fb      	strh	r3, [r7, #6]
 800c576:	4613      	mov	r3, r2
 800c578:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c580:	2b00      	cmp	r3, #0
 800c582:	d001      	beq.n	800c588 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800c584:	2300      	movs	r3, #0
 800c586:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c588:	7979      	ldrb	r1, [r7, #5]
 800c58a:	7e3b      	ldrb	r3, [r7, #24]
 800c58c:	9303      	str	r3, [sp, #12]
 800c58e:	88fb      	ldrh	r3, [r7, #6]
 800c590:	9302      	str	r3, [sp, #8]
 800c592:	68bb      	ldr	r3, [r7, #8]
 800c594:	9301      	str	r3, [sp, #4]
 800c596:	2301      	movs	r3, #1
 800c598:	9300      	str	r3, [sp, #0]
 800c59a:	2300      	movs	r3, #0
 800c59c:	2200      	movs	r2, #0
 800c59e:	68f8      	ldr	r0, [r7, #12]
 800c5a0:	f003 fb43 	bl	800fc2a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800c5a4:	2300      	movs	r3, #0
}
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	3710      	adds	r7, #16
 800c5aa:	46bd      	mov	sp, r7
 800c5ac:	bd80      	pop	{r7, pc}

0800c5ae <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800c5ae:	b580      	push	{r7, lr}
 800c5b0:	b088      	sub	sp, #32
 800c5b2:	af04      	add	r7, sp, #16
 800c5b4:	60f8      	str	r0, [r7, #12]
 800c5b6:	60b9      	str	r1, [r7, #8]
 800c5b8:	4611      	mov	r1, r2
 800c5ba:	461a      	mov	r2, r3
 800c5bc:	460b      	mov	r3, r1
 800c5be:	80fb      	strh	r3, [r7, #6]
 800c5c0:	4613      	mov	r3, r2
 800c5c2:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c5c4:	7979      	ldrb	r1, [r7, #5]
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	9303      	str	r3, [sp, #12]
 800c5ca:	88fb      	ldrh	r3, [r7, #6]
 800c5cc:	9302      	str	r3, [sp, #8]
 800c5ce:	68bb      	ldr	r3, [r7, #8]
 800c5d0:	9301      	str	r3, [sp, #4]
 800c5d2:	2301      	movs	r3, #1
 800c5d4:	9300      	str	r3, [sp, #0]
 800c5d6:	2300      	movs	r3, #0
 800c5d8:	2201      	movs	r2, #1
 800c5da:	68f8      	ldr	r0, [r7, #12]
 800c5dc:	f003 fb25 	bl	800fc2a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c5e0:	2300      	movs	r3, #0

}
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	3710      	adds	r7, #16
 800c5e6:	46bd      	mov	sp, r7
 800c5e8:	bd80      	pop	{r7, pc}

0800c5ea <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800c5ea:	b580      	push	{r7, lr}
 800c5ec:	b088      	sub	sp, #32
 800c5ee:	af04      	add	r7, sp, #16
 800c5f0:	60f8      	str	r0, [r7, #12]
 800c5f2:	60b9      	str	r1, [r7, #8]
 800c5f4:	4611      	mov	r1, r2
 800c5f6:	461a      	mov	r2, r3
 800c5f8:	460b      	mov	r3, r1
 800c5fa:	80fb      	strh	r3, [r7, #6]
 800c5fc:	4613      	mov	r3, r2
 800c5fe:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c606:	2b00      	cmp	r3, #0
 800c608:	d001      	beq.n	800c60e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800c60a:	2300      	movs	r3, #0
 800c60c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c60e:	7979      	ldrb	r1, [r7, #5]
 800c610:	7e3b      	ldrb	r3, [r7, #24]
 800c612:	9303      	str	r3, [sp, #12]
 800c614:	88fb      	ldrh	r3, [r7, #6]
 800c616:	9302      	str	r3, [sp, #8]
 800c618:	68bb      	ldr	r3, [r7, #8]
 800c61a:	9301      	str	r3, [sp, #4]
 800c61c:	2301      	movs	r3, #1
 800c61e:	9300      	str	r3, [sp, #0]
 800c620:	2302      	movs	r3, #2
 800c622:	2200      	movs	r2, #0
 800c624:	68f8      	ldr	r0, [r7, #12]
 800c626:	f003 fb00 	bl	800fc2a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800c62a:	2300      	movs	r3, #0
}
 800c62c:	4618      	mov	r0, r3
 800c62e:	3710      	adds	r7, #16
 800c630:	46bd      	mov	sp, r7
 800c632:	bd80      	pop	{r7, pc}

0800c634 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800c634:	b580      	push	{r7, lr}
 800c636:	b088      	sub	sp, #32
 800c638:	af04      	add	r7, sp, #16
 800c63a:	60f8      	str	r0, [r7, #12]
 800c63c:	60b9      	str	r1, [r7, #8]
 800c63e:	4611      	mov	r1, r2
 800c640:	461a      	mov	r2, r3
 800c642:	460b      	mov	r3, r1
 800c644:	80fb      	strh	r3, [r7, #6]
 800c646:	4613      	mov	r3, r2
 800c648:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800c64a:	7979      	ldrb	r1, [r7, #5]
 800c64c:	2300      	movs	r3, #0
 800c64e:	9303      	str	r3, [sp, #12]
 800c650:	88fb      	ldrh	r3, [r7, #6]
 800c652:	9302      	str	r3, [sp, #8]
 800c654:	68bb      	ldr	r3, [r7, #8]
 800c656:	9301      	str	r3, [sp, #4]
 800c658:	2301      	movs	r3, #1
 800c65a:	9300      	str	r3, [sp, #0]
 800c65c:	2302      	movs	r3, #2
 800c65e:	2201      	movs	r2, #1
 800c660:	68f8      	ldr	r0, [r7, #12]
 800c662:	f003 fae2 	bl	800fc2a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800c666:	2300      	movs	r3, #0
}
 800c668:	4618      	mov	r0, r3
 800c66a:	3710      	adds	r7, #16
 800c66c:	46bd      	mov	sp, r7
 800c66e:	bd80      	pop	{r7, pc}

0800c670 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800c670:	b580      	push	{r7, lr}
 800c672:	b086      	sub	sp, #24
 800c674:	af04      	add	r7, sp, #16
 800c676:	6078      	str	r0, [r7, #4]
 800c678:	4608      	mov	r0, r1
 800c67a:	4611      	mov	r1, r2
 800c67c:	461a      	mov	r2, r3
 800c67e:	4603      	mov	r3, r0
 800c680:	70fb      	strb	r3, [r7, #3]
 800c682:	460b      	mov	r3, r1
 800c684:	70bb      	strb	r3, [r7, #2]
 800c686:	4613      	mov	r3, r2
 800c688:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800c68a:	7878      	ldrb	r0, [r7, #1]
 800c68c:	78ba      	ldrb	r2, [r7, #2]
 800c68e:	78f9      	ldrb	r1, [r7, #3]
 800c690:	8b3b      	ldrh	r3, [r7, #24]
 800c692:	9302      	str	r3, [sp, #8]
 800c694:	7d3b      	ldrb	r3, [r7, #20]
 800c696:	9301      	str	r3, [sp, #4]
 800c698:	7c3b      	ldrb	r3, [r7, #16]
 800c69a:	9300      	str	r3, [sp, #0]
 800c69c:	4603      	mov	r3, r0
 800c69e:	6878      	ldr	r0, [r7, #4]
 800c6a0:	f003 fa87 	bl	800fbb2 <USBH_LL_OpenPipe>

  return USBH_OK;
 800c6a4:	2300      	movs	r3, #0
}
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	3708      	adds	r7, #8
 800c6aa:	46bd      	mov	sp, r7
 800c6ac:	bd80      	pop	{r7, pc}

0800c6ae <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800c6ae:	b580      	push	{r7, lr}
 800c6b0:	b082      	sub	sp, #8
 800c6b2:	af00      	add	r7, sp, #0
 800c6b4:	6078      	str	r0, [r7, #4]
 800c6b6:	460b      	mov	r3, r1
 800c6b8:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800c6ba:	78fb      	ldrb	r3, [r7, #3]
 800c6bc:	4619      	mov	r1, r3
 800c6be:	6878      	ldr	r0, [r7, #4]
 800c6c0:	f003 faa6 	bl	800fc10 <USBH_LL_ClosePipe>

  return USBH_OK;
 800c6c4:	2300      	movs	r3, #0
}
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	3708      	adds	r7, #8
 800c6ca:	46bd      	mov	sp, r7
 800c6cc:	bd80      	pop	{r7, pc}

0800c6ce <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800c6ce:	b580      	push	{r7, lr}
 800c6d0:	b084      	sub	sp, #16
 800c6d2:	af00      	add	r7, sp, #0
 800c6d4:	6078      	str	r0, [r7, #4]
 800c6d6:	460b      	mov	r3, r1
 800c6d8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800c6da:	6878      	ldr	r0, [r7, #4]
 800c6dc:	f000 f836 	bl	800c74c <USBH_GetFreePipe>
 800c6e0:	4603      	mov	r3, r0
 800c6e2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800c6e4:	89fb      	ldrh	r3, [r7, #14]
 800c6e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c6ea:	4293      	cmp	r3, r2
 800c6ec:	d00a      	beq.n	800c704 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800c6ee:	78fa      	ldrb	r2, [r7, #3]
 800c6f0:	89fb      	ldrh	r3, [r7, #14]
 800c6f2:	f003 030f 	and.w	r3, r3, #15
 800c6f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800c6fa:	6879      	ldr	r1, [r7, #4]
 800c6fc:	33e0      	adds	r3, #224	@ 0xe0
 800c6fe:	009b      	lsls	r3, r3, #2
 800c700:	440b      	add	r3, r1
 800c702:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800c704:	89fb      	ldrh	r3, [r7, #14]
 800c706:	b2db      	uxtb	r3, r3
}
 800c708:	4618      	mov	r0, r3
 800c70a:	3710      	adds	r7, #16
 800c70c:	46bd      	mov	sp, r7
 800c70e:	bd80      	pop	{r7, pc}

0800c710 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800c710:	b480      	push	{r7}
 800c712:	b083      	sub	sp, #12
 800c714:	af00      	add	r7, sp, #0
 800c716:	6078      	str	r0, [r7, #4]
 800c718:	460b      	mov	r3, r1
 800c71a:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800c71c:	78fb      	ldrb	r3, [r7, #3]
 800c71e:	2b0f      	cmp	r3, #15
 800c720:	d80d      	bhi.n	800c73e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800c722:	78fb      	ldrb	r3, [r7, #3]
 800c724:	687a      	ldr	r2, [r7, #4]
 800c726:	33e0      	adds	r3, #224	@ 0xe0
 800c728:	009b      	lsls	r3, r3, #2
 800c72a:	4413      	add	r3, r2
 800c72c:	685a      	ldr	r2, [r3, #4]
 800c72e:	78fb      	ldrb	r3, [r7, #3]
 800c730:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800c734:	6879      	ldr	r1, [r7, #4]
 800c736:	33e0      	adds	r3, #224	@ 0xe0
 800c738:	009b      	lsls	r3, r3, #2
 800c73a:	440b      	add	r3, r1
 800c73c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800c73e:	2300      	movs	r3, #0
}
 800c740:	4618      	mov	r0, r3
 800c742:	370c      	adds	r7, #12
 800c744:	46bd      	mov	sp, r7
 800c746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c74a:	4770      	bx	lr

0800c74c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800c74c:	b480      	push	{r7}
 800c74e:	b085      	sub	sp, #20
 800c750:	af00      	add	r7, sp, #0
 800c752:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800c754:	2300      	movs	r3, #0
 800c756:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800c758:	2300      	movs	r3, #0
 800c75a:	73fb      	strb	r3, [r7, #15]
 800c75c:	e00f      	b.n	800c77e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800c75e:	7bfb      	ldrb	r3, [r7, #15]
 800c760:	687a      	ldr	r2, [r7, #4]
 800c762:	33e0      	adds	r3, #224	@ 0xe0
 800c764:	009b      	lsls	r3, r3, #2
 800c766:	4413      	add	r3, r2
 800c768:	685b      	ldr	r3, [r3, #4]
 800c76a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d102      	bne.n	800c778 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800c772:	7bfb      	ldrb	r3, [r7, #15]
 800c774:	b29b      	uxth	r3, r3
 800c776:	e007      	b.n	800c788 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800c778:	7bfb      	ldrb	r3, [r7, #15]
 800c77a:	3301      	adds	r3, #1
 800c77c:	73fb      	strb	r3, [r7, #15]
 800c77e:	7bfb      	ldrb	r3, [r7, #15]
 800c780:	2b0f      	cmp	r3, #15
 800c782:	d9ec      	bls.n	800c75e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800c784:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800c788:	4618      	mov	r0, r3
 800c78a:	3714      	adds	r7, #20
 800c78c:	46bd      	mov	sp, r7
 800c78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c792:	4770      	bx	lr

0800c794 <__NVIC_SetPriority>:
{
 800c794:	b480      	push	{r7}
 800c796:	b083      	sub	sp, #12
 800c798:	af00      	add	r7, sp, #0
 800c79a:	4603      	mov	r3, r0
 800c79c:	6039      	str	r1, [r7, #0]
 800c79e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c7a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	db0a      	blt.n	800c7be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c7a8:	683b      	ldr	r3, [r7, #0]
 800c7aa:	b2da      	uxtb	r2, r3
 800c7ac:	490c      	ldr	r1, [pc, #48]	@ (800c7e0 <__NVIC_SetPriority+0x4c>)
 800c7ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c7b2:	0112      	lsls	r2, r2, #4
 800c7b4:	b2d2      	uxtb	r2, r2
 800c7b6:	440b      	add	r3, r1
 800c7b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800c7bc:	e00a      	b.n	800c7d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c7be:	683b      	ldr	r3, [r7, #0]
 800c7c0:	b2da      	uxtb	r2, r3
 800c7c2:	4908      	ldr	r1, [pc, #32]	@ (800c7e4 <__NVIC_SetPriority+0x50>)
 800c7c4:	79fb      	ldrb	r3, [r7, #7]
 800c7c6:	f003 030f 	and.w	r3, r3, #15
 800c7ca:	3b04      	subs	r3, #4
 800c7cc:	0112      	lsls	r2, r2, #4
 800c7ce:	b2d2      	uxtb	r2, r2
 800c7d0:	440b      	add	r3, r1
 800c7d2:	761a      	strb	r2, [r3, #24]
}
 800c7d4:	bf00      	nop
 800c7d6:	370c      	adds	r7, #12
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7de:	4770      	bx	lr
 800c7e0:	e000e100 	.word	0xe000e100
 800c7e4:	e000ed00 	.word	0xe000ed00

0800c7e8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800c7e8:	b580      	push	{r7, lr}
 800c7ea:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800c7ec:	4b05      	ldr	r3, [pc, #20]	@ (800c804 <SysTick_Handler+0x1c>)
 800c7ee:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800c7f0:	f001 ff8e 	bl	800e710 <xTaskGetSchedulerState>
 800c7f4:	4603      	mov	r3, r0
 800c7f6:	2b01      	cmp	r3, #1
 800c7f8:	d001      	beq.n	800c7fe <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800c7fa:	f002 fd85 	bl	800f308 <xPortSysTickHandler>
  }
}
 800c7fe:	bf00      	nop
 800c800:	bd80      	pop	{r7, pc}
 800c802:	bf00      	nop
 800c804:	e000e010 	.word	0xe000e010

0800c808 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c808:	b580      	push	{r7, lr}
 800c80a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c80c:	2100      	movs	r1, #0
 800c80e:	f06f 0004 	mvn.w	r0, #4
 800c812:	f7ff ffbf 	bl	800c794 <__NVIC_SetPriority>
#endif
}
 800c816:	bf00      	nop
 800c818:	bd80      	pop	{r7, pc}
	...

0800c81c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c81c:	b480      	push	{r7}
 800c81e:	b083      	sub	sp, #12
 800c820:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c822:	f3ef 8305 	mrs	r3, IPSR
 800c826:	603b      	str	r3, [r7, #0]
  return(result);
 800c828:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d003      	beq.n	800c836 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c82e:	f06f 0305 	mvn.w	r3, #5
 800c832:	607b      	str	r3, [r7, #4]
 800c834:	e00c      	b.n	800c850 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c836:	4b0a      	ldr	r3, [pc, #40]	@ (800c860 <osKernelInitialize+0x44>)
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d105      	bne.n	800c84a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c83e:	4b08      	ldr	r3, [pc, #32]	@ (800c860 <osKernelInitialize+0x44>)
 800c840:	2201      	movs	r2, #1
 800c842:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c844:	2300      	movs	r3, #0
 800c846:	607b      	str	r3, [r7, #4]
 800c848:	e002      	b.n	800c850 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c84a:	f04f 33ff 	mov.w	r3, #4294967295
 800c84e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c850:	687b      	ldr	r3, [r7, #4]
}
 800c852:	4618      	mov	r0, r3
 800c854:	370c      	adds	r7, #12
 800c856:	46bd      	mov	sp, r7
 800c858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c85c:	4770      	bx	lr
 800c85e:	bf00      	nop
 800c860:	200003cc 	.word	0x200003cc

0800c864 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c864:	b580      	push	{r7, lr}
 800c866:	b082      	sub	sp, #8
 800c868:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c86a:	f3ef 8305 	mrs	r3, IPSR
 800c86e:	603b      	str	r3, [r7, #0]
  return(result);
 800c870:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c872:	2b00      	cmp	r3, #0
 800c874:	d003      	beq.n	800c87e <osKernelStart+0x1a>
    stat = osErrorISR;
 800c876:	f06f 0305 	mvn.w	r3, #5
 800c87a:	607b      	str	r3, [r7, #4]
 800c87c:	e010      	b.n	800c8a0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c87e:	4b0b      	ldr	r3, [pc, #44]	@ (800c8ac <osKernelStart+0x48>)
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	2b01      	cmp	r3, #1
 800c884:	d109      	bne.n	800c89a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c886:	f7ff ffbf 	bl	800c808 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c88a:	4b08      	ldr	r3, [pc, #32]	@ (800c8ac <osKernelStart+0x48>)
 800c88c:	2202      	movs	r2, #2
 800c88e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c890:	f001 fada 	bl	800de48 <vTaskStartScheduler>
      stat = osOK;
 800c894:	2300      	movs	r3, #0
 800c896:	607b      	str	r3, [r7, #4]
 800c898:	e002      	b.n	800c8a0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c89a:	f04f 33ff 	mov.w	r3, #4294967295
 800c89e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c8a0:	687b      	ldr	r3, [r7, #4]
}
 800c8a2:	4618      	mov	r0, r3
 800c8a4:	3708      	adds	r7, #8
 800c8a6:	46bd      	mov	sp, r7
 800c8a8:	bd80      	pop	{r7, pc}
 800c8aa:	bf00      	nop
 800c8ac:	200003cc 	.word	0x200003cc

0800c8b0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c8b0:	b580      	push	{r7, lr}
 800c8b2:	b08e      	sub	sp, #56	@ 0x38
 800c8b4:	af04      	add	r7, sp, #16
 800c8b6:	60f8      	str	r0, [r7, #12]
 800c8b8:	60b9      	str	r1, [r7, #8]
 800c8ba:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c8bc:	2300      	movs	r3, #0
 800c8be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c8c0:	f3ef 8305 	mrs	r3, IPSR
 800c8c4:	617b      	str	r3, [r7, #20]
  return(result);
 800c8c6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	d17e      	bne.n	800c9ca <osThreadNew+0x11a>
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d07b      	beq.n	800c9ca <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800c8d2:	2380      	movs	r3, #128	@ 0x80
 800c8d4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c8d6:	2318      	movs	r3, #24
 800c8d8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c8da:	2300      	movs	r3, #0
 800c8dc:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800c8de:	f04f 33ff 	mov.w	r3, #4294967295
 800c8e2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d045      	beq.n	800c976 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d002      	beq.n	800c8f8 <osThreadNew+0x48>
        name = attr->name;
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	699b      	ldr	r3, [r3, #24]
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d002      	beq.n	800c906 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	699b      	ldr	r3, [r3, #24]
 800c904:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c906:	69fb      	ldr	r3, [r7, #28]
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d008      	beq.n	800c91e <osThreadNew+0x6e>
 800c90c:	69fb      	ldr	r3, [r7, #28]
 800c90e:	2b38      	cmp	r3, #56	@ 0x38
 800c910:	d805      	bhi.n	800c91e <osThreadNew+0x6e>
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	685b      	ldr	r3, [r3, #4]
 800c916:	f003 0301 	and.w	r3, r3, #1
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d001      	beq.n	800c922 <osThreadNew+0x72>
        return (NULL);
 800c91e:	2300      	movs	r3, #0
 800c920:	e054      	b.n	800c9cc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	695b      	ldr	r3, [r3, #20]
 800c926:	2b00      	cmp	r3, #0
 800c928:	d003      	beq.n	800c932 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	695b      	ldr	r3, [r3, #20]
 800c92e:	089b      	lsrs	r3, r3, #2
 800c930:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	689b      	ldr	r3, [r3, #8]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d00e      	beq.n	800c958 <osThreadNew+0xa8>
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	68db      	ldr	r3, [r3, #12]
 800c93e:	2ba7      	cmp	r3, #167	@ 0xa7
 800c940:	d90a      	bls.n	800c958 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c946:	2b00      	cmp	r3, #0
 800c948:	d006      	beq.n	800c958 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	695b      	ldr	r3, [r3, #20]
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d002      	beq.n	800c958 <osThreadNew+0xa8>
        mem = 1;
 800c952:	2301      	movs	r3, #1
 800c954:	61bb      	str	r3, [r7, #24]
 800c956:	e010      	b.n	800c97a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	689b      	ldr	r3, [r3, #8]
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d10c      	bne.n	800c97a <osThreadNew+0xca>
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	68db      	ldr	r3, [r3, #12]
 800c964:	2b00      	cmp	r3, #0
 800c966:	d108      	bne.n	800c97a <osThreadNew+0xca>
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	691b      	ldr	r3, [r3, #16]
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d104      	bne.n	800c97a <osThreadNew+0xca>
          mem = 0;
 800c970:	2300      	movs	r3, #0
 800c972:	61bb      	str	r3, [r7, #24]
 800c974:	e001      	b.n	800c97a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800c976:	2300      	movs	r3, #0
 800c978:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c97a:	69bb      	ldr	r3, [r7, #24]
 800c97c:	2b01      	cmp	r3, #1
 800c97e:	d110      	bne.n	800c9a2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c984:	687a      	ldr	r2, [r7, #4]
 800c986:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c988:	9202      	str	r2, [sp, #8]
 800c98a:	9301      	str	r3, [sp, #4]
 800c98c:	69fb      	ldr	r3, [r7, #28]
 800c98e:	9300      	str	r3, [sp, #0]
 800c990:	68bb      	ldr	r3, [r7, #8]
 800c992:	6a3a      	ldr	r2, [r7, #32]
 800c994:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c996:	68f8      	ldr	r0, [r7, #12]
 800c998:	f001 f862 	bl	800da60 <xTaskCreateStatic>
 800c99c:	4603      	mov	r3, r0
 800c99e:	613b      	str	r3, [r7, #16]
 800c9a0:	e013      	b.n	800c9ca <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800c9a2:	69bb      	ldr	r3, [r7, #24]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d110      	bne.n	800c9ca <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c9a8:	6a3b      	ldr	r3, [r7, #32]
 800c9aa:	b29a      	uxth	r2, r3
 800c9ac:	f107 0310 	add.w	r3, r7, #16
 800c9b0:	9301      	str	r3, [sp, #4]
 800c9b2:	69fb      	ldr	r3, [r7, #28]
 800c9b4:	9300      	str	r3, [sp, #0]
 800c9b6:	68bb      	ldr	r3, [r7, #8]
 800c9b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c9ba:	68f8      	ldr	r0, [r7, #12]
 800c9bc:	f001 f8b0 	bl	800db20 <xTaskCreate>
 800c9c0:	4603      	mov	r3, r0
 800c9c2:	2b01      	cmp	r3, #1
 800c9c4:	d001      	beq.n	800c9ca <osThreadNew+0x11a>
            hTask = NULL;
 800c9c6:	2300      	movs	r3, #0
 800c9c8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c9ca:	693b      	ldr	r3, [r7, #16]
}
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	3728      	adds	r7, #40	@ 0x28
 800c9d0:	46bd      	mov	sp, r7
 800c9d2:	bd80      	pop	{r7, pc}

0800c9d4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b084      	sub	sp, #16
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c9dc:	f3ef 8305 	mrs	r3, IPSR
 800c9e0:	60bb      	str	r3, [r7, #8]
  return(result);
 800c9e2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d003      	beq.n	800c9f0 <osDelay+0x1c>
    stat = osErrorISR;
 800c9e8:	f06f 0305 	mvn.w	r3, #5
 800c9ec:	60fb      	str	r3, [r7, #12]
 800c9ee:	e007      	b.n	800ca00 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d002      	beq.n	800ca00 <osDelay+0x2c>
      vTaskDelay(ticks);
 800c9fa:	6878      	ldr	r0, [r7, #4]
 800c9fc:	f001 f9ee 	bl	800dddc <vTaskDelay>
    }
  }

  return (stat);
 800ca00:	68fb      	ldr	r3, [r7, #12]
}
 800ca02:	4618      	mov	r0, r3
 800ca04:	3710      	adds	r7, #16
 800ca06:	46bd      	mov	sp, r7
 800ca08:	bd80      	pop	{r7, pc}

0800ca0a <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800ca0a:	b580      	push	{r7, lr}
 800ca0c:	b08a      	sub	sp, #40	@ 0x28
 800ca0e:	af02      	add	r7, sp, #8
 800ca10:	60f8      	str	r0, [r7, #12]
 800ca12:	60b9      	str	r1, [r7, #8]
 800ca14:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800ca16:	2300      	movs	r3, #0
 800ca18:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ca1a:	f3ef 8305 	mrs	r3, IPSR
 800ca1e:	613b      	str	r3, [r7, #16]
  return(result);
 800ca20:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d15f      	bne.n	800cae6 <osMessageQueueNew+0xdc>
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d05c      	beq.n	800cae6 <osMessageQueueNew+0xdc>
 800ca2c:	68bb      	ldr	r3, [r7, #8]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d059      	beq.n	800cae6 <osMessageQueueNew+0xdc>
    mem = -1;
 800ca32:	f04f 33ff 	mov.w	r3, #4294967295
 800ca36:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d029      	beq.n	800ca92 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	689b      	ldr	r3, [r3, #8]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d012      	beq.n	800ca6c <osMessageQueueNew+0x62>
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	68db      	ldr	r3, [r3, #12]
 800ca4a:	2b4f      	cmp	r3, #79	@ 0x4f
 800ca4c:	d90e      	bls.n	800ca6c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d00a      	beq.n	800ca6c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	695a      	ldr	r2, [r3, #20]
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	68b9      	ldr	r1, [r7, #8]
 800ca5e:	fb01 f303 	mul.w	r3, r1, r3
 800ca62:	429a      	cmp	r2, r3
 800ca64:	d302      	bcc.n	800ca6c <osMessageQueueNew+0x62>
        mem = 1;
 800ca66:	2301      	movs	r3, #1
 800ca68:	61bb      	str	r3, [r7, #24]
 800ca6a:	e014      	b.n	800ca96 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	689b      	ldr	r3, [r3, #8]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d110      	bne.n	800ca96 <osMessageQueueNew+0x8c>
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	68db      	ldr	r3, [r3, #12]
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d10c      	bne.n	800ca96 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d108      	bne.n	800ca96 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	695b      	ldr	r3, [r3, #20]
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	d104      	bne.n	800ca96 <osMessageQueueNew+0x8c>
          mem = 0;
 800ca8c:	2300      	movs	r3, #0
 800ca8e:	61bb      	str	r3, [r7, #24]
 800ca90:	e001      	b.n	800ca96 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800ca92:	2300      	movs	r3, #0
 800ca94:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ca96:	69bb      	ldr	r3, [r7, #24]
 800ca98:	2b01      	cmp	r3, #1
 800ca9a:	d10b      	bne.n	800cab4 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	691a      	ldr	r2, [r3, #16]
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	689b      	ldr	r3, [r3, #8]
 800caa4:	2100      	movs	r1, #0
 800caa6:	9100      	str	r1, [sp, #0]
 800caa8:	68b9      	ldr	r1, [r7, #8]
 800caaa:	68f8      	ldr	r0, [r7, #12]
 800caac:	f000 fa66 	bl	800cf7c <xQueueGenericCreateStatic>
 800cab0:	61f8      	str	r0, [r7, #28]
 800cab2:	e008      	b.n	800cac6 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800cab4:	69bb      	ldr	r3, [r7, #24]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d105      	bne.n	800cac6 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800caba:	2200      	movs	r2, #0
 800cabc:	68b9      	ldr	r1, [r7, #8]
 800cabe:	68f8      	ldr	r0, [r7, #12]
 800cac0:	f000 fad9 	bl	800d076 <xQueueGenericCreate>
 800cac4:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800cac6:	69fb      	ldr	r3, [r7, #28]
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d00c      	beq.n	800cae6 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d003      	beq.n	800cada <osMessageQueueNew+0xd0>
        name = attr->name;
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	617b      	str	r3, [r7, #20]
 800cad8:	e001      	b.n	800cade <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800cada:	2300      	movs	r3, #0
 800cadc:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800cade:	6979      	ldr	r1, [r7, #20]
 800cae0:	69f8      	ldr	r0, [r7, #28]
 800cae2:	f000 ff5f 	bl	800d9a4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800cae6:	69fb      	ldr	r3, [r7, #28]
}
 800cae8:	4618      	mov	r0, r3
 800caea:	3720      	adds	r7, #32
 800caec:	46bd      	mov	sp, r7
 800caee:	bd80      	pop	{r7, pc}

0800caf0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800caf0:	b580      	push	{r7, lr}
 800caf2:	b088      	sub	sp, #32
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	60f8      	str	r0, [r7, #12]
 800caf8:	60b9      	str	r1, [r7, #8]
 800cafa:	603b      	str	r3, [r7, #0]
 800cafc:	4613      	mov	r3, r2
 800cafe:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800cb04:	2300      	movs	r3, #0
 800cb06:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cb08:	f3ef 8305 	mrs	r3, IPSR
 800cb0c:	617b      	str	r3, [r7, #20]
  return(result);
 800cb0e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d028      	beq.n	800cb66 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800cb14:	69bb      	ldr	r3, [r7, #24]
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d005      	beq.n	800cb26 <osMessageQueuePut+0x36>
 800cb1a:	68bb      	ldr	r3, [r7, #8]
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d002      	beq.n	800cb26 <osMessageQueuePut+0x36>
 800cb20:	683b      	ldr	r3, [r7, #0]
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	d003      	beq.n	800cb2e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800cb26:	f06f 0303 	mvn.w	r3, #3
 800cb2a:	61fb      	str	r3, [r7, #28]
 800cb2c:	e038      	b.n	800cba0 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800cb2e:	2300      	movs	r3, #0
 800cb30:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800cb32:	f107 0210 	add.w	r2, r7, #16
 800cb36:	2300      	movs	r3, #0
 800cb38:	68b9      	ldr	r1, [r7, #8]
 800cb3a:	69b8      	ldr	r0, [r7, #24]
 800cb3c:	f000 fbfc 	bl	800d338 <xQueueGenericSendFromISR>
 800cb40:	4603      	mov	r3, r0
 800cb42:	2b01      	cmp	r3, #1
 800cb44:	d003      	beq.n	800cb4e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800cb46:	f06f 0302 	mvn.w	r3, #2
 800cb4a:	61fb      	str	r3, [r7, #28]
 800cb4c:	e028      	b.n	800cba0 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800cb4e:	693b      	ldr	r3, [r7, #16]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d025      	beq.n	800cba0 <osMessageQueuePut+0xb0>
 800cb54:	4b15      	ldr	r3, [pc, #84]	@ (800cbac <osMessageQueuePut+0xbc>)
 800cb56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cb5a:	601a      	str	r2, [r3, #0]
 800cb5c:	f3bf 8f4f 	dsb	sy
 800cb60:	f3bf 8f6f 	isb	sy
 800cb64:	e01c      	b.n	800cba0 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800cb66:	69bb      	ldr	r3, [r7, #24]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d002      	beq.n	800cb72 <osMessageQueuePut+0x82>
 800cb6c:	68bb      	ldr	r3, [r7, #8]
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d103      	bne.n	800cb7a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800cb72:	f06f 0303 	mvn.w	r3, #3
 800cb76:	61fb      	str	r3, [r7, #28]
 800cb78:	e012      	b.n	800cba0 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800cb7a:	2300      	movs	r3, #0
 800cb7c:	683a      	ldr	r2, [r7, #0]
 800cb7e:	68b9      	ldr	r1, [r7, #8]
 800cb80:	69b8      	ldr	r0, [r7, #24]
 800cb82:	f000 fad7 	bl	800d134 <xQueueGenericSend>
 800cb86:	4603      	mov	r3, r0
 800cb88:	2b01      	cmp	r3, #1
 800cb8a:	d009      	beq.n	800cba0 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800cb8c:	683b      	ldr	r3, [r7, #0]
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d003      	beq.n	800cb9a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800cb92:	f06f 0301 	mvn.w	r3, #1
 800cb96:	61fb      	str	r3, [r7, #28]
 800cb98:	e002      	b.n	800cba0 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800cb9a:	f06f 0302 	mvn.w	r3, #2
 800cb9e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800cba0:	69fb      	ldr	r3, [r7, #28]
}
 800cba2:	4618      	mov	r0, r3
 800cba4:	3720      	adds	r7, #32
 800cba6:	46bd      	mov	sp, r7
 800cba8:	bd80      	pop	{r7, pc}
 800cbaa:	bf00      	nop
 800cbac:	e000ed04 	.word	0xe000ed04

0800cbb0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800cbb0:	b580      	push	{r7, lr}
 800cbb2:	b088      	sub	sp, #32
 800cbb4:	af00      	add	r7, sp, #0
 800cbb6:	60f8      	str	r0, [r7, #12]
 800cbb8:	60b9      	str	r1, [r7, #8]
 800cbba:	607a      	str	r2, [r7, #4]
 800cbbc:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800cbc2:	2300      	movs	r3, #0
 800cbc4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cbc6:	f3ef 8305 	mrs	r3, IPSR
 800cbca:	617b      	str	r3, [r7, #20]
  return(result);
 800cbcc:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d028      	beq.n	800cc24 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800cbd2:	69bb      	ldr	r3, [r7, #24]
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d005      	beq.n	800cbe4 <osMessageQueueGet+0x34>
 800cbd8:	68bb      	ldr	r3, [r7, #8]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d002      	beq.n	800cbe4 <osMessageQueueGet+0x34>
 800cbde:	683b      	ldr	r3, [r7, #0]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d003      	beq.n	800cbec <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800cbe4:	f06f 0303 	mvn.w	r3, #3
 800cbe8:	61fb      	str	r3, [r7, #28]
 800cbea:	e037      	b.n	800cc5c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800cbec:	2300      	movs	r3, #0
 800cbee:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800cbf0:	f107 0310 	add.w	r3, r7, #16
 800cbf4:	461a      	mov	r2, r3
 800cbf6:	68b9      	ldr	r1, [r7, #8]
 800cbf8:	69b8      	ldr	r0, [r7, #24]
 800cbfa:	f000 fd1d 	bl	800d638 <xQueueReceiveFromISR>
 800cbfe:	4603      	mov	r3, r0
 800cc00:	2b01      	cmp	r3, #1
 800cc02:	d003      	beq.n	800cc0c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800cc04:	f06f 0302 	mvn.w	r3, #2
 800cc08:	61fb      	str	r3, [r7, #28]
 800cc0a:	e027      	b.n	800cc5c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800cc0c:	693b      	ldr	r3, [r7, #16]
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d024      	beq.n	800cc5c <osMessageQueueGet+0xac>
 800cc12:	4b15      	ldr	r3, [pc, #84]	@ (800cc68 <osMessageQueueGet+0xb8>)
 800cc14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc18:	601a      	str	r2, [r3, #0]
 800cc1a:	f3bf 8f4f 	dsb	sy
 800cc1e:	f3bf 8f6f 	isb	sy
 800cc22:	e01b      	b.n	800cc5c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800cc24:	69bb      	ldr	r3, [r7, #24]
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d002      	beq.n	800cc30 <osMessageQueueGet+0x80>
 800cc2a:	68bb      	ldr	r3, [r7, #8]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d103      	bne.n	800cc38 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800cc30:	f06f 0303 	mvn.w	r3, #3
 800cc34:	61fb      	str	r3, [r7, #28]
 800cc36:	e011      	b.n	800cc5c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800cc38:	683a      	ldr	r2, [r7, #0]
 800cc3a:	68b9      	ldr	r1, [r7, #8]
 800cc3c:	69b8      	ldr	r0, [r7, #24]
 800cc3e:	f000 fc19 	bl	800d474 <xQueueReceive>
 800cc42:	4603      	mov	r3, r0
 800cc44:	2b01      	cmp	r3, #1
 800cc46:	d009      	beq.n	800cc5c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800cc48:	683b      	ldr	r3, [r7, #0]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d003      	beq.n	800cc56 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800cc4e:	f06f 0301 	mvn.w	r3, #1
 800cc52:	61fb      	str	r3, [r7, #28]
 800cc54:	e002      	b.n	800cc5c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800cc56:	f06f 0302 	mvn.w	r3, #2
 800cc5a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800cc5c:	69fb      	ldr	r3, [r7, #28]
}
 800cc5e:	4618      	mov	r0, r3
 800cc60:	3720      	adds	r7, #32
 800cc62:	46bd      	mov	sp, r7
 800cc64:	bd80      	pop	{r7, pc}
 800cc66:	bf00      	nop
 800cc68:	e000ed04 	.word	0xe000ed04

0800cc6c <osMessageQueueGetSpace>:
  }

  return ((uint32_t)count);
}

uint32_t osMessageQueueGetSpace (osMessageQueueId_t mq_id) {
 800cc6c:	b580      	push	{r7, lr}
 800cc6e:	b08a      	sub	sp, #40	@ 0x28
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	6078      	str	r0, [r7, #4]
  StaticQueue_t *mq = (StaticQueue_t *)mq_id;
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	623b      	str	r3, [r7, #32]
  uint32_t space;
  uint32_t isrm;

  if (mq == NULL) {
 800cc78:	6a3b      	ldr	r3, [r7, #32]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d102      	bne.n	800cc84 <osMessageQueueGetSpace+0x18>
    space = 0U;
 800cc7e:	2300      	movs	r3, #0
 800cc80:	627b      	str	r3, [r7, #36]	@ 0x24
 800cc82:	e023      	b.n	800cccc <osMessageQueueGetSpace+0x60>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cc84:	f3ef 8305 	mrs	r3, IPSR
 800cc88:	61bb      	str	r3, [r7, #24]
  return(result);
 800cc8a:	69bb      	ldr	r3, [r7, #24]
  }
  else if (IS_IRQ()) {
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d019      	beq.n	800ccc4 <osMessageQueueGetSpace+0x58>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800cc90:	f3ef 8211 	mrs	r2, BASEPRI
 800cc94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc98:	f383 8811 	msr	BASEPRI, r3
 800cc9c:	f3bf 8f6f 	isb	sy
 800cca0:	f3bf 8f4f 	dsb	sy
 800cca4:	613a      	str	r2, [r7, #16]
 800cca6:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800cca8:	693b      	ldr	r3, [r7, #16]
    isrm = taskENTER_CRITICAL_FROM_ISR();
 800ccaa:	61fb      	str	r3, [r7, #28]

    /* space = pxQueue->uxLength - pxQueue->uxMessagesWaiting; */
    space = mq->uxDummy4[1] - mq->uxDummy4[0];
 800ccac:	6a3b      	ldr	r3, [r7, #32]
 800ccae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ccb0:	6a3b      	ldr	r3, [r7, #32]
 800ccb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ccb4:	1ad3      	subs	r3, r2, r3
 800ccb6:	627b      	str	r3, [r7, #36]	@ 0x24
 800ccb8:	69fb      	ldr	r3, [r7, #28]
 800ccba:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ccbc:	697b      	ldr	r3, [r7, #20]
 800ccbe:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ccc2:	e003      	b.n	800cccc <osMessageQueueGetSpace+0x60>

    taskEXIT_CRITICAL_FROM_ISR(isrm);
  }
  else {
    space = (uint32_t)uxQueueSpacesAvailable ((QueueHandle_t)mq);
 800ccc4:	6a38      	ldr	r0, [r7, #32]
 800ccc6:	f000 fd39 	bl	800d73c <uxQueueSpacesAvailable>
 800ccca:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  return (space);
 800cccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ccce:	4618      	mov	r0, r3
 800ccd0:	3728      	adds	r7, #40	@ 0x28
 800ccd2:	46bd      	mov	sp, r7
 800ccd4:	bd80      	pop	{r7, pc}
	...

0800ccd8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ccd8:	b480      	push	{r7}
 800ccda:	b085      	sub	sp, #20
 800ccdc:	af00      	add	r7, sp, #0
 800ccde:	60f8      	str	r0, [r7, #12]
 800cce0:	60b9      	str	r1, [r7, #8]
 800cce2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	4a07      	ldr	r2, [pc, #28]	@ (800cd04 <vApplicationGetIdleTaskMemory+0x2c>)
 800cce8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ccea:	68bb      	ldr	r3, [r7, #8]
 800ccec:	4a06      	ldr	r2, [pc, #24]	@ (800cd08 <vApplicationGetIdleTaskMemory+0x30>)
 800ccee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	2280      	movs	r2, #128	@ 0x80
 800ccf4:	601a      	str	r2, [r3, #0]
}
 800ccf6:	bf00      	nop
 800ccf8:	3714      	adds	r7, #20
 800ccfa:	46bd      	mov	sp, r7
 800ccfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd00:	4770      	bx	lr
 800cd02:	bf00      	nop
 800cd04:	200003d0 	.word	0x200003d0
 800cd08:	20000478 	.word	0x20000478

0800cd0c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800cd0c:	b480      	push	{r7}
 800cd0e:	b085      	sub	sp, #20
 800cd10:	af00      	add	r7, sp, #0
 800cd12:	60f8      	str	r0, [r7, #12]
 800cd14:	60b9      	str	r1, [r7, #8]
 800cd16:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	4a07      	ldr	r2, [pc, #28]	@ (800cd38 <vApplicationGetTimerTaskMemory+0x2c>)
 800cd1c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800cd1e:	68bb      	ldr	r3, [r7, #8]
 800cd20:	4a06      	ldr	r2, [pc, #24]	@ (800cd3c <vApplicationGetTimerTaskMemory+0x30>)
 800cd22:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cd2a:	601a      	str	r2, [r3, #0]
}
 800cd2c:	bf00      	nop
 800cd2e:	3714      	adds	r7, #20
 800cd30:	46bd      	mov	sp, r7
 800cd32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd36:	4770      	bx	lr
 800cd38:	20000678 	.word	0x20000678
 800cd3c:	20000720 	.word	0x20000720

0800cd40 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800cd40:	b480      	push	{r7}
 800cd42:	b083      	sub	sp, #12
 800cd44:	af00      	add	r7, sp, #0
 800cd46:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	f103 0208 	add.w	r2, r3, #8
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	f04f 32ff 	mov.w	r2, #4294967295
 800cd58:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	f103 0208 	add.w	r2, r3, #8
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	f103 0208 	add.w	r2, r3, #8
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	2200      	movs	r2, #0
 800cd72:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800cd74:	bf00      	nop
 800cd76:	370c      	adds	r7, #12
 800cd78:	46bd      	mov	sp, r7
 800cd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd7e:	4770      	bx	lr

0800cd80 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800cd80:	b480      	push	{r7}
 800cd82:	b083      	sub	sp, #12
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	2200      	movs	r2, #0
 800cd8c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800cd8e:	bf00      	nop
 800cd90:	370c      	adds	r7, #12
 800cd92:	46bd      	mov	sp, r7
 800cd94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd98:	4770      	bx	lr

0800cd9a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cd9a:	b480      	push	{r7}
 800cd9c:	b085      	sub	sp, #20
 800cd9e:	af00      	add	r7, sp, #0
 800cda0:	6078      	str	r0, [r7, #4]
 800cda2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	685b      	ldr	r3, [r3, #4]
 800cda8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800cdaa:	683b      	ldr	r3, [r7, #0]
 800cdac:	68fa      	ldr	r2, [r7, #12]
 800cdae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	689a      	ldr	r2, [r3, #8]
 800cdb4:	683b      	ldr	r3, [r7, #0]
 800cdb6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	689b      	ldr	r3, [r3, #8]
 800cdbc:	683a      	ldr	r2, [r7, #0]
 800cdbe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	683a      	ldr	r2, [r7, #0]
 800cdc4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800cdc6:	683b      	ldr	r3, [r7, #0]
 800cdc8:	687a      	ldr	r2, [r7, #4]
 800cdca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	1c5a      	adds	r2, r3, #1
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	601a      	str	r2, [r3, #0]
}
 800cdd6:	bf00      	nop
 800cdd8:	3714      	adds	r7, #20
 800cdda:	46bd      	mov	sp, r7
 800cddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde0:	4770      	bx	lr

0800cde2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cde2:	b480      	push	{r7}
 800cde4:	b085      	sub	sp, #20
 800cde6:	af00      	add	r7, sp, #0
 800cde8:	6078      	str	r0, [r7, #4]
 800cdea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800cdec:	683b      	ldr	r3, [r7, #0]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800cdf2:	68bb      	ldr	r3, [r7, #8]
 800cdf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdf8:	d103      	bne.n	800ce02 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	691b      	ldr	r3, [r3, #16]
 800cdfe:	60fb      	str	r3, [r7, #12]
 800ce00:	e00c      	b.n	800ce1c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	3308      	adds	r3, #8
 800ce06:	60fb      	str	r3, [r7, #12]
 800ce08:	e002      	b.n	800ce10 <vListInsert+0x2e>
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	685b      	ldr	r3, [r3, #4]
 800ce0e:	60fb      	str	r3, [r7, #12]
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	685b      	ldr	r3, [r3, #4]
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	68ba      	ldr	r2, [r7, #8]
 800ce18:	429a      	cmp	r2, r3
 800ce1a:	d2f6      	bcs.n	800ce0a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	685a      	ldr	r2, [r3, #4]
 800ce20:	683b      	ldr	r3, [r7, #0]
 800ce22:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ce24:	683b      	ldr	r3, [r7, #0]
 800ce26:	685b      	ldr	r3, [r3, #4]
 800ce28:	683a      	ldr	r2, [r7, #0]
 800ce2a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ce2c:	683b      	ldr	r3, [r7, #0]
 800ce2e:	68fa      	ldr	r2, [r7, #12]
 800ce30:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	683a      	ldr	r2, [r7, #0]
 800ce36:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ce38:	683b      	ldr	r3, [r7, #0]
 800ce3a:	687a      	ldr	r2, [r7, #4]
 800ce3c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	1c5a      	adds	r2, r3, #1
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	601a      	str	r2, [r3, #0]
}
 800ce48:	bf00      	nop
 800ce4a:	3714      	adds	r7, #20
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce52:	4770      	bx	lr

0800ce54 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ce54:	b480      	push	{r7}
 800ce56:	b085      	sub	sp, #20
 800ce58:	af00      	add	r7, sp, #0
 800ce5a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	691b      	ldr	r3, [r3, #16]
 800ce60:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	685b      	ldr	r3, [r3, #4]
 800ce66:	687a      	ldr	r2, [r7, #4]
 800ce68:	6892      	ldr	r2, [r2, #8]
 800ce6a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	689b      	ldr	r3, [r3, #8]
 800ce70:	687a      	ldr	r2, [r7, #4]
 800ce72:	6852      	ldr	r2, [r2, #4]
 800ce74:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	685b      	ldr	r3, [r3, #4]
 800ce7a:	687a      	ldr	r2, [r7, #4]
 800ce7c:	429a      	cmp	r2, r3
 800ce7e:	d103      	bne.n	800ce88 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	689a      	ldr	r2, [r3, #8]
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	2200      	movs	r2, #0
 800ce8c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	1e5a      	subs	r2, r3, #1
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	681b      	ldr	r3, [r3, #0]
}
 800ce9c:	4618      	mov	r0, r3
 800ce9e:	3714      	adds	r7, #20
 800cea0:	46bd      	mov	sp, r7
 800cea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea6:	4770      	bx	lr

0800cea8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800cea8:	b580      	push	{r7, lr}
 800ceaa:	b084      	sub	sp, #16
 800ceac:	af00      	add	r7, sp, #0
 800ceae:	6078      	str	r0, [r7, #4]
 800ceb0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d10b      	bne.n	800ced4 <xQueueGenericReset+0x2c>
	__asm volatile
 800cebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cec0:	f383 8811 	msr	BASEPRI, r3
 800cec4:	f3bf 8f6f 	isb	sy
 800cec8:	f3bf 8f4f 	dsb	sy
 800cecc:	60bb      	str	r3, [r7, #8]
}
 800cece:	bf00      	nop
 800ced0:	bf00      	nop
 800ced2:	e7fd      	b.n	800ced0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ced4:	f002 f988 	bl	800f1e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	681a      	ldr	r2, [r3, #0]
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cee0:	68f9      	ldr	r1, [r7, #12]
 800cee2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800cee4:	fb01 f303 	mul.w	r3, r1, r3
 800cee8:	441a      	add	r2, r3
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	2200      	movs	r2, #0
 800cef2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	681a      	ldr	r2, [r3, #0]
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	681a      	ldr	r2, [r3, #0]
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf04:	3b01      	subs	r3, #1
 800cf06:	68f9      	ldr	r1, [r7, #12]
 800cf08:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800cf0a:	fb01 f303 	mul.w	r3, r1, r3
 800cf0e:	441a      	add	r2, r3
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	22ff      	movs	r2, #255	@ 0xff
 800cf18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	22ff      	movs	r2, #255	@ 0xff
 800cf20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800cf24:	683b      	ldr	r3, [r7, #0]
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d114      	bne.n	800cf54 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	691b      	ldr	r3, [r3, #16]
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d01a      	beq.n	800cf68 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	3310      	adds	r3, #16
 800cf36:	4618      	mov	r0, r3
 800cf38:	f001 fa24 	bl	800e384 <xTaskRemoveFromEventList>
 800cf3c:	4603      	mov	r3, r0
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d012      	beq.n	800cf68 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800cf42:	4b0d      	ldr	r3, [pc, #52]	@ (800cf78 <xQueueGenericReset+0xd0>)
 800cf44:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cf48:	601a      	str	r2, [r3, #0]
 800cf4a:	f3bf 8f4f 	dsb	sy
 800cf4e:	f3bf 8f6f 	isb	sy
 800cf52:	e009      	b.n	800cf68 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	3310      	adds	r3, #16
 800cf58:	4618      	mov	r0, r3
 800cf5a:	f7ff fef1 	bl	800cd40 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	3324      	adds	r3, #36	@ 0x24
 800cf62:	4618      	mov	r0, r3
 800cf64:	f7ff feec 	bl	800cd40 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800cf68:	f002 f970 	bl	800f24c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800cf6c:	2301      	movs	r3, #1
}
 800cf6e:	4618      	mov	r0, r3
 800cf70:	3710      	adds	r7, #16
 800cf72:	46bd      	mov	sp, r7
 800cf74:	bd80      	pop	{r7, pc}
 800cf76:	bf00      	nop
 800cf78:	e000ed04 	.word	0xe000ed04

0800cf7c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800cf7c:	b580      	push	{r7, lr}
 800cf7e:	b08e      	sub	sp, #56	@ 0x38
 800cf80:	af02      	add	r7, sp, #8
 800cf82:	60f8      	str	r0, [r7, #12]
 800cf84:	60b9      	str	r1, [r7, #8]
 800cf86:	607a      	str	r2, [r7, #4]
 800cf88:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d10b      	bne.n	800cfa8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800cf90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf94:	f383 8811 	msr	BASEPRI, r3
 800cf98:	f3bf 8f6f 	isb	sy
 800cf9c:	f3bf 8f4f 	dsb	sy
 800cfa0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800cfa2:	bf00      	nop
 800cfa4:	bf00      	nop
 800cfa6:	e7fd      	b.n	800cfa4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800cfa8:	683b      	ldr	r3, [r7, #0]
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d10b      	bne.n	800cfc6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800cfae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfb2:	f383 8811 	msr	BASEPRI, r3
 800cfb6:	f3bf 8f6f 	isb	sy
 800cfba:	f3bf 8f4f 	dsb	sy
 800cfbe:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800cfc0:	bf00      	nop
 800cfc2:	bf00      	nop
 800cfc4:	e7fd      	b.n	800cfc2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d002      	beq.n	800cfd2 <xQueueGenericCreateStatic+0x56>
 800cfcc:	68bb      	ldr	r3, [r7, #8]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d001      	beq.n	800cfd6 <xQueueGenericCreateStatic+0x5a>
 800cfd2:	2301      	movs	r3, #1
 800cfd4:	e000      	b.n	800cfd8 <xQueueGenericCreateStatic+0x5c>
 800cfd6:	2300      	movs	r3, #0
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d10b      	bne.n	800cff4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800cfdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfe0:	f383 8811 	msr	BASEPRI, r3
 800cfe4:	f3bf 8f6f 	isb	sy
 800cfe8:	f3bf 8f4f 	dsb	sy
 800cfec:	623b      	str	r3, [r7, #32]
}
 800cfee:	bf00      	nop
 800cff0:	bf00      	nop
 800cff2:	e7fd      	b.n	800cff0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d102      	bne.n	800d000 <xQueueGenericCreateStatic+0x84>
 800cffa:	68bb      	ldr	r3, [r7, #8]
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d101      	bne.n	800d004 <xQueueGenericCreateStatic+0x88>
 800d000:	2301      	movs	r3, #1
 800d002:	e000      	b.n	800d006 <xQueueGenericCreateStatic+0x8a>
 800d004:	2300      	movs	r3, #0
 800d006:	2b00      	cmp	r3, #0
 800d008:	d10b      	bne.n	800d022 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800d00a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d00e:	f383 8811 	msr	BASEPRI, r3
 800d012:	f3bf 8f6f 	isb	sy
 800d016:	f3bf 8f4f 	dsb	sy
 800d01a:	61fb      	str	r3, [r7, #28]
}
 800d01c:	bf00      	nop
 800d01e:	bf00      	nop
 800d020:	e7fd      	b.n	800d01e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d022:	2350      	movs	r3, #80	@ 0x50
 800d024:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d026:	697b      	ldr	r3, [r7, #20]
 800d028:	2b50      	cmp	r3, #80	@ 0x50
 800d02a:	d00b      	beq.n	800d044 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800d02c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d030:	f383 8811 	msr	BASEPRI, r3
 800d034:	f3bf 8f6f 	isb	sy
 800d038:	f3bf 8f4f 	dsb	sy
 800d03c:	61bb      	str	r3, [r7, #24]
}
 800d03e:	bf00      	nop
 800d040:	bf00      	nop
 800d042:	e7fd      	b.n	800d040 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d044:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d046:	683b      	ldr	r3, [r7, #0]
 800d048:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800d04a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d00d      	beq.n	800d06c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d052:	2201      	movs	r2, #1
 800d054:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d058:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800d05c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d05e:	9300      	str	r3, [sp, #0]
 800d060:	4613      	mov	r3, r2
 800d062:	687a      	ldr	r2, [r7, #4]
 800d064:	68b9      	ldr	r1, [r7, #8]
 800d066:	68f8      	ldr	r0, [r7, #12]
 800d068:	f000 f840 	bl	800d0ec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d06c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800d06e:	4618      	mov	r0, r3
 800d070:	3730      	adds	r7, #48	@ 0x30
 800d072:	46bd      	mov	sp, r7
 800d074:	bd80      	pop	{r7, pc}

0800d076 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d076:	b580      	push	{r7, lr}
 800d078:	b08a      	sub	sp, #40	@ 0x28
 800d07a:	af02      	add	r7, sp, #8
 800d07c:	60f8      	str	r0, [r7, #12]
 800d07e:	60b9      	str	r1, [r7, #8]
 800d080:	4613      	mov	r3, r2
 800d082:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	2b00      	cmp	r3, #0
 800d088:	d10b      	bne.n	800d0a2 <xQueueGenericCreate+0x2c>
	__asm volatile
 800d08a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d08e:	f383 8811 	msr	BASEPRI, r3
 800d092:	f3bf 8f6f 	isb	sy
 800d096:	f3bf 8f4f 	dsb	sy
 800d09a:	613b      	str	r3, [r7, #16]
}
 800d09c:	bf00      	nop
 800d09e:	bf00      	nop
 800d0a0:	e7fd      	b.n	800d09e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	68ba      	ldr	r2, [r7, #8]
 800d0a6:	fb02 f303 	mul.w	r3, r2, r3
 800d0aa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800d0ac:	69fb      	ldr	r3, [r7, #28]
 800d0ae:	3350      	adds	r3, #80	@ 0x50
 800d0b0:	4618      	mov	r0, r3
 800d0b2:	f002 f9bb 	bl	800f42c <pvPortMalloc>
 800d0b6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d0b8:	69bb      	ldr	r3, [r7, #24]
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d011      	beq.n	800d0e2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800d0be:	69bb      	ldr	r3, [r7, #24]
 800d0c0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d0c2:	697b      	ldr	r3, [r7, #20]
 800d0c4:	3350      	adds	r3, #80	@ 0x50
 800d0c6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800d0c8:	69bb      	ldr	r3, [r7, #24]
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d0d0:	79fa      	ldrb	r2, [r7, #7]
 800d0d2:	69bb      	ldr	r3, [r7, #24]
 800d0d4:	9300      	str	r3, [sp, #0]
 800d0d6:	4613      	mov	r3, r2
 800d0d8:	697a      	ldr	r2, [r7, #20]
 800d0da:	68b9      	ldr	r1, [r7, #8]
 800d0dc:	68f8      	ldr	r0, [r7, #12]
 800d0de:	f000 f805 	bl	800d0ec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d0e2:	69bb      	ldr	r3, [r7, #24]
	}
 800d0e4:	4618      	mov	r0, r3
 800d0e6:	3720      	adds	r7, #32
 800d0e8:	46bd      	mov	sp, r7
 800d0ea:	bd80      	pop	{r7, pc}

0800d0ec <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	b084      	sub	sp, #16
 800d0f0:	af00      	add	r7, sp, #0
 800d0f2:	60f8      	str	r0, [r7, #12]
 800d0f4:	60b9      	str	r1, [r7, #8]
 800d0f6:	607a      	str	r2, [r7, #4]
 800d0f8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d0fa:	68bb      	ldr	r3, [r7, #8]
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d103      	bne.n	800d108 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d100:	69bb      	ldr	r3, [r7, #24]
 800d102:	69ba      	ldr	r2, [r7, #24]
 800d104:	601a      	str	r2, [r3, #0]
 800d106:	e002      	b.n	800d10e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d108:	69bb      	ldr	r3, [r7, #24]
 800d10a:	687a      	ldr	r2, [r7, #4]
 800d10c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d10e:	69bb      	ldr	r3, [r7, #24]
 800d110:	68fa      	ldr	r2, [r7, #12]
 800d112:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d114:	69bb      	ldr	r3, [r7, #24]
 800d116:	68ba      	ldr	r2, [r7, #8]
 800d118:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d11a:	2101      	movs	r1, #1
 800d11c:	69b8      	ldr	r0, [r7, #24]
 800d11e:	f7ff fec3 	bl	800cea8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d122:	69bb      	ldr	r3, [r7, #24]
 800d124:	78fa      	ldrb	r2, [r7, #3]
 800d126:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d12a:	bf00      	nop
 800d12c:	3710      	adds	r7, #16
 800d12e:	46bd      	mov	sp, r7
 800d130:	bd80      	pop	{r7, pc}
	...

0800d134 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d134:	b580      	push	{r7, lr}
 800d136:	b08e      	sub	sp, #56	@ 0x38
 800d138:	af00      	add	r7, sp, #0
 800d13a:	60f8      	str	r0, [r7, #12]
 800d13c:	60b9      	str	r1, [r7, #8]
 800d13e:	607a      	str	r2, [r7, #4]
 800d140:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d142:	2300      	movs	r3, #0
 800d144:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d14a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d10b      	bne.n	800d168 <xQueueGenericSend+0x34>
	__asm volatile
 800d150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d154:	f383 8811 	msr	BASEPRI, r3
 800d158:	f3bf 8f6f 	isb	sy
 800d15c:	f3bf 8f4f 	dsb	sy
 800d160:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d162:	bf00      	nop
 800d164:	bf00      	nop
 800d166:	e7fd      	b.n	800d164 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d168:	68bb      	ldr	r3, [r7, #8]
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d103      	bne.n	800d176 <xQueueGenericSend+0x42>
 800d16e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d172:	2b00      	cmp	r3, #0
 800d174:	d101      	bne.n	800d17a <xQueueGenericSend+0x46>
 800d176:	2301      	movs	r3, #1
 800d178:	e000      	b.n	800d17c <xQueueGenericSend+0x48>
 800d17a:	2300      	movs	r3, #0
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d10b      	bne.n	800d198 <xQueueGenericSend+0x64>
	__asm volatile
 800d180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d184:	f383 8811 	msr	BASEPRI, r3
 800d188:	f3bf 8f6f 	isb	sy
 800d18c:	f3bf 8f4f 	dsb	sy
 800d190:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d192:	bf00      	nop
 800d194:	bf00      	nop
 800d196:	e7fd      	b.n	800d194 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d198:	683b      	ldr	r3, [r7, #0]
 800d19a:	2b02      	cmp	r3, #2
 800d19c:	d103      	bne.n	800d1a6 <xQueueGenericSend+0x72>
 800d19e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d1a2:	2b01      	cmp	r3, #1
 800d1a4:	d101      	bne.n	800d1aa <xQueueGenericSend+0x76>
 800d1a6:	2301      	movs	r3, #1
 800d1a8:	e000      	b.n	800d1ac <xQueueGenericSend+0x78>
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d10b      	bne.n	800d1c8 <xQueueGenericSend+0x94>
	__asm volatile
 800d1b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1b4:	f383 8811 	msr	BASEPRI, r3
 800d1b8:	f3bf 8f6f 	isb	sy
 800d1bc:	f3bf 8f4f 	dsb	sy
 800d1c0:	623b      	str	r3, [r7, #32]
}
 800d1c2:	bf00      	nop
 800d1c4:	bf00      	nop
 800d1c6:	e7fd      	b.n	800d1c4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d1c8:	f001 faa2 	bl	800e710 <xTaskGetSchedulerState>
 800d1cc:	4603      	mov	r3, r0
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d102      	bne.n	800d1d8 <xQueueGenericSend+0xa4>
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d101      	bne.n	800d1dc <xQueueGenericSend+0xa8>
 800d1d8:	2301      	movs	r3, #1
 800d1da:	e000      	b.n	800d1de <xQueueGenericSend+0xaa>
 800d1dc:	2300      	movs	r3, #0
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d10b      	bne.n	800d1fa <xQueueGenericSend+0xc6>
	__asm volatile
 800d1e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1e6:	f383 8811 	msr	BASEPRI, r3
 800d1ea:	f3bf 8f6f 	isb	sy
 800d1ee:	f3bf 8f4f 	dsb	sy
 800d1f2:	61fb      	str	r3, [r7, #28]
}
 800d1f4:	bf00      	nop
 800d1f6:	bf00      	nop
 800d1f8:	e7fd      	b.n	800d1f6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d1fa:	f001 fff5 	bl	800f1e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d1fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d200:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d204:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d206:	429a      	cmp	r2, r3
 800d208:	d302      	bcc.n	800d210 <xQueueGenericSend+0xdc>
 800d20a:	683b      	ldr	r3, [r7, #0]
 800d20c:	2b02      	cmp	r3, #2
 800d20e:	d129      	bne.n	800d264 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d210:	683a      	ldr	r2, [r7, #0]
 800d212:	68b9      	ldr	r1, [r7, #8]
 800d214:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d216:	f000 fab5 	bl	800d784 <prvCopyDataToQueue>
 800d21a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d21c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d21e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d220:	2b00      	cmp	r3, #0
 800d222:	d010      	beq.n	800d246 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d226:	3324      	adds	r3, #36	@ 0x24
 800d228:	4618      	mov	r0, r3
 800d22a:	f001 f8ab 	bl	800e384 <xTaskRemoveFromEventList>
 800d22e:	4603      	mov	r3, r0
 800d230:	2b00      	cmp	r3, #0
 800d232:	d013      	beq.n	800d25c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d234:	4b3f      	ldr	r3, [pc, #252]	@ (800d334 <xQueueGenericSend+0x200>)
 800d236:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d23a:	601a      	str	r2, [r3, #0]
 800d23c:	f3bf 8f4f 	dsb	sy
 800d240:	f3bf 8f6f 	isb	sy
 800d244:	e00a      	b.n	800d25c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d007      	beq.n	800d25c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d24c:	4b39      	ldr	r3, [pc, #228]	@ (800d334 <xQueueGenericSend+0x200>)
 800d24e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d252:	601a      	str	r2, [r3, #0]
 800d254:	f3bf 8f4f 	dsb	sy
 800d258:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d25c:	f001 fff6 	bl	800f24c <vPortExitCritical>
				return pdPASS;
 800d260:	2301      	movs	r3, #1
 800d262:	e063      	b.n	800d32c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	2b00      	cmp	r3, #0
 800d268:	d103      	bne.n	800d272 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d26a:	f001 ffef 	bl	800f24c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d26e:	2300      	movs	r3, #0
 800d270:	e05c      	b.n	800d32c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d272:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d274:	2b00      	cmp	r3, #0
 800d276:	d106      	bne.n	800d286 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d278:	f107 0314 	add.w	r3, r7, #20
 800d27c:	4618      	mov	r0, r3
 800d27e:	f001 f8e5 	bl	800e44c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d282:	2301      	movs	r3, #1
 800d284:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d286:	f001 ffe1 	bl	800f24c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d28a:	f000 fe4d 	bl	800df28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d28e:	f001 ffab 	bl	800f1e8 <vPortEnterCritical>
 800d292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d294:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d298:	b25b      	sxtb	r3, r3
 800d29a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d29e:	d103      	bne.n	800d2a8 <xQueueGenericSend+0x174>
 800d2a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2a2:	2200      	movs	r2, #0
 800d2a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d2a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2aa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d2ae:	b25b      	sxtb	r3, r3
 800d2b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2b4:	d103      	bne.n	800d2be <xQueueGenericSend+0x18a>
 800d2b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2b8:	2200      	movs	r2, #0
 800d2ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d2be:	f001 ffc5 	bl	800f24c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d2c2:	1d3a      	adds	r2, r7, #4
 800d2c4:	f107 0314 	add.w	r3, r7, #20
 800d2c8:	4611      	mov	r1, r2
 800d2ca:	4618      	mov	r0, r3
 800d2cc:	f001 f8d4 	bl	800e478 <xTaskCheckForTimeOut>
 800d2d0:	4603      	mov	r3, r0
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d124      	bne.n	800d320 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d2d6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d2d8:	f000 fb4c 	bl	800d974 <prvIsQueueFull>
 800d2dc:	4603      	mov	r3, r0
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d018      	beq.n	800d314 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d2e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2e4:	3310      	adds	r3, #16
 800d2e6:	687a      	ldr	r2, [r7, #4]
 800d2e8:	4611      	mov	r1, r2
 800d2ea:	4618      	mov	r0, r3
 800d2ec:	f000 fff8 	bl	800e2e0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d2f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d2f2:	f000 fad7 	bl	800d8a4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d2f6:	f000 fe25 	bl	800df44 <xTaskResumeAll>
 800d2fa:	4603      	mov	r3, r0
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	f47f af7c 	bne.w	800d1fa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800d302:	4b0c      	ldr	r3, [pc, #48]	@ (800d334 <xQueueGenericSend+0x200>)
 800d304:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d308:	601a      	str	r2, [r3, #0]
 800d30a:	f3bf 8f4f 	dsb	sy
 800d30e:	f3bf 8f6f 	isb	sy
 800d312:	e772      	b.n	800d1fa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d314:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d316:	f000 fac5 	bl	800d8a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d31a:	f000 fe13 	bl	800df44 <xTaskResumeAll>
 800d31e:	e76c      	b.n	800d1fa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d320:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d322:	f000 fabf 	bl	800d8a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d326:	f000 fe0d 	bl	800df44 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d32a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d32c:	4618      	mov	r0, r3
 800d32e:	3738      	adds	r7, #56	@ 0x38
 800d330:	46bd      	mov	sp, r7
 800d332:	bd80      	pop	{r7, pc}
 800d334:	e000ed04 	.word	0xe000ed04

0800d338 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d338:	b580      	push	{r7, lr}
 800d33a:	b090      	sub	sp, #64	@ 0x40
 800d33c:	af00      	add	r7, sp, #0
 800d33e:	60f8      	str	r0, [r7, #12]
 800d340:	60b9      	str	r1, [r7, #8]
 800d342:	607a      	str	r2, [r7, #4]
 800d344:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800d34a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d10b      	bne.n	800d368 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800d350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d354:	f383 8811 	msr	BASEPRI, r3
 800d358:	f3bf 8f6f 	isb	sy
 800d35c:	f3bf 8f4f 	dsb	sy
 800d360:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d362:	bf00      	nop
 800d364:	bf00      	nop
 800d366:	e7fd      	b.n	800d364 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d368:	68bb      	ldr	r3, [r7, #8]
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d103      	bne.n	800d376 <xQueueGenericSendFromISR+0x3e>
 800d36e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d372:	2b00      	cmp	r3, #0
 800d374:	d101      	bne.n	800d37a <xQueueGenericSendFromISR+0x42>
 800d376:	2301      	movs	r3, #1
 800d378:	e000      	b.n	800d37c <xQueueGenericSendFromISR+0x44>
 800d37a:	2300      	movs	r3, #0
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d10b      	bne.n	800d398 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800d380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d384:	f383 8811 	msr	BASEPRI, r3
 800d388:	f3bf 8f6f 	isb	sy
 800d38c:	f3bf 8f4f 	dsb	sy
 800d390:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d392:	bf00      	nop
 800d394:	bf00      	nop
 800d396:	e7fd      	b.n	800d394 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d398:	683b      	ldr	r3, [r7, #0]
 800d39a:	2b02      	cmp	r3, #2
 800d39c:	d103      	bne.n	800d3a6 <xQueueGenericSendFromISR+0x6e>
 800d39e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d3a2:	2b01      	cmp	r3, #1
 800d3a4:	d101      	bne.n	800d3aa <xQueueGenericSendFromISR+0x72>
 800d3a6:	2301      	movs	r3, #1
 800d3a8:	e000      	b.n	800d3ac <xQueueGenericSendFromISR+0x74>
 800d3aa:	2300      	movs	r3, #0
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d10b      	bne.n	800d3c8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800d3b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3b4:	f383 8811 	msr	BASEPRI, r3
 800d3b8:	f3bf 8f6f 	isb	sy
 800d3bc:	f3bf 8f4f 	dsb	sy
 800d3c0:	623b      	str	r3, [r7, #32]
}
 800d3c2:	bf00      	nop
 800d3c4:	bf00      	nop
 800d3c6:	e7fd      	b.n	800d3c4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d3c8:	f001 ffee 	bl	800f3a8 <vPortValidateInterruptPriority>
	__asm volatile
 800d3cc:	f3ef 8211 	mrs	r2, BASEPRI
 800d3d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3d4:	f383 8811 	msr	BASEPRI, r3
 800d3d8:	f3bf 8f6f 	isb	sy
 800d3dc:	f3bf 8f4f 	dsb	sy
 800d3e0:	61fa      	str	r2, [r7, #28]
 800d3e2:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800d3e4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d3e6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d3e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d3ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d3f0:	429a      	cmp	r2, r3
 800d3f2:	d302      	bcc.n	800d3fa <xQueueGenericSendFromISR+0xc2>
 800d3f4:	683b      	ldr	r3, [r7, #0]
 800d3f6:	2b02      	cmp	r3, #2
 800d3f8:	d12f      	bne.n	800d45a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d3fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d400:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d406:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d408:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d40a:	683a      	ldr	r2, [r7, #0]
 800d40c:	68b9      	ldr	r1, [r7, #8]
 800d40e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d410:	f000 f9b8 	bl	800d784 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d414:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800d418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d41c:	d112      	bne.n	800d444 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d41e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d422:	2b00      	cmp	r3, #0
 800d424:	d016      	beq.n	800d454 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d428:	3324      	adds	r3, #36	@ 0x24
 800d42a:	4618      	mov	r0, r3
 800d42c:	f000 ffaa 	bl	800e384 <xTaskRemoveFromEventList>
 800d430:	4603      	mov	r3, r0
 800d432:	2b00      	cmp	r3, #0
 800d434:	d00e      	beq.n	800d454 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d00b      	beq.n	800d454 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	2201      	movs	r2, #1
 800d440:	601a      	str	r2, [r3, #0]
 800d442:	e007      	b.n	800d454 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d444:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d448:	3301      	adds	r3, #1
 800d44a:	b2db      	uxtb	r3, r3
 800d44c:	b25a      	sxtb	r2, r3
 800d44e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d450:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d454:	2301      	movs	r3, #1
 800d456:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800d458:	e001      	b.n	800d45e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d45a:	2300      	movs	r3, #0
 800d45c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d45e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d460:	617b      	str	r3, [r7, #20]
	__asm volatile
 800d462:	697b      	ldr	r3, [r7, #20]
 800d464:	f383 8811 	msr	BASEPRI, r3
}
 800d468:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d46a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d46c:	4618      	mov	r0, r3
 800d46e:	3740      	adds	r7, #64	@ 0x40
 800d470:	46bd      	mov	sp, r7
 800d472:	bd80      	pop	{r7, pc}

0800d474 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d474:	b580      	push	{r7, lr}
 800d476:	b08c      	sub	sp, #48	@ 0x30
 800d478:	af00      	add	r7, sp, #0
 800d47a:	60f8      	str	r0, [r7, #12]
 800d47c:	60b9      	str	r1, [r7, #8]
 800d47e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d480:	2300      	movs	r3, #0
 800d482:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d10b      	bne.n	800d4a6 <xQueueReceive+0x32>
	__asm volatile
 800d48e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d492:	f383 8811 	msr	BASEPRI, r3
 800d496:	f3bf 8f6f 	isb	sy
 800d49a:	f3bf 8f4f 	dsb	sy
 800d49e:	623b      	str	r3, [r7, #32]
}
 800d4a0:	bf00      	nop
 800d4a2:	bf00      	nop
 800d4a4:	e7fd      	b.n	800d4a2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d4a6:	68bb      	ldr	r3, [r7, #8]
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d103      	bne.n	800d4b4 <xQueueReceive+0x40>
 800d4ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d101      	bne.n	800d4b8 <xQueueReceive+0x44>
 800d4b4:	2301      	movs	r3, #1
 800d4b6:	e000      	b.n	800d4ba <xQueueReceive+0x46>
 800d4b8:	2300      	movs	r3, #0
 800d4ba:	2b00      	cmp	r3, #0
 800d4bc:	d10b      	bne.n	800d4d6 <xQueueReceive+0x62>
	__asm volatile
 800d4be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4c2:	f383 8811 	msr	BASEPRI, r3
 800d4c6:	f3bf 8f6f 	isb	sy
 800d4ca:	f3bf 8f4f 	dsb	sy
 800d4ce:	61fb      	str	r3, [r7, #28]
}
 800d4d0:	bf00      	nop
 800d4d2:	bf00      	nop
 800d4d4:	e7fd      	b.n	800d4d2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d4d6:	f001 f91b 	bl	800e710 <xTaskGetSchedulerState>
 800d4da:	4603      	mov	r3, r0
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d102      	bne.n	800d4e6 <xQueueReceive+0x72>
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d101      	bne.n	800d4ea <xQueueReceive+0x76>
 800d4e6:	2301      	movs	r3, #1
 800d4e8:	e000      	b.n	800d4ec <xQueueReceive+0x78>
 800d4ea:	2300      	movs	r3, #0
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d10b      	bne.n	800d508 <xQueueReceive+0x94>
	__asm volatile
 800d4f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4f4:	f383 8811 	msr	BASEPRI, r3
 800d4f8:	f3bf 8f6f 	isb	sy
 800d4fc:	f3bf 8f4f 	dsb	sy
 800d500:	61bb      	str	r3, [r7, #24]
}
 800d502:	bf00      	nop
 800d504:	bf00      	nop
 800d506:	e7fd      	b.n	800d504 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d508:	f001 fe6e 	bl	800f1e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d50c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d50e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d510:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d514:	2b00      	cmp	r3, #0
 800d516:	d01f      	beq.n	800d558 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d518:	68b9      	ldr	r1, [r7, #8]
 800d51a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d51c:	f000 f99c 	bl	800d858 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d522:	1e5a      	subs	r2, r3, #1
 800d524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d526:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d52a:	691b      	ldr	r3, [r3, #16]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d00f      	beq.n	800d550 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d532:	3310      	adds	r3, #16
 800d534:	4618      	mov	r0, r3
 800d536:	f000 ff25 	bl	800e384 <xTaskRemoveFromEventList>
 800d53a:	4603      	mov	r3, r0
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d007      	beq.n	800d550 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d540:	4b3c      	ldr	r3, [pc, #240]	@ (800d634 <xQueueReceive+0x1c0>)
 800d542:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d546:	601a      	str	r2, [r3, #0]
 800d548:	f3bf 8f4f 	dsb	sy
 800d54c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d550:	f001 fe7c 	bl	800f24c <vPortExitCritical>
				return pdPASS;
 800d554:	2301      	movs	r3, #1
 800d556:	e069      	b.n	800d62c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d103      	bne.n	800d566 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d55e:	f001 fe75 	bl	800f24c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d562:	2300      	movs	r3, #0
 800d564:	e062      	b.n	800d62c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d566:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d106      	bne.n	800d57a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d56c:	f107 0310 	add.w	r3, r7, #16
 800d570:	4618      	mov	r0, r3
 800d572:	f000 ff6b 	bl	800e44c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d576:	2301      	movs	r3, #1
 800d578:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d57a:	f001 fe67 	bl	800f24c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d57e:	f000 fcd3 	bl	800df28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d582:	f001 fe31 	bl	800f1e8 <vPortEnterCritical>
 800d586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d588:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d58c:	b25b      	sxtb	r3, r3
 800d58e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d592:	d103      	bne.n	800d59c <xQueueReceive+0x128>
 800d594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d596:	2200      	movs	r2, #0
 800d598:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d59c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d59e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d5a2:	b25b      	sxtb	r3, r3
 800d5a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5a8:	d103      	bne.n	800d5b2 <xQueueReceive+0x13e>
 800d5aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5ac:	2200      	movs	r2, #0
 800d5ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d5b2:	f001 fe4b 	bl	800f24c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d5b6:	1d3a      	adds	r2, r7, #4
 800d5b8:	f107 0310 	add.w	r3, r7, #16
 800d5bc:	4611      	mov	r1, r2
 800d5be:	4618      	mov	r0, r3
 800d5c0:	f000 ff5a 	bl	800e478 <xTaskCheckForTimeOut>
 800d5c4:	4603      	mov	r3, r0
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d123      	bne.n	800d612 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d5ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d5cc:	f000 f9bc 	bl	800d948 <prvIsQueueEmpty>
 800d5d0:	4603      	mov	r3, r0
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d017      	beq.n	800d606 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d5d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5d8:	3324      	adds	r3, #36	@ 0x24
 800d5da:	687a      	ldr	r2, [r7, #4]
 800d5dc:	4611      	mov	r1, r2
 800d5de:	4618      	mov	r0, r3
 800d5e0:	f000 fe7e 	bl	800e2e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d5e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d5e6:	f000 f95d 	bl	800d8a4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d5ea:	f000 fcab 	bl	800df44 <xTaskResumeAll>
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d189      	bne.n	800d508 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800d5f4:	4b0f      	ldr	r3, [pc, #60]	@ (800d634 <xQueueReceive+0x1c0>)
 800d5f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d5fa:	601a      	str	r2, [r3, #0]
 800d5fc:	f3bf 8f4f 	dsb	sy
 800d600:	f3bf 8f6f 	isb	sy
 800d604:	e780      	b.n	800d508 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d606:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d608:	f000 f94c 	bl	800d8a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d60c:	f000 fc9a 	bl	800df44 <xTaskResumeAll>
 800d610:	e77a      	b.n	800d508 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d612:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d614:	f000 f946 	bl	800d8a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d618:	f000 fc94 	bl	800df44 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d61c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d61e:	f000 f993 	bl	800d948 <prvIsQueueEmpty>
 800d622:	4603      	mov	r3, r0
 800d624:	2b00      	cmp	r3, #0
 800d626:	f43f af6f 	beq.w	800d508 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d62a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d62c:	4618      	mov	r0, r3
 800d62e:	3730      	adds	r7, #48	@ 0x30
 800d630:	46bd      	mov	sp, r7
 800d632:	bd80      	pop	{r7, pc}
 800d634:	e000ed04 	.word	0xe000ed04

0800d638 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800d638:	b580      	push	{r7, lr}
 800d63a:	b08e      	sub	sp, #56	@ 0x38
 800d63c:	af00      	add	r7, sp, #0
 800d63e:	60f8      	str	r0, [r7, #12]
 800d640:	60b9      	str	r1, [r7, #8]
 800d642:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d10b      	bne.n	800d666 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800d64e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d652:	f383 8811 	msr	BASEPRI, r3
 800d656:	f3bf 8f6f 	isb	sy
 800d65a:	f3bf 8f4f 	dsb	sy
 800d65e:	623b      	str	r3, [r7, #32]
}
 800d660:	bf00      	nop
 800d662:	bf00      	nop
 800d664:	e7fd      	b.n	800d662 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d666:	68bb      	ldr	r3, [r7, #8]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d103      	bne.n	800d674 <xQueueReceiveFromISR+0x3c>
 800d66c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d66e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d670:	2b00      	cmp	r3, #0
 800d672:	d101      	bne.n	800d678 <xQueueReceiveFromISR+0x40>
 800d674:	2301      	movs	r3, #1
 800d676:	e000      	b.n	800d67a <xQueueReceiveFromISR+0x42>
 800d678:	2300      	movs	r3, #0
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d10b      	bne.n	800d696 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800d67e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d682:	f383 8811 	msr	BASEPRI, r3
 800d686:	f3bf 8f6f 	isb	sy
 800d68a:	f3bf 8f4f 	dsb	sy
 800d68e:	61fb      	str	r3, [r7, #28]
}
 800d690:	bf00      	nop
 800d692:	bf00      	nop
 800d694:	e7fd      	b.n	800d692 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d696:	f001 fe87 	bl	800f3a8 <vPortValidateInterruptPriority>
	__asm volatile
 800d69a:	f3ef 8211 	mrs	r2, BASEPRI
 800d69e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6a2:	f383 8811 	msr	BASEPRI, r3
 800d6a6:	f3bf 8f6f 	isb	sy
 800d6aa:	f3bf 8f4f 	dsb	sy
 800d6ae:	61ba      	str	r2, [r7, #24]
 800d6b0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800d6b2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d6b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d6b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6ba:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d6bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d02f      	beq.n	800d722 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800d6c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d6c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d6cc:	68b9      	ldr	r1, [r7, #8]
 800d6ce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d6d0:	f000 f8c2 	bl	800d858 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d6d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6d6:	1e5a      	subs	r2, r3, #1
 800d6d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6da:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800d6dc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d6e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6e4:	d112      	bne.n	800d70c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d6e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6e8:	691b      	ldr	r3, [r3, #16]
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d016      	beq.n	800d71c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d6ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6f0:	3310      	adds	r3, #16
 800d6f2:	4618      	mov	r0, r3
 800d6f4:	f000 fe46 	bl	800e384 <xTaskRemoveFromEventList>
 800d6f8:	4603      	mov	r3, r0
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d00e      	beq.n	800d71c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	2b00      	cmp	r3, #0
 800d702:	d00b      	beq.n	800d71c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	2201      	movs	r2, #1
 800d708:	601a      	str	r2, [r3, #0]
 800d70a:	e007      	b.n	800d71c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800d70c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d710:	3301      	adds	r3, #1
 800d712:	b2db      	uxtb	r3, r3
 800d714:	b25a      	sxtb	r2, r3
 800d716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d718:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800d71c:	2301      	movs	r3, #1
 800d71e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d720:	e001      	b.n	800d726 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800d722:	2300      	movs	r3, #0
 800d724:	637b      	str	r3, [r7, #52]	@ 0x34
 800d726:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d728:	613b      	str	r3, [r7, #16]
	__asm volatile
 800d72a:	693b      	ldr	r3, [r7, #16]
 800d72c:	f383 8811 	msr	BASEPRI, r3
}
 800d730:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d732:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d734:	4618      	mov	r0, r3
 800d736:	3738      	adds	r7, #56	@ 0x38
 800d738:	46bd      	mov	sp, r7
 800d73a:	bd80      	pop	{r7, pc}

0800d73c <uxQueueSpacesAvailable>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 800d73c:	b580      	push	{r7, lr}
 800d73e:	b086      	sub	sp, #24
 800d740:	af00      	add	r7, sp, #0
 800d742:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800d748:	697b      	ldr	r3, [r7, #20]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d10b      	bne.n	800d766 <uxQueueSpacesAvailable+0x2a>
	__asm volatile
 800d74e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d752:	f383 8811 	msr	BASEPRI, r3
 800d756:	f3bf 8f6f 	isb	sy
 800d75a:	f3bf 8f4f 	dsb	sy
 800d75e:	60fb      	str	r3, [r7, #12]
}
 800d760:	bf00      	nop
 800d762:	bf00      	nop
 800d764:	e7fd      	b.n	800d762 <uxQueueSpacesAvailable+0x26>

	taskENTER_CRITICAL();
 800d766:	f001 fd3f 	bl	800f1e8 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 800d76a:	697b      	ldr	r3, [r7, #20]
 800d76c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d76e:	697b      	ldr	r3, [r7, #20]
 800d770:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d772:	1ad3      	subs	r3, r2, r3
 800d774:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800d776:	f001 fd69 	bl	800f24c <vPortExitCritical>

	return uxReturn;
 800d77a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800d77c:	4618      	mov	r0, r3
 800d77e:	3718      	adds	r7, #24
 800d780:	46bd      	mov	sp, r7
 800d782:	bd80      	pop	{r7, pc}

0800d784 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d784:	b580      	push	{r7, lr}
 800d786:	b086      	sub	sp, #24
 800d788:	af00      	add	r7, sp, #0
 800d78a:	60f8      	str	r0, [r7, #12]
 800d78c:	60b9      	str	r1, [r7, #8]
 800d78e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d790:	2300      	movs	r3, #0
 800d792:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d798:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d79a:	68fb      	ldr	r3, [r7, #12]
 800d79c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d10d      	bne.n	800d7be <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d7a2:	68fb      	ldr	r3, [r7, #12]
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d14d      	bne.n	800d846 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	689b      	ldr	r3, [r3, #8]
 800d7ae:	4618      	mov	r0, r3
 800d7b0:	f000 ffcc 	bl	800e74c <xTaskPriorityDisinherit>
 800d7b4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	2200      	movs	r2, #0
 800d7ba:	609a      	str	r2, [r3, #8]
 800d7bc:	e043      	b.n	800d846 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d119      	bne.n	800d7f8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d7c4:	68fb      	ldr	r3, [r7, #12]
 800d7c6:	6858      	ldr	r0, [r3, #4]
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d7cc:	461a      	mov	r2, r3
 800d7ce:	68b9      	ldr	r1, [r7, #8]
 800d7d0:	f002 fc6c 	bl	80100ac <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	685a      	ldr	r2, [r3, #4]
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d7dc:	441a      	add	r2, r3
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	685a      	ldr	r2, [r3, #4]
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	689b      	ldr	r3, [r3, #8]
 800d7ea:	429a      	cmp	r2, r3
 800d7ec:	d32b      	bcc.n	800d846 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	681a      	ldr	r2, [r3, #0]
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	605a      	str	r2, [r3, #4]
 800d7f6:	e026      	b.n	800d846 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	68d8      	ldr	r0, [r3, #12]
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d800:	461a      	mov	r2, r3
 800d802:	68b9      	ldr	r1, [r7, #8]
 800d804:	f002 fc52 	bl	80100ac <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d808:	68fb      	ldr	r3, [r7, #12]
 800d80a:	68da      	ldr	r2, [r3, #12]
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d810:	425b      	negs	r3, r3
 800d812:	441a      	add	r2, r3
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	68da      	ldr	r2, [r3, #12]
 800d81c:	68fb      	ldr	r3, [r7, #12]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	429a      	cmp	r2, r3
 800d822:	d207      	bcs.n	800d834 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	689a      	ldr	r2, [r3, #8]
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d82c:	425b      	negs	r3, r3
 800d82e:	441a      	add	r2, r3
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	2b02      	cmp	r3, #2
 800d838:	d105      	bne.n	800d846 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d83a:	693b      	ldr	r3, [r7, #16]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d002      	beq.n	800d846 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d840:	693b      	ldr	r3, [r7, #16]
 800d842:	3b01      	subs	r3, #1
 800d844:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d846:	693b      	ldr	r3, [r7, #16]
 800d848:	1c5a      	adds	r2, r3, #1
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800d84e:	697b      	ldr	r3, [r7, #20]
}
 800d850:	4618      	mov	r0, r3
 800d852:	3718      	adds	r7, #24
 800d854:	46bd      	mov	sp, r7
 800d856:	bd80      	pop	{r7, pc}

0800d858 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d858:	b580      	push	{r7, lr}
 800d85a:	b082      	sub	sp, #8
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	6078      	str	r0, [r7, #4]
 800d860:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d866:	2b00      	cmp	r3, #0
 800d868:	d018      	beq.n	800d89c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	68da      	ldr	r2, [r3, #12]
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d872:	441a      	add	r2, r3
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	68da      	ldr	r2, [r3, #12]
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	689b      	ldr	r3, [r3, #8]
 800d880:	429a      	cmp	r2, r3
 800d882:	d303      	bcc.n	800d88c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	681a      	ldr	r2, [r3, #0]
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	68d9      	ldr	r1, [r3, #12]
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d894:	461a      	mov	r2, r3
 800d896:	6838      	ldr	r0, [r7, #0]
 800d898:	f002 fc08 	bl	80100ac <memcpy>
	}
}
 800d89c:	bf00      	nop
 800d89e:	3708      	adds	r7, #8
 800d8a0:	46bd      	mov	sp, r7
 800d8a2:	bd80      	pop	{r7, pc}

0800d8a4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d8a4:	b580      	push	{r7, lr}
 800d8a6:	b084      	sub	sp, #16
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d8ac:	f001 fc9c 	bl	800f1e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d8b6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d8b8:	e011      	b.n	800d8de <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d012      	beq.n	800d8e8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	3324      	adds	r3, #36	@ 0x24
 800d8c6:	4618      	mov	r0, r3
 800d8c8:	f000 fd5c 	bl	800e384 <xTaskRemoveFromEventList>
 800d8cc:	4603      	mov	r3, r0
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d001      	beq.n	800d8d6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d8d2:	f000 fe35 	bl	800e540 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d8d6:	7bfb      	ldrb	r3, [r7, #15]
 800d8d8:	3b01      	subs	r3, #1
 800d8da:	b2db      	uxtb	r3, r3
 800d8dc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d8de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	dce9      	bgt.n	800d8ba <prvUnlockQueue+0x16>
 800d8e6:	e000      	b.n	800d8ea <prvUnlockQueue+0x46>
					break;
 800d8e8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	22ff      	movs	r2, #255	@ 0xff
 800d8ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800d8f2:	f001 fcab 	bl	800f24c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d8f6:	f001 fc77 	bl	800f1e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d900:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d902:	e011      	b.n	800d928 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	691b      	ldr	r3, [r3, #16]
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d012      	beq.n	800d932 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	3310      	adds	r3, #16
 800d910:	4618      	mov	r0, r3
 800d912:	f000 fd37 	bl	800e384 <xTaskRemoveFromEventList>
 800d916:	4603      	mov	r3, r0
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d001      	beq.n	800d920 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d91c:	f000 fe10 	bl	800e540 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d920:	7bbb      	ldrb	r3, [r7, #14]
 800d922:	3b01      	subs	r3, #1
 800d924:	b2db      	uxtb	r3, r3
 800d926:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d928:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	dce9      	bgt.n	800d904 <prvUnlockQueue+0x60>
 800d930:	e000      	b.n	800d934 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d932:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	22ff      	movs	r2, #255	@ 0xff
 800d938:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800d93c:	f001 fc86 	bl	800f24c <vPortExitCritical>
}
 800d940:	bf00      	nop
 800d942:	3710      	adds	r7, #16
 800d944:	46bd      	mov	sp, r7
 800d946:	bd80      	pop	{r7, pc}

0800d948 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d948:	b580      	push	{r7, lr}
 800d94a:	b084      	sub	sp, #16
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d950:	f001 fc4a 	bl	800f1e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d102      	bne.n	800d962 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d95c:	2301      	movs	r3, #1
 800d95e:	60fb      	str	r3, [r7, #12]
 800d960:	e001      	b.n	800d966 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d962:	2300      	movs	r3, #0
 800d964:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d966:	f001 fc71 	bl	800f24c <vPortExitCritical>

	return xReturn;
 800d96a:	68fb      	ldr	r3, [r7, #12]
}
 800d96c:	4618      	mov	r0, r3
 800d96e:	3710      	adds	r7, #16
 800d970:	46bd      	mov	sp, r7
 800d972:	bd80      	pop	{r7, pc}

0800d974 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d974:	b580      	push	{r7, lr}
 800d976:	b084      	sub	sp, #16
 800d978:	af00      	add	r7, sp, #0
 800d97a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d97c:	f001 fc34 	bl	800f1e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d988:	429a      	cmp	r2, r3
 800d98a:	d102      	bne.n	800d992 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d98c:	2301      	movs	r3, #1
 800d98e:	60fb      	str	r3, [r7, #12]
 800d990:	e001      	b.n	800d996 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d992:	2300      	movs	r3, #0
 800d994:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d996:	f001 fc59 	bl	800f24c <vPortExitCritical>

	return xReturn;
 800d99a:	68fb      	ldr	r3, [r7, #12]
}
 800d99c:	4618      	mov	r0, r3
 800d99e:	3710      	adds	r7, #16
 800d9a0:	46bd      	mov	sp, r7
 800d9a2:	bd80      	pop	{r7, pc}

0800d9a4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800d9a4:	b480      	push	{r7}
 800d9a6:	b085      	sub	sp, #20
 800d9a8:	af00      	add	r7, sp, #0
 800d9aa:	6078      	str	r0, [r7, #4]
 800d9ac:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d9ae:	2300      	movs	r3, #0
 800d9b0:	60fb      	str	r3, [r7, #12]
 800d9b2:	e014      	b.n	800d9de <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800d9b4:	4a0f      	ldr	r2, [pc, #60]	@ (800d9f4 <vQueueAddToRegistry+0x50>)
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d10b      	bne.n	800d9d8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800d9c0:	490c      	ldr	r1, [pc, #48]	@ (800d9f4 <vQueueAddToRegistry+0x50>)
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	683a      	ldr	r2, [r7, #0]
 800d9c6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800d9ca:	4a0a      	ldr	r2, [pc, #40]	@ (800d9f4 <vQueueAddToRegistry+0x50>)
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	00db      	lsls	r3, r3, #3
 800d9d0:	4413      	add	r3, r2
 800d9d2:	687a      	ldr	r2, [r7, #4]
 800d9d4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800d9d6:	e006      	b.n	800d9e6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	3301      	adds	r3, #1
 800d9dc:	60fb      	str	r3, [r7, #12]
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	2b07      	cmp	r3, #7
 800d9e2:	d9e7      	bls.n	800d9b4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d9e4:	bf00      	nop
 800d9e6:	bf00      	nop
 800d9e8:	3714      	adds	r7, #20
 800d9ea:	46bd      	mov	sp, r7
 800d9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9f0:	4770      	bx	lr
 800d9f2:	bf00      	nop
 800d9f4:	20000b20 	.word	0x20000b20

0800d9f8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d9f8:	b580      	push	{r7, lr}
 800d9fa:	b086      	sub	sp, #24
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	60f8      	str	r0, [r7, #12]
 800da00:	60b9      	str	r1, [r7, #8]
 800da02:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800da04:	68fb      	ldr	r3, [r7, #12]
 800da06:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800da08:	f001 fbee 	bl	800f1e8 <vPortEnterCritical>
 800da0c:	697b      	ldr	r3, [r7, #20]
 800da0e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800da12:	b25b      	sxtb	r3, r3
 800da14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da18:	d103      	bne.n	800da22 <vQueueWaitForMessageRestricted+0x2a>
 800da1a:	697b      	ldr	r3, [r7, #20]
 800da1c:	2200      	movs	r2, #0
 800da1e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800da22:	697b      	ldr	r3, [r7, #20]
 800da24:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800da28:	b25b      	sxtb	r3, r3
 800da2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da2e:	d103      	bne.n	800da38 <vQueueWaitForMessageRestricted+0x40>
 800da30:	697b      	ldr	r3, [r7, #20]
 800da32:	2200      	movs	r2, #0
 800da34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800da38:	f001 fc08 	bl	800f24c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800da3c:	697b      	ldr	r3, [r7, #20]
 800da3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da40:	2b00      	cmp	r3, #0
 800da42:	d106      	bne.n	800da52 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800da44:	697b      	ldr	r3, [r7, #20]
 800da46:	3324      	adds	r3, #36	@ 0x24
 800da48:	687a      	ldr	r2, [r7, #4]
 800da4a:	68b9      	ldr	r1, [r7, #8]
 800da4c:	4618      	mov	r0, r3
 800da4e:	f000 fc6d 	bl	800e32c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800da52:	6978      	ldr	r0, [r7, #20]
 800da54:	f7ff ff26 	bl	800d8a4 <prvUnlockQueue>
	}
 800da58:	bf00      	nop
 800da5a:	3718      	adds	r7, #24
 800da5c:	46bd      	mov	sp, r7
 800da5e:	bd80      	pop	{r7, pc}

0800da60 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800da60:	b580      	push	{r7, lr}
 800da62:	b08e      	sub	sp, #56	@ 0x38
 800da64:	af04      	add	r7, sp, #16
 800da66:	60f8      	str	r0, [r7, #12]
 800da68:	60b9      	str	r1, [r7, #8]
 800da6a:	607a      	str	r2, [r7, #4]
 800da6c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800da6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da70:	2b00      	cmp	r3, #0
 800da72:	d10b      	bne.n	800da8c <xTaskCreateStatic+0x2c>
	__asm volatile
 800da74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da78:	f383 8811 	msr	BASEPRI, r3
 800da7c:	f3bf 8f6f 	isb	sy
 800da80:	f3bf 8f4f 	dsb	sy
 800da84:	623b      	str	r3, [r7, #32]
}
 800da86:	bf00      	nop
 800da88:	bf00      	nop
 800da8a:	e7fd      	b.n	800da88 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800da8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d10b      	bne.n	800daaa <xTaskCreateStatic+0x4a>
	__asm volatile
 800da92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da96:	f383 8811 	msr	BASEPRI, r3
 800da9a:	f3bf 8f6f 	isb	sy
 800da9e:	f3bf 8f4f 	dsb	sy
 800daa2:	61fb      	str	r3, [r7, #28]
}
 800daa4:	bf00      	nop
 800daa6:	bf00      	nop
 800daa8:	e7fd      	b.n	800daa6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800daaa:	23a8      	movs	r3, #168	@ 0xa8
 800daac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800daae:	693b      	ldr	r3, [r7, #16]
 800dab0:	2ba8      	cmp	r3, #168	@ 0xa8
 800dab2:	d00b      	beq.n	800dacc <xTaskCreateStatic+0x6c>
	__asm volatile
 800dab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dab8:	f383 8811 	msr	BASEPRI, r3
 800dabc:	f3bf 8f6f 	isb	sy
 800dac0:	f3bf 8f4f 	dsb	sy
 800dac4:	61bb      	str	r3, [r7, #24]
}
 800dac6:	bf00      	nop
 800dac8:	bf00      	nop
 800daca:	e7fd      	b.n	800dac8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800dacc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800dace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d01e      	beq.n	800db12 <xTaskCreateStatic+0xb2>
 800dad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d01b      	beq.n	800db12 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800dada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dadc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800dade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dae0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dae2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800dae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dae6:	2202      	movs	r2, #2
 800dae8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800daec:	2300      	movs	r3, #0
 800daee:	9303      	str	r3, [sp, #12]
 800daf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daf2:	9302      	str	r3, [sp, #8]
 800daf4:	f107 0314 	add.w	r3, r7, #20
 800daf8:	9301      	str	r3, [sp, #4]
 800dafa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dafc:	9300      	str	r3, [sp, #0]
 800dafe:	683b      	ldr	r3, [r7, #0]
 800db00:	687a      	ldr	r2, [r7, #4]
 800db02:	68b9      	ldr	r1, [r7, #8]
 800db04:	68f8      	ldr	r0, [r7, #12]
 800db06:	f000 f851 	bl	800dbac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800db0a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800db0c:	f000 f8f6 	bl	800dcfc <prvAddNewTaskToReadyList>
 800db10:	e001      	b.n	800db16 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800db12:	2300      	movs	r3, #0
 800db14:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800db16:	697b      	ldr	r3, [r7, #20]
	}
 800db18:	4618      	mov	r0, r3
 800db1a:	3728      	adds	r7, #40	@ 0x28
 800db1c:	46bd      	mov	sp, r7
 800db1e:	bd80      	pop	{r7, pc}

0800db20 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800db20:	b580      	push	{r7, lr}
 800db22:	b08c      	sub	sp, #48	@ 0x30
 800db24:	af04      	add	r7, sp, #16
 800db26:	60f8      	str	r0, [r7, #12]
 800db28:	60b9      	str	r1, [r7, #8]
 800db2a:	603b      	str	r3, [r7, #0]
 800db2c:	4613      	mov	r3, r2
 800db2e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800db30:	88fb      	ldrh	r3, [r7, #6]
 800db32:	009b      	lsls	r3, r3, #2
 800db34:	4618      	mov	r0, r3
 800db36:	f001 fc79 	bl	800f42c <pvPortMalloc>
 800db3a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800db3c:	697b      	ldr	r3, [r7, #20]
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d00e      	beq.n	800db60 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800db42:	20a8      	movs	r0, #168	@ 0xa8
 800db44:	f001 fc72 	bl	800f42c <pvPortMalloc>
 800db48:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800db4a:	69fb      	ldr	r3, [r7, #28]
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d003      	beq.n	800db58 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800db50:	69fb      	ldr	r3, [r7, #28]
 800db52:	697a      	ldr	r2, [r7, #20]
 800db54:	631a      	str	r2, [r3, #48]	@ 0x30
 800db56:	e005      	b.n	800db64 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800db58:	6978      	ldr	r0, [r7, #20]
 800db5a:	f001 fd35 	bl	800f5c8 <vPortFree>
 800db5e:	e001      	b.n	800db64 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800db60:	2300      	movs	r3, #0
 800db62:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800db64:	69fb      	ldr	r3, [r7, #28]
 800db66:	2b00      	cmp	r3, #0
 800db68:	d017      	beq.n	800db9a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800db6a:	69fb      	ldr	r3, [r7, #28]
 800db6c:	2200      	movs	r2, #0
 800db6e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800db72:	88fa      	ldrh	r2, [r7, #6]
 800db74:	2300      	movs	r3, #0
 800db76:	9303      	str	r3, [sp, #12]
 800db78:	69fb      	ldr	r3, [r7, #28]
 800db7a:	9302      	str	r3, [sp, #8]
 800db7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db7e:	9301      	str	r3, [sp, #4]
 800db80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db82:	9300      	str	r3, [sp, #0]
 800db84:	683b      	ldr	r3, [r7, #0]
 800db86:	68b9      	ldr	r1, [r7, #8]
 800db88:	68f8      	ldr	r0, [r7, #12]
 800db8a:	f000 f80f 	bl	800dbac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800db8e:	69f8      	ldr	r0, [r7, #28]
 800db90:	f000 f8b4 	bl	800dcfc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800db94:	2301      	movs	r3, #1
 800db96:	61bb      	str	r3, [r7, #24]
 800db98:	e002      	b.n	800dba0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800db9a:	f04f 33ff 	mov.w	r3, #4294967295
 800db9e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800dba0:	69bb      	ldr	r3, [r7, #24]
	}
 800dba2:	4618      	mov	r0, r3
 800dba4:	3720      	adds	r7, #32
 800dba6:	46bd      	mov	sp, r7
 800dba8:	bd80      	pop	{r7, pc}
	...

0800dbac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800dbac:	b580      	push	{r7, lr}
 800dbae:	b088      	sub	sp, #32
 800dbb0:	af00      	add	r7, sp, #0
 800dbb2:	60f8      	str	r0, [r7, #12]
 800dbb4:	60b9      	str	r1, [r7, #8]
 800dbb6:	607a      	str	r2, [r7, #4]
 800dbb8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800dbba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbbc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	009b      	lsls	r3, r3, #2
 800dbc2:	461a      	mov	r2, r3
 800dbc4:	21a5      	movs	r1, #165	@ 0xa5
 800dbc6:	f002 f9cf 	bl	800ff68 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800dbca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbcc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800dbd4:	3b01      	subs	r3, #1
 800dbd6:	009b      	lsls	r3, r3, #2
 800dbd8:	4413      	add	r3, r2
 800dbda:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800dbdc:	69bb      	ldr	r3, [r7, #24]
 800dbde:	f023 0307 	bic.w	r3, r3, #7
 800dbe2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800dbe4:	69bb      	ldr	r3, [r7, #24]
 800dbe6:	f003 0307 	and.w	r3, r3, #7
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	d00b      	beq.n	800dc06 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800dbee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dbf2:	f383 8811 	msr	BASEPRI, r3
 800dbf6:	f3bf 8f6f 	isb	sy
 800dbfa:	f3bf 8f4f 	dsb	sy
 800dbfe:	617b      	str	r3, [r7, #20]
}
 800dc00:	bf00      	nop
 800dc02:	bf00      	nop
 800dc04:	e7fd      	b.n	800dc02 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800dc06:	68bb      	ldr	r3, [r7, #8]
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d01f      	beq.n	800dc4c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800dc0c:	2300      	movs	r3, #0
 800dc0e:	61fb      	str	r3, [r7, #28]
 800dc10:	e012      	b.n	800dc38 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800dc12:	68ba      	ldr	r2, [r7, #8]
 800dc14:	69fb      	ldr	r3, [r7, #28]
 800dc16:	4413      	add	r3, r2
 800dc18:	7819      	ldrb	r1, [r3, #0]
 800dc1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dc1c:	69fb      	ldr	r3, [r7, #28]
 800dc1e:	4413      	add	r3, r2
 800dc20:	3334      	adds	r3, #52	@ 0x34
 800dc22:	460a      	mov	r2, r1
 800dc24:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800dc26:	68ba      	ldr	r2, [r7, #8]
 800dc28:	69fb      	ldr	r3, [r7, #28]
 800dc2a:	4413      	add	r3, r2
 800dc2c:	781b      	ldrb	r3, [r3, #0]
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d006      	beq.n	800dc40 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800dc32:	69fb      	ldr	r3, [r7, #28]
 800dc34:	3301      	adds	r3, #1
 800dc36:	61fb      	str	r3, [r7, #28]
 800dc38:	69fb      	ldr	r3, [r7, #28]
 800dc3a:	2b0f      	cmp	r3, #15
 800dc3c:	d9e9      	bls.n	800dc12 <prvInitialiseNewTask+0x66>
 800dc3e:	e000      	b.n	800dc42 <prvInitialiseNewTask+0x96>
			{
				break;
 800dc40:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800dc42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc44:	2200      	movs	r2, #0
 800dc46:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800dc4a:	e003      	b.n	800dc54 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800dc4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc4e:	2200      	movs	r2, #0
 800dc50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800dc54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc56:	2b37      	cmp	r3, #55	@ 0x37
 800dc58:	d901      	bls.n	800dc5e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800dc5a:	2337      	movs	r3, #55	@ 0x37
 800dc5c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800dc5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dc62:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800dc64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dc68:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800dc6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc6c:	2200      	movs	r2, #0
 800dc6e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800dc70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc72:	3304      	adds	r3, #4
 800dc74:	4618      	mov	r0, r3
 800dc76:	f7ff f883 	bl	800cd80 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800dc7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc7c:	3318      	adds	r3, #24
 800dc7e:	4618      	mov	r0, r3
 800dc80:	f7ff f87e 	bl	800cd80 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800dc84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dc88:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dc8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc8c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800dc90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc92:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800dc94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dc98:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800dc9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc9c:	2200      	movs	r2, #0
 800dc9e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800dca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dca4:	2200      	movs	r2, #0
 800dca6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800dcaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcac:	3354      	adds	r3, #84	@ 0x54
 800dcae:	224c      	movs	r2, #76	@ 0x4c
 800dcb0:	2100      	movs	r1, #0
 800dcb2:	4618      	mov	r0, r3
 800dcb4:	f002 f958 	bl	800ff68 <memset>
 800dcb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcba:	4a0d      	ldr	r2, [pc, #52]	@ (800dcf0 <prvInitialiseNewTask+0x144>)
 800dcbc:	659a      	str	r2, [r3, #88]	@ 0x58
 800dcbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcc0:	4a0c      	ldr	r2, [pc, #48]	@ (800dcf4 <prvInitialiseNewTask+0x148>)
 800dcc2:	65da      	str	r2, [r3, #92]	@ 0x5c
 800dcc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcc6:	4a0c      	ldr	r2, [pc, #48]	@ (800dcf8 <prvInitialiseNewTask+0x14c>)
 800dcc8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800dcca:	683a      	ldr	r2, [r7, #0]
 800dccc:	68f9      	ldr	r1, [r7, #12]
 800dcce:	69b8      	ldr	r0, [r7, #24]
 800dcd0:	f001 f95a 	bl	800ef88 <pxPortInitialiseStack>
 800dcd4:	4602      	mov	r2, r0
 800dcd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcd8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800dcda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d002      	beq.n	800dce6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800dce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dce2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dce4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dce6:	bf00      	nop
 800dce8:	3720      	adds	r7, #32
 800dcea:	46bd      	mov	sp, r7
 800dcec:	bd80      	pop	{r7, pc}
 800dcee:	bf00      	nop
 800dcf0:	20005584 	.word	0x20005584
 800dcf4:	200055ec 	.word	0x200055ec
 800dcf8:	20005654 	.word	0x20005654

0800dcfc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	b082      	sub	sp, #8
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800dd04:	f001 fa70 	bl	800f1e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800dd08:	4b2d      	ldr	r3, [pc, #180]	@ (800ddc0 <prvAddNewTaskToReadyList+0xc4>)
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	3301      	adds	r3, #1
 800dd0e:	4a2c      	ldr	r2, [pc, #176]	@ (800ddc0 <prvAddNewTaskToReadyList+0xc4>)
 800dd10:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800dd12:	4b2c      	ldr	r3, [pc, #176]	@ (800ddc4 <prvAddNewTaskToReadyList+0xc8>)
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d109      	bne.n	800dd2e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800dd1a:	4a2a      	ldr	r2, [pc, #168]	@ (800ddc4 <prvAddNewTaskToReadyList+0xc8>)
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800dd20:	4b27      	ldr	r3, [pc, #156]	@ (800ddc0 <prvAddNewTaskToReadyList+0xc4>)
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	2b01      	cmp	r3, #1
 800dd26:	d110      	bne.n	800dd4a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800dd28:	f000 fc2e 	bl	800e588 <prvInitialiseTaskLists>
 800dd2c:	e00d      	b.n	800dd4a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800dd2e:	4b26      	ldr	r3, [pc, #152]	@ (800ddc8 <prvAddNewTaskToReadyList+0xcc>)
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d109      	bne.n	800dd4a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800dd36:	4b23      	ldr	r3, [pc, #140]	@ (800ddc4 <prvAddNewTaskToReadyList+0xc8>)
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd40:	429a      	cmp	r2, r3
 800dd42:	d802      	bhi.n	800dd4a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800dd44:	4a1f      	ldr	r2, [pc, #124]	@ (800ddc4 <prvAddNewTaskToReadyList+0xc8>)
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800dd4a:	4b20      	ldr	r3, [pc, #128]	@ (800ddcc <prvAddNewTaskToReadyList+0xd0>)
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	3301      	adds	r3, #1
 800dd50:	4a1e      	ldr	r2, [pc, #120]	@ (800ddcc <prvAddNewTaskToReadyList+0xd0>)
 800dd52:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800dd54:	4b1d      	ldr	r3, [pc, #116]	@ (800ddcc <prvAddNewTaskToReadyList+0xd0>)
 800dd56:	681a      	ldr	r2, [r3, #0]
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd60:	4b1b      	ldr	r3, [pc, #108]	@ (800ddd0 <prvAddNewTaskToReadyList+0xd4>)
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	429a      	cmp	r2, r3
 800dd66:	d903      	bls.n	800dd70 <prvAddNewTaskToReadyList+0x74>
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd6c:	4a18      	ldr	r2, [pc, #96]	@ (800ddd0 <prvAddNewTaskToReadyList+0xd4>)
 800dd6e:	6013      	str	r3, [r2, #0]
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd74:	4613      	mov	r3, r2
 800dd76:	009b      	lsls	r3, r3, #2
 800dd78:	4413      	add	r3, r2
 800dd7a:	009b      	lsls	r3, r3, #2
 800dd7c:	4a15      	ldr	r2, [pc, #84]	@ (800ddd4 <prvAddNewTaskToReadyList+0xd8>)
 800dd7e:	441a      	add	r2, r3
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	3304      	adds	r3, #4
 800dd84:	4619      	mov	r1, r3
 800dd86:	4610      	mov	r0, r2
 800dd88:	f7ff f807 	bl	800cd9a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800dd8c:	f001 fa5e 	bl	800f24c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800dd90:	4b0d      	ldr	r3, [pc, #52]	@ (800ddc8 <prvAddNewTaskToReadyList+0xcc>)
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d00e      	beq.n	800ddb6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800dd98:	4b0a      	ldr	r3, [pc, #40]	@ (800ddc4 <prvAddNewTaskToReadyList+0xc8>)
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dda2:	429a      	cmp	r2, r3
 800dda4:	d207      	bcs.n	800ddb6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800dda6:	4b0c      	ldr	r3, [pc, #48]	@ (800ddd8 <prvAddNewTaskToReadyList+0xdc>)
 800dda8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ddac:	601a      	str	r2, [r3, #0]
 800ddae:	f3bf 8f4f 	dsb	sy
 800ddb2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ddb6:	bf00      	nop
 800ddb8:	3708      	adds	r7, #8
 800ddba:	46bd      	mov	sp, r7
 800ddbc:	bd80      	pop	{r7, pc}
 800ddbe:	bf00      	nop
 800ddc0:	20001034 	.word	0x20001034
 800ddc4:	20000b60 	.word	0x20000b60
 800ddc8:	20001040 	.word	0x20001040
 800ddcc:	20001050 	.word	0x20001050
 800ddd0:	2000103c 	.word	0x2000103c
 800ddd4:	20000b64 	.word	0x20000b64
 800ddd8:	e000ed04 	.word	0xe000ed04

0800dddc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800dddc:	b580      	push	{r7, lr}
 800ddde:	b084      	sub	sp, #16
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800dde4:	2300      	movs	r3, #0
 800dde6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d018      	beq.n	800de20 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ddee:	4b14      	ldr	r3, [pc, #80]	@ (800de40 <vTaskDelay+0x64>)
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d00b      	beq.n	800de0e <vTaskDelay+0x32>
	__asm volatile
 800ddf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ddfa:	f383 8811 	msr	BASEPRI, r3
 800ddfe:	f3bf 8f6f 	isb	sy
 800de02:	f3bf 8f4f 	dsb	sy
 800de06:	60bb      	str	r3, [r7, #8]
}
 800de08:	bf00      	nop
 800de0a:	bf00      	nop
 800de0c:	e7fd      	b.n	800de0a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800de0e:	f000 f88b 	bl	800df28 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800de12:	2100      	movs	r1, #0
 800de14:	6878      	ldr	r0, [r7, #4]
 800de16:	f000 fd09 	bl	800e82c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800de1a:	f000 f893 	bl	800df44 <xTaskResumeAll>
 800de1e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	2b00      	cmp	r3, #0
 800de24:	d107      	bne.n	800de36 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800de26:	4b07      	ldr	r3, [pc, #28]	@ (800de44 <vTaskDelay+0x68>)
 800de28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800de2c:	601a      	str	r2, [r3, #0]
 800de2e:	f3bf 8f4f 	dsb	sy
 800de32:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800de36:	bf00      	nop
 800de38:	3710      	adds	r7, #16
 800de3a:	46bd      	mov	sp, r7
 800de3c:	bd80      	pop	{r7, pc}
 800de3e:	bf00      	nop
 800de40:	2000105c 	.word	0x2000105c
 800de44:	e000ed04 	.word	0xe000ed04

0800de48 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800de48:	b580      	push	{r7, lr}
 800de4a:	b08a      	sub	sp, #40	@ 0x28
 800de4c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800de4e:	2300      	movs	r3, #0
 800de50:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800de52:	2300      	movs	r3, #0
 800de54:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800de56:	463a      	mov	r2, r7
 800de58:	1d39      	adds	r1, r7, #4
 800de5a:	f107 0308 	add.w	r3, r7, #8
 800de5e:	4618      	mov	r0, r3
 800de60:	f7fe ff3a 	bl	800ccd8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800de64:	6839      	ldr	r1, [r7, #0]
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	68ba      	ldr	r2, [r7, #8]
 800de6a:	9202      	str	r2, [sp, #8]
 800de6c:	9301      	str	r3, [sp, #4]
 800de6e:	2300      	movs	r3, #0
 800de70:	9300      	str	r3, [sp, #0]
 800de72:	2300      	movs	r3, #0
 800de74:	460a      	mov	r2, r1
 800de76:	4924      	ldr	r1, [pc, #144]	@ (800df08 <vTaskStartScheduler+0xc0>)
 800de78:	4824      	ldr	r0, [pc, #144]	@ (800df0c <vTaskStartScheduler+0xc4>)
 800de7a:	f7ff fdf1 	bl	800da60 <xTaskCreateStatic>
 800de7e:	4603      	mov	r3, r0
 800de80:	4a23      	ldr	r2, [pc, #140]	@ (800df10 <vTaskStartScheduler+0xc8>)
 800de82:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800de84:	4b22      	ldr	r3, [pc, #136]	@ (800df10 <vTaskStartScheduler+0xc8>)
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d002      	beq.n	800de92 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800de8c:	2301      	movs	r3, #1
 800de8e:	617b      	str	r3, [r7, #20]
 800de90:	e001      	b.n	800de96 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800de92:	2300      	movs	r3, #0
 800de94:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800de96:	697b      	ldr	r3, [r7, #20]
 800de98:	2b01      	cmp	r3, #1
 800de9a:	d102      	bne.n	800dea2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800de9c:	f000 fd1a 	bl	800e8d4 <xTimerCreateTimerTask>
 800dea0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800dea2:	697b      	ldr	r3, [r7, #20]
 800dea4:	2b01      	cmp	r3, #1
 800dea6:	d11b      	bne.n	800dee0 <vTaskStartScheduler+0x98>
	__asm volatile
 800dea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800deac:	f383 8811 	msr	BASEPRI, r3
 800deb0:	f3bf 8f6f 	isb	sy
 800deb4:	f3bf 8f4f 	dsb	sy
 800deb8:	613b      	str	r3, [r7, #16]
}
 800deba:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800debc:	4b15      	ldr	r3, [pc, #84]	@ (800df14 <vTaskStartScheduler+0xcc>)
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	3354      	adds	r3, #84	@ 0x54
 800dec2:	4a15      	ldr	r2, [pc, #84]	@ (800df18 <vTaskStartScheduler+0xd0>)
 800dec4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800dec6:	4b15      	ldr	r3, [pc, #84]	@ (800df1c <vTaskStartScheduler+0xd4>)
 800dec8:	f04f 32ff 	mov.w	r2, #4294967295
 800decc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800dece:	4b14      	ldr	r3, [pc, #80]	@ (800df20 <vTaskStartScheduler+0xd8>)
 800ded0:	2201      	movs	r2, #1
 800ded2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ded4:	4b13      	ldr	r3, [pc, #76]	@ (800df24 <vTaskStartScheduler+0xdc>)
 800ded6:	2200      	movs	r2, #0
 800ded8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800deda:	f001 f8e1 	bl	800f0a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800dede:	e00f      	b.n	800df00 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800dee0:	697b      	ldr	r3, [r7, #20]
 800dee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dee6:	d10b      	bne.n	800df00 <vTaskStartScheduler+0xb8>
	__asm volatile
 800dee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800deec:	f383 8811 	msr	BASEPRI, r3
 800def0:	f3bf 8f6f 	isb	sy
 800def4:	f3bf 8f4f 	dsb	sy
 800def8:	60fb      	str	r3, [r7, #12]
}
 800defa:	bf00      	nop
 800defc:	bf00      	nop
 800defe:	e7fd      	b.n	800defc <vTaskStartScheduler+0xb4>
}
 800df00:	bf00      	nop
 800df02:	3718      	adds	r7, #24
 800df04:	46bd      	mov	sp, r7
 800df06:	bd80      	pop	{r7, pc}
 800df08:	0801019c 	.word	0x0801019c
 800df0c:	0800e559 	.word	0x0800e559
 800df10:	20001058 	.word	0x20001058
 800df14:	20000b60 	.word	0x20000b60
 800df18:	20000044 	.word	0x20000044
 800df1c:	20001054 	.word	0x20001054
 800df20:	20001040 	.word	0x20001040
 800df24:	20001038 	.word	0x20001038

0800df28 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800df28:	b480      	push	{r7}
 800df2a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800df2c:	4b04      	ldr	r3, [pc, #16]	@ (800df40 <vTaskSuspendAll+0x18>)
 800df2e:	681b      	ldr	r3, [r3, #0]
 800df30:	3301      	adds	r3, #1
 800df32:	4a03      	ldr	r2, [pc, #12]	@ (800df40 <vTaskSuspendAll+0x18>)
 800df34:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800df36:	bf00      	nop
 800df38:	46bd      	mov	sp, r7
 800df3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df3e:	4770      	bx	lr
 800df40:	2000105c 	.word	0x2000105c

0800df44 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800df44:	b580      	push	{r7, lr}
 800df46:	b084      	sub	sp, #16
 800df48:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800df4a:	2300      	movs	r3, #0
 800df4c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800df4e:	2300      	movs	r3, #0
 800df50:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800df52:	4b42      	ldr	r3, [pc, #264]	@ (800e05c <xTaskResumeAll+0x118>)
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	2b00      	cmp	r3, #0
 800df58:	d10b      	bne.n	800df72 <xTaskResumeAll+0x2e>
	__asm volatile
 800df5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df5e:	f383 8811 	msr	BASEPRI, r3
 800df62:	f3bf 8f6f 	isb	sy
 800df66:	f3bf 8f4f 	dsb	sy
 800df6a:	603b      	str	r3, [r7, #0]
}
 800df6c:	bf00      	nop
 800df6e:	bf00      	nop
 800df70:	e7fd      	b.n	800df6e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800df72:	f001 f939 	bl	800f1e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800df76:	4b39      	ldr	r3, [pc, #228]	@ (800e05c <xTaskResumeAll+0x118>)
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	3b01      	subs	r3, #1
 800df7c:	4a37      	ldr	r2, [pc, #220]	@ (800e05c <xTaskResumeAll+0x118>)
 800df7e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800df80:	4b36      	ldr	r3, [pc, #216]	@ (800e05c <xTaskResumeAll+0x118>)
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	2b00      	cmp	r3, #0
 800df86:	d162      	bne.n	800e04e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800df88:	4b35      	ldr	r3, [pc, #212]	@ (800e060 <xTaskResumeAll+0x11c>)
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d05e      	beq.n	800e04e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800df90:	e02f      	b.n	800dff2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800df92:	4b34      	ldr	r3, [pc, #208]	@ (800e064 <xTaskResumeAll+0x120>)
 800df94:	68db      	ldr	r3, [r3, #12]
 800df96:	68db      	ldr	r3, [r3, #12]
 800df98:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	3318      	adds	r3, #24
 800df9e:	4618      	mov	r0, r3
 800dfa0:	f7fe ff58 	bl	800ce54 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dfa4:	68fb      	ldr	r3, [r7, #12]
 800dfa6:	3304      	adds	r3, #4
 800dfa8:	4618      	mov	r0, r3
 800dfaa:	f7fe ff53 	bl	800ce54 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dfb2:	4b2d      	ldr	r3, [pc, #180]	@ (800e068 <xTaskResumeAll+0x124>)
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	429a      	cmp	r2, r3
 800dfb8:	d903      	bls.n	800dfc2 <xTaskResumeAll+0x7e>
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfbe:	4a2a      	ldr	r2, [pc, #168]	@ (800e068 <xTaskResumeAll+0x124>)
 800dfc0:	6013      	str	r3, [r2, #0]
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dfc6:	4613      	mov	r3, r2
 800dfc8:	009b      	lsls	r3, r3, #2
 800dfca:	4413      	add	r3, r2
 800dfcc:	009b      	lsls	r3, r3, #2
 800dfce:	4a27      	ldr	r2, [pc, #156]	@ (800e06c <xTaskResumeAll+0x128>)
 800dfd0:	441a      	add	r2, r3
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	3304      	adds	r3, #4
 800dfd6:	4619      	mov	r1, r3
 800dfd8:	4610      	mov	r0, r2
 800dfda:	f7fe fede 	bl	800cd9a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800dfde:	68fb      	ldr	r3, [r7, #12]
 800dfe0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dfe2:	4b23      	ldr	r3, [pc, #140]	@ (800e070 <xTaskResumeAll+0x12c>)
 800dfe4:	681b      	ldr	r3, [r3, #0]
 800dfe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfe8:	429a      	cmp	r2, r3
 800dfea:	d302      	bcc.n	800dff2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800dfec:	4b21      	ldr	r3, [pc, #132]	@ (800e074 <xTaskResumeAll+0x130>)
 800dfee:	2201      	movs	r2, #1
 800dff0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800dff2:	4b1c      	ldr	r3, [pc, #112]	@ (800e064 <xTaskResumeAll+0x120>)
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d1cb      	bne.n	800df92 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d001      	beq.n	800e004 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e000:	f000 fb66 	bl	800e6d0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e004:	4b1c      	ldr	r3, [pc, #112]	@ (800e078 <xTaskResumeAll+0x134>)
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	d010      	beq.n	800e032 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e010:	f000 f846 	bl	800e0a0 <xTaskIncrementTick>
 800e014:	4603      	mov	r3, r0
 800e016:	2b00      	cmp	r3, #0
 800e018:	d002      	beq.n	800e020 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800e01a:	4b16      	ldr	r3, [pc, #88]	@ (800e074 <xTaskResumeAll+0x130>)
 800e01c:	2201      	movs	r2, #1
 800e01e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	3b01      	subs	r3, #1
 800e024:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d1f1      	bne.n	800e010 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800e02c:	4b12      	ldr	r3, [pc, #72]	@ (800e078 <xTaskResumeAll+0x134>)
 800e02e:	2200      	movs	r2, #0
 800e030:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e032:	4b10      	ldr	r3, [pc, #64]	@ (800e074 <xTaskResumeAll+0x130>)
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	2b00      	cmp	r3, #0
 800e038:	d009      	beq.n	800e04e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e03a:	2301      	movs	r3, #1
 800e03c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e03e:	4b0f      	ldr	r3, [pc, #60]	@ (800e07c <xTaskResumeAll+0x138>)
 800e040:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e044:	601a      	str	r2, [r3, #0]
 800e046:	f3bf 8f4f 	dsb	sy
 800e04a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e04e:	f001 f8fd 	bl	800f24c <vPortExitCritical>

	return xAlreadyYielded;
 800e052:	68bb      	ldr	r3, [r7, #8]
}
 800e054:	4618      	mov	r0, r3
 800e056:	3710      	adds	r7, #16
 800e058:	46bd      	mov	sp, r7
 800e05a:	bd80      	pop	{r7, pc}
 800e05c:	2000105c 	.word	0x2000105c
 800e060:	20001034 	.word	0x20001034
 800e064:	20000ff4 	.word	0x20000ff4
 800e068:	2000103c 	.word	0x2000103c
 800e06c:	20000b64 	.word	0x20000b64
 800e070:	20000b60 	.word	0x20000b60
 800e074:	20001048 	.word	0x20001048
 800e078:	20001044 	.word	0x20001044
 800e07c:	e000ed04 	.word	0xe000ed04

0800e080 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e080:	b480      	push	{r7}
 800e082:	b083      	sub	sp, #12
 800e084:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e086:	4b05      	ldr	r3, [pc, #20]	@ (800e09c <xTaskGetTickCount+0x1c>)
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e08c:	687b      	ldr	r3, [r7, #4]
}
 800e08e:	4618      	mov	r0, r3
 800e090:	370c      	adds	r7, #12
 800e092:	46bd      	mov	sp, r7
 800e094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e098:	4770      	bx	lr
 800e09a:	bf00      	nop
 800e09c:	20001038 	.word	0x20001038

0800e0a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e0a0:	b580      	push	{r7, lr}
 800e0a2:	b086      	sub	sp, #24
 800e0a4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e0a6:	2300      	movs	r3, #0
 800e0a8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e0aa:	4b4f      	ldr	r3, [pc, #316]	@ (800e1e8 <xTaskIncrementTick+0x148>)
 800e0ac:	681b      	ldr	r3, [r3, #0]
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	f040 8090 	bne.w	800e1d4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e0b4:	4b4d      	ldr	r3, [pc, #308]	@ (800e1ec <xTaskIncrementTick+0x14c>)
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	3301      	adds	r3, #1
 800e0ba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e0bc:	4a4b      	ldr	r2, [pc, #300]	@ (800e1ec <xTaskIncrementTick+0x14c>)
 800e0be:	693b      	ldr	r3, [r7, #16]
 800e0c0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e0c2:	693b      	ldr	r3, [r7, #16]
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d121      	bne.n	800e10c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800e0c8:	4b49      	ldr	r3, [pc, #292]	@ (800e1f0 <xTaskIncrementTick+0x150>)
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d00b      	beq.n	800e0ea <xTaskIncrementTick+0x4a>
	__asm volatile
 800e0d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e0d6:	f383 8811 	msr	BASEPRI, r3
 800e0da:	f3bf 8f6f 	isb	sy
 800e0de:	f3bf 8f4f 	dsb	sy
 800e0e2:	603b      	str	r3, [r7, #0]
}
 800e0e4:	bf00      	nop
 800e0e6:	bf00      	nop
 800e0e8:	e7fd      	b.n	800e0e6 <xTaskIncrementTick+0x46>
 800e0ea:	4b41      	ldr	r3, [pc, #260]	@ (800e1f0 <xTaskIncrementTick+0x150>)
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	60fb      	str	r3, [r7, #12]
 800e0f0:	4b40      	ldr	r3, [pc, #256]	@ (800e1f4 <xTaskIncrementTick+0x154>)
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	4a3e      	ldr	r2, [pc, #248]	@ (800e1f0 <xTaskIncrementTick+0x150>)
 800e0f6:	6013      	str	r3, [r2, #0]
 800e0f8:	4a3e      	ldr	r2, [pc, #248]	@ (800e1f4 <xTaskIncrementTick+0x154>)
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	6013      	str	r3, [r2, #0]
 800e0fe:	4b3e      	ldr	r3, [pc, #248]	@ (800e1f8 <xTaskIncrementTick+0x158>)
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	3301      	adds	r3, #1
 800e104:	4a3c      	ldr	r2, [pc, #240]	@ (800e1f8 <xTaskIncrementTick+0x158>)
 800e106:	6013      	str	r3, [r2, #0]
 800e108:	f000 fae2 	bl	800e6d0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e10c:	4b3b      	ldr	r3, [pc, #236]	@ (800e1fc <xTaskIncrementTick+0x15c>)
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	693a      	ldr	r2, [r7, #16]
 800e112:	429a      	cmp	r2, r3
 800e114:	d349      	bcc.n	800e1aa <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e116:	4b36      	ldr	r3, [pc, #216]	@ (800e1f0 <xTaskIncrementTick+0x150>)
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	681b      	ldr	r3, [r3, #0]
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d104      	bne.n	800e12a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e120:	4b36      	ldr	r3, [pc, #216]	@ (800e1fc <xTaskIncrementTick+0x15c>)
 800e122:	f04f 32ff 	mov.w	r2, #4294967295
 800e126:	601a      	str	r2, [r3, #0]
					break;
 800e128:	e03f      	b.n	800e1aa <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e12a:	4b31      	ldr	r3, [pc, #196]	@ (800e1f0 <xTaskIncrementTick+0x150>)
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	68db      	ldr	r3, [r3, #12]
 800e130:	68db      	ldr	r3, [r3, #12]
 800e132:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e134:	68bb      	ldr	r3, [r7, #8]
 800e136:	685b      	ldr	r3, [r3, #4]
 800e138:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e13a:	693a      	ldr	r2, [r7, #16]
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	429a      	cmp	r2, r3
 800e140:	d203      	bcs.n	800e14a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e142:	4a2e      	ldr	r2, [pc, #184]	@ (800e1fc <xTaskIncrementTick+0x15c>)
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e148:	e02f      	b.n	800e1aa <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e14a:	68bb      	ldr	r3, [r7, #8]
 800e14c:	3304      	adds	r3, #4
 800e14e:	4618      	mov	r0, r3
 800e150:	f7fe fe80 	bl	800ce54 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e154:	68bb      	ldr	r3, [r7, #8]
 800e156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d004      	beq.n	800e166 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e15c:	68bb      	ldr	r3, [r7, #8]
 800e15e:	3318      	adds	r3, #24
 800e160:	4618      	mov	r0, r3
 800e162:	f7fe fe77 	bl	800ce54 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e166:	68bb      	ldr	r3, [r7, #8]
 800e168:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e16a:	4b25      	ldr	r3, [pc, #148]	@ (800e200 <xTaskIncrementTick+0x160>)
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	429a      	cmp	r2, r3
 800e170:	d903      	bls.n	800e17a <xTaskIncrementTick+0xda>
 800e172:	68bb      	ldr	r3, [r7, #8]
 800e174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e176:	4a22      	ldr	r2, [pc, #136]	@ (800e200 <xTaskIncrementTick+0x160>)
 800e178:	6013      	str	r3, [r2, #0]
 800e17a:	68bb      	ldr	r3, [r7, #8]
 800e17c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e17e:	4613      	mov	r3, r2
 800e180:	009b      	lsls	r3, r3, #2
 800e182:	4413      	add	r3, r2
 800e184:	009b      	lsls	r3, r3, #2
 800e186:	4a1f      	ldr	r2, [pc, #124]	@ (800e204 <xTaskIncrementTick+0x164>)
 800e188:	441a      	add	r2, r3
 800e18a:	68bb      	ldr	r3, [r7, #8]
 800e18c:	3304      	adds	r3, #4
 800e18e:	4619      	mov	r1, r3
 800e190:	4610      	mov	r0, r2
 800e192:	f7fe fe02 	bl	800cd9a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e196:	68bb      	ldr	r3, [r7, #8]
 800e198:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e19a:	4b1b      	ldr	r3, [pc, #108]	@ (800e208 <xTaskIncrementTick+0x168>)
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1a0:	429a      	cmp	r2, r3
 800e1a2:	d3b8      	bcc.n	800e116 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800e1a4:	2301      	movs	r3, #1
 800e1a6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e1a8:	e7b5      	b.n	800e116 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e1aa:	4b17      	ldr	r3, [pc, #92]	@ (800e208 <xTaskIncrementTick+0x168>)
 800e1ac:	681b      	ldr	r3, [r3, #0]
 800e1ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e1b0:	4914      	ldr	r1, [pc, #80]	@ (800e204 <xTaskIncrementTick+0x164>)
 800e1b2:	4613      	mov	r3, r2
 800e1b4:	009b      	lsls	r3, r3, #2
 800e1b6:	4413      	add	r3, r2
 800e1b8:	009b      	lsls	r3, r3, #2
 800e1ba:	440b      	add	r3, r1
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	2b01      	cmp	r3, #1
 800e1c0:	d901      	bls.n	800e1c6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800e1c2:	2301      	movs	r3, #1
 800e1c4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e1c6:	4b11      	ldr	r3, [pc, #68]	@ (800e20c <xTaskIncrementTick+0x16c>)
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d007      	beq.n	800e1de <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800e1ce:	2301      	movs	r3, #1
 800e1d0:	617b      	str	r3, [r7, #20]
 800e1d2:	e004      	b.n	800e1de <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e1d4:	4b0e      	ldr	r3, [pc, #56]	@ (800e210 <xTaskIncrementTick+0x170>)
 800e1d6:	681b      	ldr	r3, [r3, #0]
 800e1d8:	3301      	adds	r3, #1
 800e1da:	4a0d      	ldr	r2, [pc, #52]	@ (800e210 <xTaskIncrementTick+0x170>)
 800e1dc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e1de:	697b      	ldr	r3, [r7, #20]
}
 800e1e0:	4618      	mov	r0, r3
 800e1e2:	3718      	adds	r7, #24
 800e1e4:	46bd      	mov	sp, r7
 800e1e6:	bd80      	pop	{r7, pc}
 800e1e8:	2000105c 	.word	0x2000105c
 800e1ec:	20001038 	.word	0x20001038
 800e1f0:	20000fec 	.word	0x20000fec
 800e1f4:	20000ff0 	.word	0x20000ff0
 800e1f8:	2000104c 	.word	0x2000104c
 800e1fc:	20001054 	.word	0x20001054
 800e200:	2000103c 	.word	0x2000103c
 800e204:	20000b64 	.word	0x20000b64
 800e208:	20000b60 	.word	0x20000b60
 800e20c:	20001048 	.word	0x20001048
 800e210:	20001044 	.word	0x20001044

0800e214 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e214:	b480      	push	{r7}
 800e216:	b085      	sub	sp, #20
 800e218:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e21a:	4b2b      	ldr	r3, [pc, #172]	@ (800e2c8 <vTaskSwitchContext+0xb4>)
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d003      	beq.n	800e22a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e222:	4b2a      	ldr	r3, [pc, #168]	@ (800e2cc <vTaskSwitchContext+0xb8>)
 800e224:	2201      	movs	r2, #1
 800e226:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e228:	e047      	b.n	800e2ba <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800e22a:	4b28      	ldr	r3, [pc, #160]	@ (800e2cc <vTaskSwitchContext+0xb8>)
 800e22c:	2200      	movs	r2, #0
 800e22e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e230:	4b27      	ldr	r3, [pc, #156]	@ (800e2d0 <vTaskSwitchContext+0xbc>)
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	60fb      	str	r3, [r7, #12]
 800e236:	e011      	b.n	800e25c <vTaskSwitchContext+0x48>
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d10b      	bne.n	800e256 <vTaskSwitchContext+0x42>
	__asm volatile
 800e23e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e242:	f383 8811 	msr	BASEPRI, r3
 800e246:	f3bf 8f6f 	isb	sy
 800e24a:	f3bf 8f4f 	dsb	sy
 800e24e:	607b      	str	r3, [r7, #4]
}
 800e250:	bf00      	nop
 800e252:	bf00      	nop
 800e254:	e7fd      	b.n	800e252 <vTaskSwitchContext+0x3e>
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	3b01      	subs	r3, #1
 800e25a:	60fb      	str	r3, [r7, #12]
 800e25c:	491d      	ldr	r1, [pc, #116]	@ (800e2d4 <vTaskSwitchContext+0xc0>)
 800e25e:	68fa      	ldr	r2, [r7, #12]
 800e260:	4613      	mov	r3, r2
 800e262:	009b      	lsls	r3, r3, #2
 800e264:	4413      	add	r3, r2
 800e266:	009b      	lsls	r3, r3, #2
 800e268:	440b      	add	r3, r1
 800e26a:	681b      	ldr	r3, [r3, #0]
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d0e3      	beq.n	800e238 <vTaskSwitchContext+0x24>
 800e270:	68fa      	ldr	r2, [r7, #12]
 800e272:	4613      	mov	r3, r2
 800e274:	009b      	lsls	r3, r3, #2
 800e276:	4413      	add	r3, r2
 800e278:	009b      	lsls	r3, r3, #2
 800e27a:	4a16      	ldr	r2, [pc, #88]	@ (800e2d4 <vTaskSwitchContext+0xc0>)
 800e27c:	4413      	add	r3, r2
 800e27e:	60bb      	str	r3, [r7, #8]
 800e280:	68bb      	ldr	r3, [r7, #8]
 800e282:	685b      	ldr	r3, [r3, #4]
 800e284:	685a      	ldr	r2, [r3, #4]
 800e286:	68bb      	ldr	r3, [r7, #8]
 800e288:	605a      	str	r2, [r3, #4]
 800e28a:	68bb      	ldr	r3, [r7, #8]
 800e28c:	685a      	ldr	r2, [r3, #4]
 800e28e:	68bb      	ldr	r3, [r7, #8]
 800e290:	3308      	adds	r3, #8
 800e292:	429a      	cmp	r2, r3
 800e294:	d104      	bne.n	800e2a0 <vTaskSwitchContext+0x8c>
 800e296:	68bb      	ldr	r3, [r7, #8]
 800e298:	685b      	ldr	r3, [r3, #4]
 800e29a:	685a      	ldr	r2, [r3, #4]
 800e29c:	68bb      	ldr	r3, [r7, #8]
 800e29e:	605a      	str	r2, [r3, #4]
 800e2a0:	68bb      	ldr	r3, [r7, #8]
 800e2a2:	685b      	ldr	r3, [r3, #4]
 800e2a4:	68db      	ldr	r3, [r3, #12]
 800e2a6:	4a0c      	ldr	r2, [pc, #48]	@ (800e2d8 <vTaskSwitchContext+0xc4>)
 800e2a8:	6013      	str	r3, [r2, #0]
 800e2aa:	4a09      	ldr	r2, [pc, #36]	@ (800e2d0 <vTaskSwitchContext+0xbc>)
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e2b0:	4b09      	ldr	r3, [pc, #36]	@ (800e2d8 <vTaskSwitchContext+0xc4>)
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	3354      	adds	r3, #84	@ 0x54
 800e2b6:	4a09      	ldr	r2, [pc, #36]	@ (800e2dc <vTaskSwitchContext+0xc8>)
 800e2b8:	6013      	str	r3, [r2, #0]
}
 800e2ba:	bf00      	nop
 800e2bc:	3714      	adds	r7, #20
 800e2be:	46bd      	mov	sp, r7
 800e2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2c4:	4770      	bx	lr
 800e2c6:	bf00      	nop
 800e2c8:	2000105c 	.word	0x2000105c
 800e2cc:	20001048 	.word	0x20001048
 800e2d0:	2000103c 	.word	0x2000103c
 800e2d4:	20000b64 	.word	0x20000b64
 800e2d8:	20000b60 	.word	0x20000b60
 800e2dc:	20000044 	.word	0x20000044

0800e2e0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e2e0:	b580      	push	{r7, lr}
 800e2e2:	b084      	sub	sp, #16
 800e2e4:	af00      	add	r7, sp, #0
 800e2e6:	6078      	str	r0, [r7, #4]
 800e2e8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d10b      	bne.n	800e308 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800e2f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2f4:	f383 8811 	msr	BASEPRI, r3
 800e2f8:	f3bf 8f6f 	isb	sy
 800e2fc:	f3bf 8f4f 	dsb	sy
 800e300:	60fb      	str	r3, [r7, #12]
}
 800e302:	bf00      	nop
 800e304:	bf00      	nop
 800e306:	e7fd      	b.n	800e304 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e308:	4b07      	ldr	r3, [pc, #28]	@ (800e328 <vTaskPlaceOnEventList+0x48>)
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	3318      	adds	r3, #24
 800e30e:	4619      	mov	r1, r3
 800e310:	6878      	ldr	r0, [r7, #4]
 800e312:	f7fe fd66 	bl	800cde2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e316:	2101      	movs	r1, #1
 800e318:	6838      	ldr	r0, [r7, #0]
 800e31a:	f000 fa87 	bl	800e82c <prvAddCurrentTaskToDelayedList>
}
 800e31e:	bf00      	nop
 800e320:	3710      	adds	r7, #16
 800e322:	46bd      	mov	sp, r7
 800e324:	bd80      	pop	{r7, pc}
 800e326:	bf00      	nop
 800e328:	20000b60 	.word	0x20000b60

0800e32c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e32c:	b580      	push	{r7, lr}
 800e32e:	b086      	sub	sp, #24
 800e330:	af00      	add	r7, sp, #0
 800e332:	60f8      	str	r0, [r7, #12]
 800e334:	60b9      	str	r1, [r7, #8]
 800e336:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d10b      	bne.n	800e356 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800e33e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e342:	f383 8811 	msr	BASEPRI, r3
 800e346:	f3bf 8f6f 	isb	sy
 800e34a:	f3bf 8f4f 	dsb	sy
 800e34e:	617b      	str	r3, [r7, #20]
}
 800e350:	bf00      	nop
 800e352:	bf00      	nop
 800e354:	e7fd      	b.n	800e352 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e356:	4b0a      	ldr	r3, [pc, #40]	@ (800e380 <vTaskPlaceOnEventListRestricted+0x54>)
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	3318      	adds	r3, #24
 800e35c:	4619      	mov	r1, r3
 800e35e:	68f8      	ldr	r0, [r7, #12]
 800e360:	f7fe fd1b 	bl	800cd9a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	2b00      	cmp	r3, #0
 800e368:	d002      	beq.n	800e370 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800e36a:	f04f 33ff 	mov.w	r3, #4294967295
 800e36e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e370:	6879      	ldr	r1, [r7, #4]
 800e372:	68b8      	ldr	r0, [r7, #8]
 800e374:	f000 fa5a 	bl	800e82c <prvAddCurrentTaskToDelayedList>
	}
 800e378:	bf00      	nop
 800e37a:	3718      	adds	r7, #24
 800e37c:	46bd      	mov	sp, r7
 800e37e:	bd80      	pop	{r7, pc}
 800e380:	20000b60 	.word	0x20000b60

0800e384 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e384:	b580      	push	{r7, lr}
 800e386:	b086      	sub	sp, #24
 800e388:	af00      	add	r7, sp, #0
 800e38a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	68db      	ldr	r3, [r3, #12]
 800e390:	68db      	ldr	r3, [r3, #12]
 800e392:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e394:	693b      	ldr	r3, [r7, #16]
 800e396:	2b00      	cmp	r3, #0
 800e398:	d10b      	bne.n	800e3b2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800e39a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e39e:	f383 8811 	msr	BASEPRI, r3
 800e3a2:	f3bf 8f6f 	isb	sy
 800e3a6:	f3bf 8f4f 	dsb	sy
 800e3aa:	60fb      	str	r3, [r7, #12]
}
 800e3ac:	bf00      	nop
 800e3ae:	bf00      	nop
 800e3b0:	e7fd      	b.n	800e3ae <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e3b2:	693b      	ldr	r3, [r7, #16]
 800e3b4:	3318      	adds	r3, #24
 800e3b6:	4618      	mov	r0, r3
 800e3b8:	f7fe fd4c 	bl	800ce54 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e3bc:	4b1d      	ldr	r3, [pc, #116]	@ (800e434 <xTaskRemoveFromEventList+0xb0>)
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d11d      	bne.n	800e400 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e3c4:	693b      	ldr	r3, [r7, #16]
 800e3c6:	3304      	adds	r3, #4
 800e3c8:	4618      	mov	r0, r3
 800e3ca:	f7fe fd43 	bl	800ce54 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e3ce:	693b      	ldr	r3, [r7, #16]
 800e3d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e3d2:	4b19      	ldr	r3, [pc, #100]	@ (800e438 <xTaskRemoveFromEventList+0xb4>)
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	429a      	cmp	r2, r3
 800e3d8:	d903      	bls.n	800e3e2 <xTaskRemoveFromEventList+0x5e>
 800e3da:	693b      	ldr	r3, [r7, #16]
 800e3dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3de:	4a16      	ldr	r2, [pc, #88]	@ (800e438 <xTaskRemoveFromEventList+0xb4>)
 800e3e0:	6013      	str	r3, [r2, #0]
 800e3e2:	693b      	ldr	r3, [r7, #16]
 800e3e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e3e6:	4613      	mov	r3, r2
 800e3e8:	009b      	lsls	r3, r3, #2
 800e3ea:	4413      	add	r3, r2
 800e3ec:	009b      	lsls	r3, r3, #2
 800e3ee:	4a13      	ldr	r2, [pc, #76]	@ (800e43c <xTaskRemoveFromEventList+0xb8>)
 800e3f0:	441a      	add	r2, r3
 800e3f2:	693b      	ldr	r3, [r7, #16]
 800e3f4:	3304      	adds	r3, #4
 800e3f6:	4619      	mov	r1, r3
 800e3f8:	4610      	mov	r0, r2
 800e3fa:	f7fe fcce 	bl	800cd9a <vListInsertEnd>
 800e3fe:	e005      	b.n	800e40c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e400:	693b      	ldr	r3, [r7, #16]
 800e402:	3318      	adds	r3, #24
 800e404:	4619      	mov	r1, r3
 800e406:	480e      	ldr	r0, [pc, #56]	@ (800e440 <xTaskRemoveFromEventList+0xbc>)
 800e408:	f7fe fcc7 	bl	800cd9a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e40c:	693b      	ldr	r3, [r7, #16]
 800e40e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e410:	4b0c      	ldr	r3, [pc, #48]	@ (800e444 <xTaskRemoveFromEventList+0xc0>)
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e416:	429a      	cmp	r2, r3
 800e418:	d905      	bls.n	800e426 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e41a:	2301      	movs	r3, #1
 800e41c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e41e:	4b0a      	ldr	r3, [pc, #40]	@ (800e448 <xTaskRemoveFromEventList+0xc4>)
 800e420:	2201      	movs	r2, #1
 800e422:	601a      	str	r2, [r3, #0]
 800e424:	e001      	b.n	800e42a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800e426:	2300      	movs	r3, #0
 800e428:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e42a:	697b      	ldr	r3, [r7, #20]
}
 800e42c:	4618      	mov	r0, r3
 800e42e:	3718      	adds	r7, #24
 800e430:	46bd      	mov	sp, r7
 800e432:	bd80      	pop	{r7, pc}
 800e434:	2000105c 	.word	0x2000105c
 800e438:	2000103c 	.word	0x2000103c
 800e43c:	20000b64 	.word	0x20000b64
 800e440:	20000ff4 	.word	0x20000ff4
 800e444:	20000b60 	.word	0x20000b60
 800e448:	20001048 	.word	0x20001048

0800e44c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e44c:	b480      	push	{r7}
 800e44e:	b083      	sub	sp, #12
 800e450:	af00      	add	r7, sp, #0
 800e452:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e454:	4b06      	ldr	r3, [pc, #24]	@ (800e470 <vTaskInternalSetTimeOutState+0x24>)
 800e456:	681a      	ldr	r2, [r3, #0]
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e45c:	4b05      	ldr	r3, [pc, #20]	@ (800e474 <vTaskInternalSetTimeOutState+0x28>)
 800e45e:	681a      	ldr	r2, [r3, #0]
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	605a      	str	r2, [r3, #4]
}
 800e464:	bf00      	nop
 800e466:	370c      	adds	r7, #12
 800e468:	46bd      	mov	sp, r7
 800e46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e46e:	4770      	bx	lr
 800e470:	2000104c 	.word	0x2000104c
 800e474:	20001038 	.word	0x20001038

0800e478 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e478:	b580      	push	{r7, lr}
 800e47a:	b088      	sub	sp, #32
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	6078      	str	r0, [r7, #4]
 800e480:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	2b00      	cmp	r3, #0
 800e486:	d10b      	bne.n	800e4a0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800e488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e48c:	f383 8811 	msr	BASEPRI, r3
 800e490:	f3bf 8f6f 	isb	sy
 800e494:	f3bf 8f4f 	dsb	sy
 800e498:	613b      	str	r3, [r7, #16]
}
 800e49a:	bf00      	nop
 800e49c:	bf00      	nop
 800e49e:	e7fd      	b.n	800e49c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e4a0:	683b      	ldr	r3, [r7, #0]
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d10b      	bne.n	800e4be <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800e4a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4aa:	f383 8811 	msr	BASEPRI, r3
 800e4ae:	f3bf 8f6f 	isb	sy
 800e4b2:	f3bf 8f4f 	dsb	sy
 800e4b6:	60fb      	str	r3, [r7, #12]
}
 800e4b8:	bf00      	nop
 800e4ba:	bf00      	nop
 800e4bc:	e7fd      	b.n	800e4ba <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800e4be:	f000 fe93 	bl	800f1e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e4c2:	4b1d      	ldr	r3, [pc, #116]	@ (800e538 <xTaskCheckForTimeOut+0xc0>)
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	685b      	ldr	r3, [r3, #4]
 800e4cc:	69ba      	ldr	r2, [r7, #24]
 800e4ce:	1ad3      	subs	r3, r2, r3
 800e4d0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e4d2:	683b      	ldr	r3, [r7, #0]
 800e4d4:	681b      	ldr	r3, [r3, #0]
 800e4d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4da:	d102      	bne.n	800e4e2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e4dc:	2300      	movs	r3, #0
 800e4de:	61fb      	str	r3, [r7, #28]
 800e4e0:	e023      	b.n	800e52a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	681a      	ldr	r2, [r3, #0]
 800e4e6:	4b15      	ldr	r3, [pc, #84]	@ (800e53c <xTaskCheckForTimeOut+0xc4>)
 800e4e8:	681b      	ldr	r3, [r3, #0]
 800e4ea:	429a      	cmp	r2, r3
 800e4ec:	d007      	beq.n	800e4fe <xTaskCheckForTimeOut+0x86>
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	685b      	ldr	r3, [r3, #4]
 800e4f2:	69ba      	ldr	r2, [r7, #24]
 800e4f4:	429a      	cmp	r2, r3
 800e4f6:	d302      	bcc.n	800e4fe <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e4f8:	2301      	movs	r3, #1
 800e4fa:	61fb      	str	r3, [r7, #28]
 800e4fc:	e015      	b.n	800e52a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e4fe:	683b      	ldr	r3, [r7, #0]
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	697a      	ldr	r2, [r7, #20]
 800e504:	429a      	cmp	r2, r3
 800e506:	d20b      	bcs.n	800e520 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e508:	683b      	ldr	r3, [r7, #0]
 800e50a:	681a      	ldr	r2, [r3, #0]
 800e50c:	697b      	ldr	r3, [r7, #20]
 800e50e:	1ad2      	subs	r2, r2, r3
 800e510:	683b      	ldr	r3, [r7, #0]
 800e512:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e514:	6878      	ldr	r0, [r7, #4]
 800e516:	f7ff ff99 	bl	800e44c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e51a:	2300      	movs	r3, #0
 800e51c:	61fb      	str	r3, [r7, #28]
 800e51e:	e004      	b.n	800e52a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800e520:	683b      	ldr	r3, [r7, #0]
 800e522:	2200      	movs	r2, #0
 800e524:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e526:	2301      	movs	r3, #1
 800e528:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e52a:	f000 fe8f 	bl	800f24c <vPortExitCritical>

	return xReturn;
 800e52e:	69fb      	ldr	r3, [r7, #28]
}
 800e530:	4618      	mov	r0, r3
 800e532:	3720      	adds	r7, #32
 800e534:	46bd      	mov	sp, r7
 800e536:	bd80      	pop	{r7, pc}
 800e538:	20001038 	.word	0x20001038
 800e53c:	2000104c 	.word	0x2000104c

0800e540 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e540:	b480      	push	{r7}
 800e542:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e544:	4b03      	ldr	r3, [pc, #12]	@ (800e554 <vTaskMissedYield+0x14>)
 800e546:	2201      	movs	r2, #1
 800e548:	601a      	str	r2, [r3, #0]
}
 800e54a:	bf00      	nop
 800e54c:	46bd      	mov	sp, r7
 800e54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e552:	4770      	bx	lr
 800e554:	20001048 	.word	0x20001048

0800e558 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e558:	b580      	push	{r7, lr}
 800e55a:	b082      	sub	sp, #8
 800e55c:	af00      	add	r7, sp, #0
 800e55e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e560:	f000 f852 	bl	800e608 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e564:	4b06      	ldr	r3, [pc, #24]	@ (800e580 <prvIdleTask+0x28>)
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	2b01      	cmp	r3, #1
 800e56a:	d9f9      	bls.n	800e560 <prvIdleTask+0x8>
			{
				taskYIELD();
 800e56c:	4b05      	ldr	r3, [pc, #20]	@ (800e584 <prvIdleTask+0x2c>)
 800e56e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e572:	601a      	str	r2, [r3, #0]
 800e574:	f3bf 8f4f 	dsb	sy
 800e578:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e57c:	e7f0      	b.n	800e560 <prvIdleTask+0x8>
 800e57e:	bf00      	nop
 800e580:	20000b64 	.word	0x20000b64
 800e584:	e000ed04 	.word	0xe000ed04

0800e588 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e588:	b580      	push	{r7, lr}
 800e58a:	b082      	sub	sp, #8
 800e58c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e58e:	2300      	movs	r3, #0
 800e590:	607b      	str	r3, [r7, #4]
 800e592:	e00c      	b.n	800e5ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e594:	687a      	ldr	r2, [r7, #4]
 800e596:	4613      	mov	r3, r2
 800e598:	009b      	lsls	r3, r3, #2
 800e59a:	4413      	add	r3, r2
 800e59c:	009b      	lsls	r3, r3, #2
 800e59e:	4a12      	ldr	r2, [pc, #72]	@ (800e5e8 <prvInitialiseTaskLists+0x60>)
 800e5a0:	4413      	add	r3, r2
 800e5a2:	4618      	mov	r0, r3
 800e5a4:	f7fe fbcc 	bl	800cd40 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	3301      	adds	r3, #1
 800e5ac:	607b      	str	r3, [r7, #4]
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	2b37      	cmp	r3, #55	@ 0x37
 800e5b2:	d9ef      	bls.n	800e594 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e5b4:	480d      	ldr	r0, [pc, #52]	@ (800e5ec <prvInitialiseTaskLists+0x64>)
 800e5b6:	f7fe fbc3 	bl	800cd40 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e5ba:	480d      	ldr	r0, [pc, #52]	@ (800e5f0 <prvInitialiseTaskLists+0x68>)
 800e5bc:	f7fe fbc0 	bl	800cd40 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e5c0:	480c      	ldr	r0, [pc, #48]	@ (800e5f4 <prvInitialiseTaskLists+0x6c>)
 800e5c2:	f7fe fbbd 	bl	800cd40 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e5c6:	480c      	ldr	r0, [pc, #48]	@ (800e5f8 <prvInitialiseTaskLists+0x70>)
 800e5c8:	f7fe fbba 	bl	800cd40 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e5cc:	480b      	ldr	r0, [pc, #44]	@ (800e5fc <prvInitialiseTaskLists+0x74>)
 800e5ce:	f7fe fbb7 	bl	800cd40 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e5d2:	4b0b      	ldr	r3, [pc, #44]	@ (800e600 <prvInitialiseTaskLists+0x78>)
 800e5d4:	4a05      	ldr	r2, [pc, #20]	@ (800e5ec <prvInitialiseTaskLists+0x64>)
 800e5d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e5d8:	4b0a      	ldr	r3, [pc, #40]	@ (800e604 <prvInitialiseTaskLists+0x7c>)
 800e5da:	4a05      	ldr	r2, [pc, #20]	@ (800e5f0 <prvInitialiseTaskLists+0x68>)
 800e5dc:	601a      	str	r2, [r3, #0]
}
 800e5de:	bf00      	nop
 800e5e0:	3708      	adds	r7, #8
 800e5e2:	46bd      	mov	sp, r7
 800e5e4:	bd80      	pop	{r7, pc}
 800e5e6:	bf00      	nop
 800e5e8:	20000b64 	.word	0x20000b64
 800e5ec:	20000fc4 	.word	0x20000fc4
 800e5f0:	20000fd8 	.word	0x20000fd8
 800e5f4:	20000ff4 	.word	0x20000ff4
 800e5f8:	20001008 	.word	0x20001008
 800e5fc:	20001020 	.word	0x20001020
 800e600:	20000fec 	.word	0x20000fec
 800e604:	20000ff0 	.word	0x20000ff0

0800e608 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e608:	b580      	push	{r7, lr}
 800e60a:	b082      	sub	sp, #8
 800e60c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e60e:	e019      	b.n	800e644 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e610:	f000 fdea 	bl	800f1e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e614:	4b10      	ldr	r3, [pc, #64]	@ (800e658 <prvCheckTasksWaitingTermination+0x50>)
 800e616:	68db      	ldr	r3, [r3, #12]
 800e618:	68db      	ldr	r3, [r3, #12]
 800e61a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	3304      	adds	r3, #4
 800e620:	4618      	mov	r0, r3
 800e622:	f7fe fc17 	bl	800ce54 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e626:	4b0d      	ldr	r3, [pc, #52]	@ (800e65c <prvCheckTasksWaitingTermination+0x54>)
 800e628:	681b      	ldr	r3, [r3, #0]
 800e62a:	3b01      	subs	r3, #1
 800e62c:	4a0b      	ldr	r2, [pc, #44]	@ (800e65c <prvCheckTasksWaitingTermination+0x54>)
 800e62e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e630:	4b0b      	ldr	r3, [pc, #44]	@ (800e660 <prvCheckTasksWaitingTermination+0x58>)
 800e632:	681b      	ldr	r3, [r3, #0]
 800e634:	3b01      	subs	r3, #1
 800e636:	4a0a      	ldr	r2, [pc, #40]	@ (800e660 <prvCheckTasksWaitingTermination+0x58>)
 800e638:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e63a:	f000 fe07 	bl	800f24c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e63e:	6878      	ldr	r0, [r7, #4]
 800e640:	f000 f810 	bl	800e664 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e644:	4b06      	ldr	r3, [pc, #24]	@ (800e660 <prvCheckTasksWaitingTermination+0x58>)
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d1e1      	bne.n	800e610 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e64c:	bf00      	nop
 800e64e:	bf00      	nop
 800e650:	3708      	adds	r7, #8
 800e652:	46bd      	mov	sp, r7
 800e654:	bd80      	pop	{r7, pc}
 800e656:	bf00      	nop
 800e658:	20001008 	.word	0x20001008
 800e65c:	20001034 	.word	0x20001034
 800e660:	2000101c 	.word	0x2000101c

0800e664 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e664:	b580      	push	{r7, lr}
 800e666:	b084      	sub	sp, #16
 800e668:	af00      	add	r7, sp, #0
 800e66a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	3354      	adds	r3, #84	@ 0x54
 800e670:	4618      	mov	r0, r3
 800e672:	f001 fc81 	bl	800ff78 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d108      	bne.n	800e692 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e684:	4618      	mov	r0, r3
 800e686:	f000 ff9f 	bl	800f5c8 <vPortFree>
				vPortFree( pxTCB );
 800e68a:	6878      	ldr	r0, [r7, #4]
 800e68c:	f000 ff9c 	bl	800f5c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e690:	e019      	b.n	800e6c6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e698:	2b01      	cmp	r3, #1
 800e69a:	d103      	bne.n	800e6a4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800e69c:	6878      	ldr	r0, [r7, #4]
 800e69e:	f000 ff93 	bl	800f5c8 <vPortFree>
	}
 800e6a2:	e010      	b.n	800e6c6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e6aa:	2b02      	cmp	r3, #2
 800e6ac:	d00b      	beq.n	800e6c6 <prvDeleteTCB+0x62>
	__asm volatile
 800e6ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6b2:	f383 8811 	msr	BASEPRI, r3
 800e6b6:	f3bf 8f6f 	isb	sy
 800e6ba:	f3bf 8f4f 	dsb	sy
 800e6be:	60fb      	str	r3, [r7, #12]
}
 800e6c0:	bf00      	nop
 800e6c2:	bf00      	nop
 800e6c4:	e7fd      	b.n	800e6c2 <prvDeleteTCB+0x5e>
	}
 800e6c6:	bf00      	nop
 800e6c8:	3710      	adds	r7, #16
 800e6ca:	46bd      	mov	sp, r7
 800e6cc:	bd80      	pop	{r7, pc}
	...

0800e6d0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e6d0:	b480      	push	{r7}
 800e6d2:	b083      	sub	sp, #12
 800e6d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e6d6:	4b0c      	ldr	r3, [pc, #48]	@ (800e708 <prvResetNextTaskUnblockTime+0x38>)
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d104      	bne.n	800e6ea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e6e0:	4b0a      	ldr	r3, [pc, #40]	@ (800e70c <prvResetNextTaskUnblockTime+0x3c>)
 800e6e2:	f04f 32ff 	mov.w	r2, #4294967295
 800e6e6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e6e8:	e008      	b.n	800e6fc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e6ea:	4b07      	ldr	r3, [pc, #28]	@ (800e708 <prvResetNextTaskUnblockTime+0x38>)
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	68db      	ldr	r3, [r3, #12]
 800e6f0:	68db      	ldr	r3, [r3, #12]
 800e6f2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	685b      	ldr	r3, [r3, #4]
 800e6f8:	4a04      	ldr	r2, [pc, #16]	@ (800e70c <prvResetNextTaskUnblockTime+0x3c>)
 800e6fa:	6013      	str	r3, [r2, #0]
}
 800e6fc:	bf00      	nop
 800e6fe:	370c      	adds	r7, #12
 800e700:	46bd      	mov	sp, r7
 800e702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e706:	4770      	bx	lr
 800e708:	20000fec 	.word	0x20000fec
 800e70c:	20001054 	.word	0x20001054

0800e710 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e710:	b480      	push	{r7}
 800e712:	b083      	sub	sp, #12
 800e714:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e716:	4b0b      	ldr	r3, [pc, #44]	@ (800e744 <xTaskGetSchedulerState+0x34>)
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d102      	bne.n	800e724 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e71e:	2301      	movs	r3, #1
 800e720:	607b      	str	r3, [r7, #4]
 800e722:	e008      	b.n	800e736 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e724:	4b08      	ldr	r3, [pc, #32]	@ (800e748 <xTaskGetSchedulerState+0x38>)
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d102      	bne.n	800e732 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e72c:	2302      	movs	r3, #2
 800e72e:	607b      	str	r3, [r7, #4]
 800e730:	e001      	b.n	800e736 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e732:	2300      	movs	r3, #0
 800e734:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e736:	687b      	ldr	r3, [r7, #4]
	}
 800e738:	4618      	mov	r0, r3
 800e73a:	370c      	adds	r7, #12
 800e73c:	46bd      	mov	sp, r7
 800e73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e742:	4770      	bx	lr
 800e744:	20001040 	.word	0x20001040
 800e748:	2000105c 	.word	0x2000105c

0800e74c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e74c:	b580      	push	{r7, lr}
 800e74e:	b086      	sub	sp, #24
 800e750:	af00      	add	r7, sp, #0
 800e752:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e758:	2300      	movs	r3, #0
 800e75a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d058      	beq.n	800e814 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e762:	4b2f      	ldr	r3, [pc, #188]	@ (800e820 <xTaskPriorityDisinherit+0xd4>)
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	693a      	ldr	r2, [r7, #16]
 800e768:	429a      	cmp	r2, r3
 800e76a:	d00b      	beq.n	800e784 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800e76c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e770:	f383 8811 	msr	BASEPRI, r3
 800e774:	f3bf 8f6f 	isb	sy
 800e778:	f3bf 8f4f 	dsb	sy
 800e77c:	60fb      	str	r3, [r7, #12]
}
 800e77e:	bf00      	nop
 800e780:	bf00      	nop
 800e782:	e7fd      	b.n	800e780 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e784:	693b      	ldr	r3, [r7, #16]
 800e786:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d10b      	bne.n	800e7a4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800e78c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e790:	f383 8811 	msr	BASEPRI, r3
 800e794:	f3bf 8f6f 	isb	sy
 800e798:	f3bf 8f4f 	dsb	sy
 800e79c:	60bb      	str	r3, [r7, #8]
}
 800e79e:	bf00      	nop
 800e7a0:	bf00      	nop
 800e7a2:	e7fd      	b.n	800e7a0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800e7a4:	693b      	ldr	r3, [r7, #16]
 800e7a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e7a8:	1e5a      	subs	r2, r3, #1
 800e7aa:	693b      	ldr	r3, [r7, #16]
 800e7ac:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e7ae:	693b      	ldr	r3, [r7, #16]
 800e7b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e7b2:	693b      	ldr	r3, [r7, #16]
 800e7b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e7b6:	429a      	cmp	r2, r3
 800e7b8:	d02c      	beq.n	800e814 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e7ba:	693b      	ldr	r3, [r7, #16]
 800e7bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d128      	bne.n	800e814 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e7c2:	693b      	ldr	r3, [r7, #16]
 800e7c4:	3304      	adds	r3, #4
 800e7c6:	4618      	mov	r0, r3
 800e7c8:	f7fe fb44 	bl	800ce54 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e7cc:	693b      	ldr	r3, [r7, #16]
 800e7ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e7d0:	693b      	ldr	r3, [r7, #16]
 800e7d2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e7d4:	693b      	ldr	r3, [r7, #16]
 800e7d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7d8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e7dc:	693b      	ldr	r3, [r7, #16]
 800e7de:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e7e0:	693b      	ldr	r3, [r7, #16]
 800e7e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e7e4:	4b0f      	ldr	r3, [pc, #60]	@ (800e824 <xTaskPriorityDisinherit+0xd8>)
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	429a      	cmp	r2, r3
 800e7ea:	d903      	bls.n	800e7f4 <xTaskPriorityDisinherit+0xa8>
 800e7ec:	693b      	ldr	r3, [r7, #16]
 800e7ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7f0:	4a0c      	ldr	r2, [pc, #48]	@ (800e824 <xTaskPriorityDisinherit+0xd8>)
 800e7f2:	6013      	str	r3, [r2, #0]
 800e7f4:	693b      	ldr	r3, [r7, #16]
 800e7f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e7f8:	4613      	mov	r3, r2
 800e7fa:	009b      	lsls	r3, r3, #2
 800e7fc:	4413      	add	r3, r2
 800e7fe:	009b      	lsls	r3, r3, #2
 800e800:	4a09      	ldr	r2, [pc, #36]	@ (800e828 <xTaskPriorityDisinherit+0xdc>)
 800e802:	441a      	add	r2, r3
 800e804:	693b      	ldr	r3, [r7, #16]
 800e806:	3304      	adds	r3, #4
 800e808:	4619      	mov	r1, r3
 800e80a:	4610      	mov	r0, r2
 800e80c:	f7fe fac5 	bl	800cd9a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e810:	2301      	movs	r3, #1
 800e812:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e814:	697b      	ldr	r3, [r7, #20]
	}
 800e816:	4618      	mov	r0, r3
 800e818:	3718      	adds	r7, #24
 800e81a:	46bd      	mov	sp, r7
 800e81c:	bd80      	pop	{r7, pc}
 800e81e:	bf00      	nop
 800e820:	20000b60 	.word	0x20000b60
 800e824:	2000103c 	.word	0x2000103c
 800e828:	20000b64 	.word	0x20000b64

0800e82c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e82c:	b580      	push	{r7, lr}
 800e82e:	b084      	sub	sp, #16
 800e830:	af00      	add	r7, sp, #0
 800e832:	6078      	str	r0, [r7, #4]
 800e834:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e836:	4b21      	ldr	r3, [pc, #132]	@ (800e8bc <prvAddCurrentTaskToDelayedList+0x90>)
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e83c:	4b20      	ldr	r3, [pc, #128]	@ (800e8c0 <prvAddCurrentTaskToDelayedList+0x94>)
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	3304      	adds	r3, #4
 800e842:	4618      	mov	r0, r3
 800e844:	f7fe fb06 	bl	800ce54 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e84e:	d10a      	bne.n	800e866 <prvAddCurrentTaskToDelayedList+0x3a>
 800e850:	683b      	ldr	r3, [r7, #0]
 800e852:	2b00      	cmp	r3, #0
 800e854:	d007      	beq.n	800e866 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e856:	4b1a      	ldr	r3, [pc, #104]	@ (800e8c0 <prvAddCurrentTaskToDelayedList+0x94>)
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	3304      	adds	r3, #4
 800e85c:	4619      	mov	r1, r3
 800e85e:	4819      	ldr	r0, [pc, #100]	@ (800e8c4 <prvAddCurrentTaskToDelayedList+0x98>)
 800e860:	f7fe fa9b 	bl	800cd9a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e864:	e026      	b.n	800e8b4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e866:	68fa      	ldr	r2, [r7, #12]
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	4413      	add	r3, r2
 800e86c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e86e:	4b14      	ldr	r3, [pc, #80]	@ (800e8c0 <prvAddCurrentTaskToDelayedList+0x94>)
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	68ba      	ldr	r2, [r7, #8]
 800e874:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e876:	68ba      	ldr	r2, [r7, #8]
 800e878:	68fb      	ldr	r3, [r7, #12]
 800e87a:	429a      	cmp	r2, r3
 800e87c:	d209      	bcs.n	800e892 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e87e:	4b12      	ldr	r3, [pc, #72]	@ (800e8c8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800e880:	681a      	ldr	r2, [r3, #0]
 800e882:	4b0f      	ldr	r3, [pc, #60]	@ (800e8c0 <prvAddCurrentTaskToDelayedList+0x94>)
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	3304      	adds	r3, #4
 800e888:	4619      	mov	r1, r3
 800e88a:	4610      	mov	r0, r2
 800e88c:	f7fe faa9 	bl	800cde2 <vListInsert>
}
 800e890:	e010      	b.n	800e8b4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e892:	4b0e      	ldr	r3, [pc, #56]	@ (800e8cc <prvAddCurrentTaskToDelayedList+0xa0>)
 800e894:	681a      	ldr	r2, [r3, #0]
 800e896:	4b0a      	ldr	r3, [pc, #40]	@ (800e8c0 <prvAddCurrentTaskToDelayedList+0x94>)
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	3304      	adds	r3, #4
 800e89c:	4619      	mov	r1, r3
 800e89e:	4610      	mov	r0, r2
 800e8a0:	f7fe fa9f 	bl	800cde2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e8a4:	4b0a      	ldr	r3, [pc, #40]	@ (800e8d0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	68ba      	ldr	r2, [r7, #8]
 800e8aa:	429a      	cmp	r2, r3
 800e8ac:	d202      	bcs.n	800e8b4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800e8ae:	4a08      	ldr	r2, [pc, #32]	@ (800e8d0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e8b0:	68bb      	ldr	r3, [r7, #8]
 800e8b2:	6013      	str	r3, [r2, #0]
}
 800e8b4:	bf00      	nop
 800e8b6:	3710      	adds	r7, #16
 800e8b8:	46bd      	mov	sp, r7
 800e8ba:	bd80      	pop	{r7, pc}
 800e8bc:	20001038 	.word	0x20001038
 800e8c0:	20000b60 	.word	0x20000b60
 800e8c4:	20001020 	.word	0x20001020
 800e8c8:	20000ff0 	.word	0x20000ff0
 800e8cc:	20000fec 	.word	0x20000fec
 800e8d0:	20001054 	.word	0x20001054

0800e8d4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800e8d4:	b580      	push	{r7, lr}
 800e8d6:	b08a      	sub	sp, #40	@ 0x28
 800e8d8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800e8da:	2300      	movs	r3, #0
 800e8dc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800e8de:	f000 fb13 	bl	800ef08 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800e8e2:	4b1d      	ldr	r3, [pc, #116]	@ (800e958 <xTimerCreateTimerTask+0x84>)
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	d021      	beq.n	800e92e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e8ea:	2300      	movs	r3, #0
 800e8ec:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e8ee:	2300      	movs	r3, #0
 800e8f0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e8f2:	1d3a      	adds	r2, r7, #4
 800e8f4:	f107 0108 	add.w	r1, r7, #8
 800e8f8:	f107 030c 	add.w	r3, r7, #12
 800e8fc:	4618      	mov	r0, r3
 800e8fe:	f7fe fa05 	bl	800cd0c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e902:	6879      	ldr	r1, [r7, #4]
 800e904:	68bb      	ldr	r3, [r7, #8]
 800e906:	68fa      	ldr	r2, [r7, #12]
 800e908:	9202      	str	r2, [sp, #8]
 800e90a:	9301      	str	r3, [sp, #4]
 800e90c:	2302      	movs	r3, #2
 800e90e:	9300      	str	r3, [sp, #0]
 800e910:	2300      	movs	r3, #0
 800e912:	460a      	mov	r2, r1
 800e914:	4911      	ldr	r1, [pc, #68]	@ (800e95c <xTimerCreateTimerTask+0x88>)
 800e916:	4812      	ldr	r0, [pc, #72]	@ (800e960 <xTimerCreateTimerTask+0x8c>)
 800e918:	f7ff f8a2 	bl	800da60 <xTaskCreateStatic>
 800e91c:	4603      	mov	r3, r0
 800e91e:	4a11      	ldr	r2, [pc, #68]	@ (800e964 <xTimerCreateTimerTask+0x90>)
 800e920:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800e922:	4b10      	ldr	r3, [pc, #64]	@ (800e964 <xTimerCreateTimerTask+0x90>)
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	2b00      	cmp	r3, #0
 800e928:	d001      	beq.n	800e92e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800e92a:	2301      	movs	r3, #1
 800e92c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800e92e:	697b      	ldr	r3, [r7, #20]
 800e930:	2b00      	cmp	r3, #0
 800e932:	d10b      	bne.n	800e94c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800e934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e938:	f383 8811 	msr	BASEPRI, r3
 800e93c:	f3bf 8f6f 	isb	sy
 800e940:	f3bf 8f4f 	dsb	sy
 800e944:	613b      	str	r3, [r7, #16]
}
 800e946:	bf00      	nop
 800e948:	bf00      	nop
 800e94a:	e7fd      	b.n	800e948 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800e94c:	697b      	ldr	r3, [r7, #20]
}
 800e94e:	4618      	mov	r0, r3
 800e950:	3718      	adds	r7, #24
 800e952:	46bd      	mov	sp, r7
 800e954:	bd80      	pop	{r7, pc}
 800e956:	bf00      	nop
 800e958:	20001090 	.word	0x20001090
 800e95c:	080101a4 	.word	0x080101a4
 800e960:	0800eaa1 	.word	0x0800eaa1
 800e964:	20001094 	.word	0x20001094

0800e968 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800e968:	b580      	push	{r7, lr}
 800e96a:	b08a      	sub	sp, #40	@ 0x28
 800e96c:	af00      	add	r7, sp, #0
 800e96e:	60f8      	str	r0, [r7, #12]
 800e970:	60b9      	str	r1, [r7, #8]
 800e972:	607a      	str	r2, [r7, #4]
 800e974:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800e976:	2300      	movs	r3, #0
 800e978:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d10b      	bne.n	800e998 <xTimerGenericCommand+0x30>
	__asm volatile
 800e980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e984:	f383 8811 	msr	BASEPRI, r3
 800e988:	f3bf 8f6f 	isb	sy
 800e98c:	f3bf 8f4f 	dsb	sy
 800e990:	623b      	str	r3, [r7, #32]
}
 800e992:	bf00      	nop
 800e994:	bf00      	nop
 800e996:	e7fd      	b.n	800e994 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800e998:	4b19      	ldr	r3, [pc, #100]	@ (800ea00 <xTimerGenericCommand+0x98>)
 800e99a:	681b      	ldr	r3, [r3, #0]
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d02a      	beq.n	800e9f6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800e9a0:	68bb      	ldr	r3, [r7, #8]
 800e9a2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e9ac:	68bb      	ldr	r3, [r7, #8]
 800e9ae:	2b05      	cmp	r3, #5
 800e9b0:	dc18      	bgt.n	800e9e4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e9b2:	f7ff fead 	bl	800e710 <xTaskGetSchedulerState>
 800e9b6:	4603      	mov	r3, r0
 800e9b8:	2b02      	cmp	r3, #2
 800e9ba:	d109      	bne.n	800e9d0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e9bc:	4b10      	ldr	r3, [pc, #64]	@ (800ea00 <xTimerGenericCommand+0x98>)
 800e9be:	6818      	ldr	r0, [r3, #0]
 800e9c0:	f107 0110 	add.w	r1, r7, #16
 800e9c4:	2300      	movs	r3, #0
 800e9c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e9c8:	f7fe fbb4 	bl	800d134 <xQueueGenericSend>
 800e9cc:	6278      	str	r0, [r7, #36]	@ 0x24
 800e9ce:	e012      	b.n	800e9f6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e9d0:	4b0b      	ldr	r3, [pc, #44]	@ (800ea00 <xTimerGenericCommand+0x98>)
 800e9d2:	6818      	ldr	r0, [r3, #0]
 800e9d4:	f107 0110 	add.w	r1, r7, #16
 800e9d8:	2300      	movs	r3, #0
 800e9da:	2200      	movs	r2, #0
 800e9dc:	f7fe fbaa 	bl	800d134 <xQueueGenericSend>
 800e9e0:	6278      	str	r0, [r7, #36]	@ 0x24
 800e9e2:	e008      	b.n	800e9f6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800e9e4:	4b06      	ldr	r3, [pc, #24]	@ (800ea00 <xTimerGenericCommand+0x98>)
 800e9e6:	6818      	ldr	r0, [r3, #0]
 800e9e8:	f107 0110 	add.w	r1, r7, #16
 800e9ec:	2300      	movs	r3, #0
 800e9ee:	683a      	ldr	r2, [r7, #0]
 800e9f0:	f7fe fca2 	bl	800d338 <xQueueGenericSendFromISR>
 800e9f4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800e9f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800e9f8:	4618      	mov	r0, r3
 800e9fa:	3728      	adds	r7, #40	@ 0x28
 800e9fc:	46bd      	mov	sp, r7
 800e9fe:	bd80      	pop	{r7, pc}
 800ea00:	20001090 	.word	0x20001090

0800ea04 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ea04:	b580      	push	{r7, lr}
 800ea06:	b088      	sub	sp, #32
 800ea08:	af02      	add	r7, sp, #8
 800ea0a:	6078      	str	r0, [r7, #4]
 800ea0c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ea0e:	4b23      	ldr	r3, [pc, #140]	@ (800ea9c <prvProcessExpiredTimer+0x98>)
 800ea10:	681b      	ldr	r3, [r3, #0]
 800ea12:	68db      	ldr	r3, [r3, #12]
 800ea14:	68db      	ldr	r3, [r3, #12]
 800ea16:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ea18:	697b      	ldr	r3, [r7, #20]
 800ea1a:	3304      	adds	r3, #4
 800ea1c:	4618      	mov	r0, r3
 800ea1e:	f7fe fa19 	bl	800ce54 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ea22:	697b      	ldr	r3, [r7, #20]
 800ea24:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ea28:	f003 0304 	and.w	r3, r3, #4
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d023      	beq.n	800ea78 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ea30:	697b      	ldr	r3, [r7, #20]
 800ea32:	699a      	ldr	r2, [r3, #24]
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	18d1      	adds	r1, r2, r3
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	683a      	ldr	r2, [r7, #0]
 800ea3c:	6978      	ldr	r0, [r7, #20]
 800ea3e:	f000 f8d5 	bl	800ebec <prvInsertTimerInActiveList>
 800ea42:	4603      	mov	r3, r0
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d020      	beq.n	800ea8a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ea48:	2300      	movs	r3, #0
 800ea4a:	9300      	str	r3, [sp, #0]
 800ea4c:	2300      	movs	r3, #0
 800ea4e:	687a      	ldr	r2, [r7, #4]
 800ea50:	2100      	movs	r1, #0
 800ea52:	6978      	ldr	r0, [r7, #20]
 800ea54:	f7ff ff88 	bl	800e968 <xTimerGenericCommand>
 800ea58:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ea5a:	693b      	ldr	r3, [r7, #16]
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d114      	bne.n	800ea8a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800ea60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea64:	f383 8811 	msr	BASEPRI, r3
 800ea68:	f3bf 8f6f 	isb	sy
 800ea6c:	f3bf 8f4f 	dsb	sy
 800ea70:	60fb      	str	r3, [r7, #12]
}
 800ea72:	bf00      	nop
 800ea74:	bf00      	nop
 800ea76:	e7fd      	b.n	800ea74 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ea78:	697b      	ldr	r3, [r7, #20]
 800ea7a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ea7e:	f023 0301 	bic.w	r3, r3, #1
 800ea82:	b2da      	uxtb	r2, r3
 800ea84:	697b      	ldr	r3, [r7, #20]
 800ea86:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ea8a:	697b      	ldr	r3, [r7, #20]
 800ea8c:	6a1b      	ldr	r3, [r3, #32]
 800ea8e:	6978      	ldr	r0, [r7, #20]
 800ea90:	4798      	blx	r3
}
 800ea92:	bf00      	nop
 800ea94:	3718      	adds	r7, #24
 800ea96:	46bd      	mov	sp, r7
 800ea98:	bd80      	pop	{r7, pc}
 800ea9a:	bf00      	nop
 800ea9c:	20001088 	.word	0x20001088

0800eaa0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800eaa0:	b580      	push	{r7, lr}
 800eaa2:	b084      	sub	sp, #16
 800eaa4:	af00      	add	r7, sp, #0
 800eaa6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800eaa8:	f107 0308 	add.w	r3, r7, #8
 800eaac:	4618      	mov	r0, r3
 800eaae:	f000 f859 	bl	800eb64 <prvGetNextExpireTime>
 800eab2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800eab4:	68bb      	ldr	r3, [r7, #8]
 800eab6:	4619      	mov	r1, r3
 800eab8:	68f8      	ldr	r0, [r7, #12]
 800eaba:	f000 f805 	bl	800eac8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800eabe:	f000 f8d7 	bl	800ec70 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800eac2:	bf00      	nop
 800eac4:	e7f0      	b.n	800eaa8 <prvTimerTask+0x8>
	...

0800eac8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800eac8:	b580      	push	{r7, lr}
 800eaca:	b084      	sub	sp, #16
 800eacc:	af00      	add	r7, sp, #0
 800eace:	6078      	str	r0, [r7, #4]
 800ead0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ead2:	f7ff fa29 	bl	800df28 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ead6:	f107 0308 	add.w	r3, r7, #8
 800eada:	4618      	mov	r0, r3
 800eadc:	f000 f866 	bl	800ebac <prvSampleTimeNow>
 800eae0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800eae2:	68bb      	ldr	r3, [r7, #8]
 800eae4:	2b00      	cmp	r3, #0
 800eae6:	d130      	bne.n	800eb4a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800eae8:	683b      	ldr	r3, [r7, #0]
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	d10a      	bne.n	800eb04 <prvProcessTimerOrBlockTask+0x3c>
 800eaee:	687a      	ldr	r2, [r7, #4]
 800eaf0:	68fb      	ldr	r3, [r7, #12]
 800eaf2:	429a      	cmp	r2, r3
 800eaf4:	d806      	bhi.n	800eb04 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800eaf6:	f7ff fa25 	bl	800df44 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800eafa:	68f9      	ldr	r1, [r7, #12]
 800eafc:	6878      	ldr	r0, [r7, #4]
 800eafe:	f7ff ff81 	bl	800ea04 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800eb02:	e024      	b.n	800eb4e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800eb04:	683b      	ldr	r3, [r7, #0]
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d008      	beq.n	800eb1c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800eb0a:	4b13      	ldr	r3, [pc, #76]	@ (800eb58 <prvProcessTimerOrBlockTask+0x90>)
 800eb0c:	681b      	ldr	r3, [r3, #0]
 800eb0e:	681b      	ldr	r3, [r3, #0]
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d101      	bne.n	800eb18 <prvProcessTimerOrBlockTask+0x50>
 800eb14:	2301      	movs	r3, #1
 800eb16:	e000      	b.n	800eb1a <prvProcessTimerOrBlockTask+0x52>
 800eb18:	2300      	movs	r3, #0
 800eb1a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800eb1c:	4b0f      	ldr	r3, [pc, #60]	@ (800eb5c <prvProcessTimerOrBlockTask+0x94>)
 800eb1e:	6818      	ldr	r0, [r3, #0]
 800eb20:	687a      	ldr	r2, [r7, #4]
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	1ad3      	subs	r3, r2, r3
 800eb26:	683a      	ldr	r2, [r7, #0]
 800eb28:	4619      	mov	r1, r3
 800eb2a:	f7fe ff65 	bl	800d9f8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800eb2e:	f7ff fa09 	bl	800df44 <xTaskResumeAll>
 800eb32:	4603      	mov	r3, r0
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d10a      	bne.n	800eb4e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800eb38:	4b09      	ldr	r3, [pc, #36]	@ (800eb60 <prvProcessTimerOrBlockTask+0x98>)
 800eb3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eb3e:	601a      	str	r2, [r3, #0]
 800eb40:	f3bf 8f4f 	dsb	sy
 800eb44:	f3bf 8f6f 	isb	sy
}
 800eb48:	e001      	b.n	800eb4e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800eb4a:	f7ff f9fb 	bl	800df44 <xTaskResumeAll>
}
 800eb4e:	bf00      	nop
 800eb50:	3710      	adds	r7, #16
 800eb52:	46bd      	mov	sp, r7
 800eb54:	bd80      	pop	{r7, pc}
 800eb56:	bf00      	nop
 800eb58:	2000108c 	.word	0x2000108c
 800eb5c:	20001090 	.word	0x20001090
 800eb60:	e000ed04 	.word	0xe000ed04

0800eb64 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800eb64:	b480      	push	{r7}
 800eb66:	b085      	sub	sp, #20
 800eb68:	af00      	add	r7, sp, #0
 800eb6a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800eb6c:	4b0e      	ldr	r3, [pc, #56]	@ (800eba8 <prvGetNextExpireTime+0x44>)
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	681b      	ldr	r3, [r3, #0]
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d101      	bne.n	800eb7a <prvGetNextExpireTime+0x16>
 800eb76:	2201      	movs	r2, #1
 800eb78:	e000      	b.n	800eb7c <prvGetNextExpireTime+0x18>
 800eb7a:	2200      	movs	r2, #0
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d105      	bne.n	800eb94 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800eb88:	4b07      	ldr	r3, [pc, #28]	@ (800eba8 <prvGetNextExpireTime+0x44>)
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	68db      	ldr	r3, [r3, #12]
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	60fb      	str	r3, [r7, #12]
 800eb92:	e001      	b.n	800eb98 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800eb94:	2300      	movs	r3, #0
 800eb96:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800eb98:	68fb      	ldr	r3, [r7, #12]
}
 800eb9a:	4618      	mov	r0, r3
 800eb9c:	3714      	adds	r7, #20
 800eb9e:	46bd      	mov	sp, r7
 800eba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eba4:	4770      	bx	lr
 800eba6:	bf00      	nop
 800eba8:	20001088 	.word	0x20001088

0800ebac <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ebac:	b580      	push	{r7, lr}
 800ebae:	b084      	sub	sp, #16
 800ebb0:	af00      	add	r7, sp, #0
 800ebb2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ebb4:	f7ff fa64 	bl	800e080 <xTaskGetTickCount>
 800ebb8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ebba:	4b0b      	ldr	r3, [pc, #44]	@ (800ebe8 <prvSampleTimeNow+0x3c>)
 800ebbc:	681b      	ldr	r3, [r3, #0]
 800ebbe:	68fa      	ldr	r2, [r7, #12]
 800ebc0:	429a      	cmp	r2, r3
 800ebc2:	d205      	bcs.n	800ebd0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ebc4:	f000 f93a 	bl	800ee3c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	2201      	movs	r2, #1
 800ebcc:	601a      	str	r2, [r3, #0]
 800ebce:	e002      	b.n	800ebd6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	2200      	movs	r2, #0
 800ebd4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ebd6:	4a04      	ldr	r2, [pc, #16]	@ (800ebe8 <prvSampleTimeNow+0x3c>)
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ebdc:	68fb      	ldr	r3, [r7, #12]
}
 800ebde:	4618      	mov	r0, r3
 800ebe0:	3710      	adds	r7, #16
 800ebe2:	46bd      	mov	sp, r7
 800ebe4:	bd80      	pop	{r7, pc}
 800ebe6:	bf00      	nop
 800ebe8:	20001098 	.word	0x20001098

0800ebec <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ebec:	b580      	push	{r7, lr}
 800ebee:	b086      	sub	sp, #24
 800ebf0:	af00      	add	r7, sp, #0
 800ebf2:	60f8      	str	r0, [r7, #12]
 800ebf4:	60b9      	str	r1, [r7, #8]
 800ebf6:	607a      	str	r2, [r7, #4]
 800ebf8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ebfa:	2300      	movs	r3, #0
 800ebfc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ebfe:	68fb      	ldr	r3, [r7, #12]
 800ec00:	68ba      	ldr	r2, [r7, #8]
 800ec02:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	68fa      	ldr	r2, [r7, #12]
 800ec08:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ec0a:	68ba      	ldr	r2, [r7, #8]
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	429a      	cmp	r2, r3
 800ec10:	d812      	bhi.n	800ec38 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ec12:	687a      	ldr	r2, [r7, #4]
 800ec14:	683b      	ldr	r3, [r7, #0]
 800ec16:	1ad2      	subs	r2, r2, r3
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	699b      	ldr	r3, [r3, #24]
 800ec1c:	429a      	cmp	r2, r3
 800ec1e:	d302      	bcc.n	800ec26 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ec20:	2301      	movs	r3, #1
 800ec22:	617b      	str	r3, [r7, #20]
 800ec24:	e01b      	b.n	800ec5e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ec26:	4b10      	ldr	r3, [pc, #64]	@ (800ec68 <prvInsertTimerInActiveList+0x7c>)
 800ec28:	681a      	ldr	r2, [r3, #0]
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	3304      	adds	r3, #4
 800ec2e:	4619      	mov	r1, r3
 800ec30:	4610      	mov	r0, r2
 800ec32:	f7fe f8d6 	bl	800cde2 <vListInsert>
 800ec36:	e012      	b.n	800ec5e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ec38:	687a      	ldr	r2, [r7, #4]
 800ec3a:	683b      	ldr	r3, [r7, #0]
 800ec3c:	429a      	cmp	r2, r3
 800ec3e:	d206      	bcs.n	800ec4e <prvInsertTimerInActiveList+0x62>
 800ec40:	68ba      	ldr	r2, [r7, #8]
 800ec42:	683b      	ldr	r3, [r7, #0]
 800ec44:	429a      	cmp	r2, r3
 800ec46:	d302      	bcc.n	800ec4e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ec48:	2301      	movs	r3, #1
 800ec4a:	617b      	str	r3, [r7, #20]
 800ec4c:	e007      	b.n	800ec5e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ec4e:	4b07      	ldr	r3, [pc, #28]	@ (800ec6c <prvInsertTimerInActiveList+0x80>)
 800ec50:	681a      	ldr	r2, [r3, #0]
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	3304      	adds	r3, #4
 800ec56:	4619      	mov	r1, r3
 800ec58:	4610      	mov	r0, r2
 800ec5a:	f7fe f8c2 	bl	800cde2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ec5e:	697b      	ldr	r3, [r7, #20]
}
 800ec60:	4618      	mov	r0, r3
 800ec62:	3718      	adds	r7, #24
 800ec64:	46bd      	mov	sp, r7
 800ec66:	bd80      	pop	{r7, pc}
 800ec68:	2000108c 	.word	0x2000108c
 800ec6c:	20001088 	.word	0x20001088

0800ec70 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ec70:	b580      	push	{r7, lr}
 800ec72:	b08e      	sub	sp, #56	@ 0x38
 800ec74:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ec76:	e0ce      	b.n	800ee16 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	2b00      	cmp	r3, #0
 800ec7c:	da19      	bge.n	800ecb2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ec7e:	1d3b      	adds	r3, r7, #4
 800ec80:	3304      	adds	r3, #4
 800ec82:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ec84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d10b      	bne.n	800eca2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800ec8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec8e:	f383 8811 	msr	BASEPRI, r3
 800ec92:	f3bf 8f6f 	isb	sy
 800ec96:	f3bf 8f4f 	dsb	sy
 800ec9a:	61fb      	str	r3, [r7, #28]
}
 800ec9c:	bf00      	nop
 800ec9e:	bf00      	nop
 800eca0:	e7fd      	b.n	800ec9e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800eca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eca4:	681b      	ldr	r3, [r3, #0]
 800eca6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eca8:	6850      	ldr	r0, [r2, #4]
 800ecaa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ecac:	6892      	ldr	r2, [r2, #8]
 800ecae:	4611      	mov	r1, r2
 800ecb0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	f2c0 80ae 	blt.w	800ee16 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ecbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecc0:	695b      	ldr	r3, [r3, #20]
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	d004      	beq.n	800ecd0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ecc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecc8:	3304      	adds	r3, #4
 800ecca:	4618      	mov	r0, r3
 800eccc:	f7fe f8c2 	bl	800ce54 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ecd0:	463b      	mov	r3, r7
 800ecd2:	4618      	mov	r0, r3
 800ecd4:	f7ff ff6a 	bl	800ebac <prvSampleTimeNow>
 800ecd8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	2b09      	cmp	r3, #9
 800ecde:	f200 8097 	bhi.w	800ee10 <prvProcessReceivedCommands+0x1a0>
 800ece2:	a201      	add	r2, pc, #4	@ (adr r2, 800ece8 <prvProcessReceivedCommands+0x78>)
 800ece4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ece8:	0800ed11 	.word	0x0800ed11
 800ecec:	0800ed11 	.word	0x0800ed11
 800ecf0:	0800ed11 	.word	0x0800ed11
 800ecf4:	0800ed87 	.word	0x0800ed87
 800ecf8:	0800ed9b 	.word	0x0800ed9b
 800ecfc:	0800ede7 	.word	0x0800ede7
 800ed00:	0800ed11 	.word	0x0800ed11
 800ed04:	0800ed11 	.word	0x0800ed11
 800ed08:	0800ed87 	.word	0x0800ed87
 800ed0c:	0800ed9b 	.word	0x0800ed9b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ed10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed12:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ed16:	f043 0301 	orr.w	r3, r3, #1
 800ed1a:	b2da      	uxtb	r2, r3
 800ed1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed1e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ed22:	68ba      	ldr	r2, [r7, #8]
 800ed24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed26:	699b      	ldr	r3, [r3, #24]
 800ed28:	18d1      	adds	r1, r2, r3
 800ed2a:	68bb      	ldr	r3, [r7, #8]
 800ed2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ed30:	f7ff ff5c 	bl	800ebec <prvInsertTimerInActiveList>
 800ed34:	4603      	mov	r3, r0
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d06c      	beq.n	800ee14 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ed3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed3c:	6a1b      	ldr	r3, [r3, #32]
 800ed3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ed40:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ed42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ed48:	f003 0304 	and.w	r3, r3, #4
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	d061      	beq.n	800ee14 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ed50:	68ba      	ldr	r2, [r7, #8]
 800ed52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed54:	699b      	ldr	r3, [r3, #24]
 800ed56:	441a      	add	r2, r3
 800ed58:	2300      	movs	r3, #0
 800ed5a:	9300      	str	r3, [sp, #0]
 800ed5c:	2300      	movs	r3, #0
 800ed5e:	2100      	movs	r1, #0
 800ed60:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ed62:	f7ff fe01 	bl	800e968 <xTimerGenericCommand>
 800ed66:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ed68:	6a3b      	ldr	r3, [r7, #32]
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d152      	bne.n	800ee14 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ed6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed72:	f383 8811 	msr	BASEPRI, r3
 800ed76:	f3bf 8f6f 	isb	sy
 800ed7a:	f3bf 8f4f 	dsb	sy
 800ed7e:	61bb      	str	r3, [r7, #24]
}
 800ed80:	bf00      	nop
 800ed82:	bf00      	nop
 800ed84:	e7fd      	b.n	800ed82 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ed86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ed8c:	f023 0301 	bic.w	r3, r3, #1
 800ed90:	b2da      	uxtb	r2, r3
 800ed92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed94:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ed98:	e03d      	b.n	800ee16 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ed9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800eda0:	f043 0301 	orr.w	r3, r3, #1
 800eda4:	b2da      	uxtb	r2, r3
 800eda6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eda8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800edac:	68ba      	ldr	r2, [r7, #8]
 800edae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edb0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800edb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edb4:	699b      	ldr	r3, [r3, #24]
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d10b      	bne.n	800edd2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800edba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edbe:	f383 8811 	msr	BASEPRI, r3
 800edc2:	f3bf 8f6f 	isb	sy
 800edc6:	f3bf 8f4f 	dsb	sy
 800edca:	617b      	str	r3, [r7, #20]
}
 800edcc:	bf00      	nop
 800edce:	bf00      	nop
 800edd0:	e7fd      	b.n	800edce <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800edd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edd4:	699a      	ldr	r2, [r3, #24]
 800edd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edd8:	18d1      	adds	r1, r2, r3
 800edda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eddc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800edde:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ede0:	f7ff ff04 	bl	800ebec <prvInsertTimerInActiveList>
					break;
 800ede4:	e017      	b.n	800ee16 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ede6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ede8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800edec:	f003 0302 	and.w	r3, r3, #2
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d103      	bne.n	800edfc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800edf4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800edf6:	f000 fbe7 	bl	800f5c8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800edfa:	e00c      	b.n	800ee16 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800edfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edfe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ee02:	f023 0301 	bic.w	r3, r3, #1
 800ee06:	b2da      	uxtb	r2, r3
 800ee08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee0a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ee0e:	e002      	b.n	800ee16 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800ee10:	bf00      	nop
 800ee12:	e000      	b.n	800ee16 <prvProcessReceivedCommands+0x1a6>
					break;
 800ee14:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ee16:	4b08      	ldr	r3, [pc, #32]	@ (800ee38 <prvProcessReceivedCommands+0x1c8>)
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	1d39      	adds	r1, r7, #4
 800ee1c:	2200      	movs	r2, #0
 800ee1e:	4618      	mov	r0, r3
 800ee20:	f7fe fb28 	bl	800d474 <xQueueReceive>
 800ee24:	4603      	mov	r3, r0
 800ee26:	2b00      	cmp	r3, #0
 800ee28:	f47f af26 	bne.w	800ec78 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ee2c:	bf00      	nop
 800ee2e:	bf00      	nop
 800ee30:	3730      	adds	r7, #48	@ 0x30
 800ee32:	46bd      	mov	sp, r7
 800ee34:	bd80      	pop	{r7, pc}
 800ee36:	bf00      	nop
 800ee38:	20001090 	.word	0x20001090

0800ee3c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ee3c:	b580      	push	{r7, lr}
 800ee3e:	b088      	sub	sp, #32
 800ee40:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ee42:	e049      	b.n	800eed8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ee44:	4b2e      	ldr	r3, [pc, #184]	@ (800ef00 <prvSwitchTimerLists+0xc4>)
 800ee46:	681b      	ldr	r3, [r3, #0]
 800ee48:	68db      	ldr	r3, [r3, #12]
 800ee4a:	681b      	ldr	r3, [r3, #0]
 800ee4c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ee4e:	4b2c      	ldr	r3, [pc, #176]	@ (800ef00 <prvSwitchTimerLists+0xc4>)
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	68db      	ldr	r3, [r3, #12]
 800ee54:	68db      	ldr	r3, [r3, #12]
 800ee56:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	3304      	adds	r3, #4
 800ee5c:	4618      	mov	r0, r3
 800ee5e:	f7fd fff9 	bl	800ce54 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ee62:	68fb      	ldr	r3, [r7, #12]
 800ee64:	6a1b      	ldr	r3, [r3, #32]
 800ee66:	68f8      	ldr	r0, [r7, #12]
 800ee68:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ee70:	f003 0304 	and.w	r3, r3, #4
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d02f      	beq.n	800eed8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ee78:	68fb      	ldr	r3, [r7, #12]
 800ee7a:	699b      	ldr	r3, [r3, #24]
 800ee7c:	693a      	ldr	r2, [r7, #16]
 800ee7e:	4413      	add	r3, r2
 800ee80:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ee82:	68ba      	ldr	r2, [r7, #8]
 800ee84:	693b      	ldr	r3, [r7, #16]
 800ee86:	429a      	cmp	r2, r3
 800ee88:	d90e      	bls.n	800eea8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	68ba      	ldr	r2, [r7, #8]
 800ee8e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ee90:	68fb      	ldr	r3, [r7, #12]
 800ee92:	68fa      	ldr	r2, [r7, #12]
 800ee94:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ee96:	4b1a      	ldr	r3, [pc, #104]	@ (800ef00 <prvSwitchTimerLists+0xc4>)
 800ee98:	681a      	ldr	r2, [r3, #0]
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	3304      	adds	r3, #4
 800ee9e:	4619      	mov	r1, r3
 800eea0:	4610      	mov	r0, r2
 800eea2:	f7fd ff9e 	bl	800cde2 <vListInsert>
 800eea6:	e017      	b.n	800eed8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800eea8:	2300      	movs	r3, #0
 800eeaa:	9300      	str	r3, [sp, #0]
 800eeac:	2300      	movs	r3, #0
 800eeae:	693a      	ldr	r2, [r7, #16]
 800eeb0:	2100      	movs	r1, #0
 800eeb2:	68f8      	ldr	r0, [r7, #12]
 800eeb4:	f7ff fd58 	bl	800e968 <xTimerGenericCommand>
 800eeb8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	d10b      	bne.n	800eed8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800eec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eec4:	f383 8811 	msr	BASEPRI, r3
 800eec8:	f3bf 8f6f 	isb	sy
 800eecc:	f3bf 8f4f 	dsb	sy
 800eed0:	603b      	str	r3, [r7, #0]
}
 800eed2:	bf00      	nop
 800eed4:	bf00      	nop
 800eed6:	e7fd      	b.n	800eed4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800eed8:	4b09      	ldr	r3, [pc, #36]	@ (800ef00 <prvSwitchTimerLists+0xc4>)
 800eeda:	681b      	ldr	r3, [r3, #0]
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d1b0      	bne.n	800ee44 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800eee2:	4b07      	ldr	r3, [pc, #28]	@ (800ef00 <prvSwitchTimerLists+0xc4>)
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800eee8:	4b06      	ldr	r3, [pc, #24]	@ (800ef04 <prvSwitchTimerLists+0xc8>)
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	4a04      	ldr	r2, [pc, #16]	@ (800ef00 <prvSwitchTimerLists+0xc4>)
 800eeee:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800eef0:	4a04      	ldr	r2, [pc, #16]	@ (800ef04 <prvSwitchTimerLists+0xc8>)
 800eef2:	697b      	ldr	r3, [r7, #20]
 800eef4:	6013      	str	r3, [r2, #0]
}
 800eef6:	bf00      	nop
 800eef8:	3718      	adds	r7, #24
 800eefa:	46bd      	mov	sp, r7
 800eefc:	bd80      	pop	{r7, pc}
 800eefe:	bf00      	nop
 800ef00:	20001088 	.word	0x20001088
 800ef04:	2000108c 	.word	0x2000108c

0800ef08 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ef08:	b580      	push	{r7, lr}
 800ef0a:	b082      	sub	sp, #8
 800ef0c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ef0e:	f000 f96b 	bl	800f1e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ef12:	4b15      	ldr	r3, [pc, #84]	@ (800ef68 <prvCheckForValidListAndQueue+0x60>)
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	d120      	bne.n	800ef5c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ef1a:	4814      	ldr	r0, [pc, #80]	@ (800ef6c <prvCheckForValidListAndQueue+0x64>)
 800ef1c:	f7fd ff10 	bl	800cd40 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ef20:	4813      	ldr	r0, [pc, #76]	@ (800ef70 <prvCheckForValidListAndQueue+0x68>)
 800ef22:	f7fd ff0d 	bl	800cd40 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ef26:	4b13      	ldr	r3, [pc, #76]	@ (800ef74 <prvCheckForValidListAndQueue+0x6c>)
 800ef28:	4a10      	ldr	r2, [pc, #64]	@ (800ef6c <prvCheckForValidListAndQueue+0x64>)
 800ef2a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ef2c:	4b12      	ldr	r3, [pc, #72]	@ (800ef78 <prvCheckForValidListAndQueue+0x70>)
 800ef2e:	4a10      	ldr	r2, [pc, #64]	@ (800ef70 <prvCheckForValidListAndQueue+0x68>)
 800ef30:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ef32:	2300      	movs	r3, #0
 800ef34:	9300      	str	r3, [sp, #0]
 800ef36:	4b11      	ldr	r3, [pc, #68]	@ (800ef7c <prvCheckForValidListAndQueue+0x74>)
 800ef38:	4a11      	ldr	r2, [pc, #68]	@ (800ef80 <prvCheckForValidListAndQueue+0x78>)
 800ef3a:	2110      	movs	r1, #16
 800ef3c:	200a      	movs	r0, #10
 800ef3e:	f7fe f81d 	bl	800cf7c <xQueueGenericCreateStatic>
 800ef42:	4603      	mov	r3, r0
 800ef44:	4a08      	ldr	r2, [pc, #32]	@ (800ef68 <prvCheckForValidListAndQueue+0x60>)
 800ef46:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ef48:	4b07      	ldr	r3, [pc, #28]	@ (800ef68 <prvCheckForValidListAndQueue+0x60>)
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d005      	beq.n	800ef5c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ef50:	4b05      	ldr	r3, [pc, #20]	@ (800ef68 <prvCheckForValidListAndQueue+0x60>)
 800ef52:	681b      	ldr	r3, [r3, #0]
 800ef54:	490b      	ldr	r1, [pc, #44]	@ (800ef84 <prvCheckForValidListAndQueue+0x7c>)
 800ef56:	4618      	mov	r0, r3
 800ef58:	f7fe fd24 	bl	800d9a4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ef5c:	f000 f976 	bl	800f24c <vPortExitCritical>
}
 800ef60:	bf00      	nop
 800ef62:	46bd      	mov	sp, r7
 800ef64:	bd80      	pop	{r7, pc}
 800ef66:	bf00      	nop
 800ef68:	20001090 	.word	0x20001090
 800ef6c:	20001060 	.word	0x20001060
 800ef70:	20001074 	.word	0x20001074
 800ef74:	20001088 	.word	0x20001088
 800ef78:	2000108c 	.word	0x2000108c
 800ef7c:	2000113c 	.word	0x2000113c
 800ef80:	2000109c 	.word	0x2000109c
 800ef84:	080101ac 	.word	0x080101ac

0800ef88 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ef88:	b480      	push	{r7}
 800ef8a:	b085      	sub	sp, #20
 800ef8c:	af00      	add	r7, sp, #0
 800ef8e:	60f8      	str	r0, [r7, #12]
 800ef90:	60b9      	str	r1, [r7, #8]
 800ef92:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	3b04      	subs	r3, #4
 800ef98:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800efa0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800efa2:	68fb      	ldr	r3, [r7, #12]
 800efa4:	3b04      	subs	r3, #4
 800efa6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800efa8:	68bb      	ldr	r3, [r7, #8]
 800efaa:	f023 0201 	bic.w	r2, r3, #1
 800efae:	68fb      	ldr	r3, [r7, #12]
 800efb0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	3b04      	subs	r3, #4
 800efb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800efb8:	4a0c      	ldr	r2, [pc, #48]	@ (800efec <pxPortInitialiseStack+0x64>)
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800efbe:	68fb      	ldr	r3, [r7, #12]
 800efc0:	3b14      	subs	r3, #20
 800efc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800efc4:	687a      	ldr	r2, [r7, #4]
 800efc6:	68fb      	ldr	r3, [r7, #12]
 800efc8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800efca:	68fb      	ldr	r3, [r7, #12]
 800efcc:	3b04      	subs	r3, #4
 800efce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800efd0:	68fb      	ldr	r3, [r7, #12]
 800efd2:	f06f 0202 	mvn.w	r2, #2
 800efd6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	3b20      	subs	r3, #32
 800efdc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800efde:	68fb      	ldr	r3, [r7, #12]
}
 800efe0:	4618      	mov	r0, r3
 800efe2:	3714      	adds	r7, #20
 800efe4:	46bd      	mov	sp, r7
 800efe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efea:	4770      	bx	lr
 800efec:	0800eff1 	.word	0x0800eff1

0800eff0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800eff0:	b480      	push	{r7}
 800eff2:	b085      	sub	sp, #20
 800eff4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800eff6:	2300      	movs	r3, #0
 800eff8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800effa:	4b13      	ldr	r3, [pc, #76]	@ (800f048 <prvTaskExitError+0x58>)
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f002:	d00b      	beq.n	800f01c <prvTaskExitError+0x2c>
	__asm volatile
 800f004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f008:	f383 8811 	msr	BASEPRI, r3
 800f00c:	f3bf 8f6f 	isb	sy
 800f010:	f3bf 8f4f 	dsb	sy
 800f014:	60fb      	str	r3, [r7, #12]
}
 800f016:	bf00      	nop
 800f018:	bf00      	nop
 800f01a:	e7fd      	b.n	800f018 <prvTaskExitError+0x28>
	__asm volatile
 800f01c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f020:	f383 8811 	msr	BASEPRI, r3
 800f024:	f3bf 8f6f 	isb	sy
 800f028:	f3bf 8f4f 	dsb	sy
 800f02c:	60bb      	str	r3, [r7, #8]
}
 800f02e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f030:	bf00      	nop
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	2b00      	cmp	r3, #0
 800f036:	d0fc      	beq.n	800f032 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f038:	bf00      	nop
 800f03a:	bf00      	nop
 800f03c:	3714      	adds	r7, #20
 800f03e:	46bd      	mov	sp, r7
 800f040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f044:	4770      	bx	lr
 800f046:	bf00      	nop
 800f048:	20000040 	.word	0x20000040
 800f04c:	00000000 	.word	0x00000000

0800f050 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f050:	4b07      	ldr	r3, [pc, #28]	@ (800f070 <pxCurrentTCBConst2>)
 800f052:	6819      	ldr	r1, [r3, #0]
 800f054:	6808      	ldr	r0, [r1, #0]
 800f056:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f05a:	f380 8809 	msr	PSP, r0
 800f05e:	f3bf 8f6f 	isb	sy
 800f062:	f04f 0000 	mov.w	r0, #0
 800f066:	f380 8811 	msr	BASEPRI, r0
 800f06a:	4770      	bx	lr
 800f06c:	f3af 8000 	nop.w

0800f070 <pxCurrentTCBConst2>:
 800f070:	20000b60 	.word	0x20000b60
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f074:	bf00      	nop
 800f076:	bf00      	nop

0800f078 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f078:	4808      	ldr	r0, [pc, #32]	@ (800f09c <prvPortStartFirstTask+0x24>)
 800f07a:	6800      	ldr	r0, [r0, #0]
 800f07c:	6800      	ldr	r0, [r0, #0]
 800f07e:	f380 8808 	msr	MSP, r0
 800f082:	f04f 0000 	mov.w	r0, #0
 800f086:	f380 8814 	msr	CONTROL, r0
 800f08a:	b662      	cpsie	i
 800f08c:	b661      	cpsie	f
 800f08e:	f3bf 8f4f 	dsb	sy
 800f092:	f3bf 8f6f 	isb	sy
 800f096:	df00      	svc	0
 800f098:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f09a:	bf00      	nop
 800f09c:	e000ed08 	.word	0xe000ed08

0800f0a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f0a0:	b580      	push	{r7, lr}
 800f0a2:	b086      	sub	sp, #24
 800f0a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f0a6:	4b47      	ldr	r3, [pc, #284]	@ (800f1c4 <xPortStartScheduler+0x124>)
 800f0a8:	681b      	ldr	r3, [r3, #0]
 800f0aa:	4a47      	ldr	r2, [pc, #284]	@ (800f1c8 <xPortStartScheduler+0x128>)
 800f0ac:	4293      	cmp	r3, r2
 800f0ae:	d10b      	bne.n	800f0c8 <xPortStartScheduler+0x28>
	__asm volatile
 800f0b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0b4:	f383 8811 	msr	BASEPRI, r3
 800f0b8:	f3bf 8f6f 	isb	sy
 800f0bc:	f3bf 8f4f 	dsb	sy
 800f0c0:	60fb      	str	r3, [r7, #12]
}
 800f0c2:	bf00      	nop
 800f0c4:	bf00      	nop
 800f0c6:	e7fd      	b.n	800f0c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f0c8:	4b3e      	ldr	r3, [pc, #248]	@ (800f1c4 <xPortStartScheduler+0x124>)
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	4a3f      	ldr	r2, [pc, #252]	@ (800f1cc <xPortStartScheduler+0x12c>)
 800f0ce:	4293      	cmp	r3, r2
 800f0d0:	d10b      	bne.n	800f0ea <xPortStartScheduler+0x4a>
	__asm volatile
 800f0d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f0d6:	f383 8811 	msr	BASEPRI, r3
 800f0da:	f3bf 8f6f 	isb	sy
 800f0de:	f3bf 8f4f 	dsb	sy
 800f0e2:	613b      	str	r3, [r7, #16]
}
 800f0e4:	bf00      	nop
 800f0e6:	bf00      	nop
 800f0e8:	e7fd      	b.n	800f0e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f0ea:	4b39      	ldr	r3, [pc, #228]	@ (800f1d0 <xPortStartScheduler+0x130>)
 800f0ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f0ee:	697b      	ldr	r3, [r7, #20]
 800f0f0:	781b      	ldrb	r3, [r3, #0]
 800f0f2:	b2db      	uxtb	r3, r3
 800f0f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f0f6:	697b      	ldr	r3, [r7, #20]
 800f0f8:	22ff      	movs	r2, #255	@ 0xff
 800f0fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f0fc:	697b      	ldr	r3, [r7, #20]
 800f0fe:	781b      	ldrb	r3, [r3, #0]
 800f100:	b2db      	uxtb	r3, r3
 800f102:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f104:	78fb      	ldrb	r3, [r7, #3]
 800f106:	b2db      	uxtb	r3, r3
 800f108:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800f10c:	b2da      	uxtb	r2, r3
 800f10e:	4b31      	ldr	r3, [pc, #196]	@ (800f1d4 <xPortStartScheduler+0x134>)
 800f110:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f112:	4b31      	ldr	r3, [pc, #196]	@ (800f1d8 <xPortStartScheduler+0x138>)
 800f114:	2207      	movs	r2, #7
 800f116:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f118:	e009      	b.n	800f12e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800f11a:	4b2f      	ldr	r3, [pc, #188]	@ (800f1d8 <xPortStartScheduler+0x138>)
 800f11c:	681b      	ldr	r3, [r3, #0]
 800f11e:	3b01      	subs	r3, #1
 800f120:	4a2d      	ldr	r2, [pc, #180]	@ (800f1d8 <xPortStartScheduler+0x138>)
 800f122:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f124:	78fb      	ldrb	r3, [r7, #3]
 800f126:	b2db      	uxtb	r3, r3
 800f128:	005b      	lsls	r3, r3, #1
 800f12a:	b2db      	uxtb	r3, r3
 800f12c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f12e:	78fb      	ldrb	r3, [r7, #3]
 800f130:	b2db      	uxtb	r3, r3
 800f132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f136:	2b80      	cmp	r3, #128	@ 0x80
 800f138:	d0ef      	beq.n	800f11a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f13a:	4b27      	ldr	r3, [pc, #156]	@ (800f1d8 <xPortStartScheduler+0x138>)
 800f13c:	681b      	ldr	r3, [r3, #0]
 800f13e:	f1c3 0307 	rsb	r3, r3, #7
 800f142:	2b04      	cmp	r3, #4
 800f144:	d00b      	beq.n	800f15e <xPortStartScheduler+0xbe>
	__asm volatile
 800f146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f14a:	f383 8811 	msr	BASEPRI, r3
 800f14e:	f3bf 8f6f 	isb	sy
 800f152:	f3bf 8f4f 	dsb	sy
 800f156:	60bb      	str	r3, [r7, #8]
}
 800f158:	bf00      	nop
 800f15a:	bf00      	nop
 800f15c:	e7fd      	b.n	800f15a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f15e:	4b1e      	ldr	r3, [pc, #120]	@ (800f1d8 <xPortStartScheduler+0x138>)
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	021b      	lsls	r3, r3, #8
 800f164:	4a1c      	ldr	r2, [pc, #112]	@ (800f1d8 <xPortStartScheduler+0x138>)
 800f166:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f168:	4b1b      	ldr	r3, [pc, #108]	@ (800f1d8 <xPortStartScheduler+0x138>)
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f170:	4a19      	ldr	r2, [pc, #100]	@ (800f1d8 <xPortStartScheduler+0x138>)
 800f172:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	b2da      	uxtb	r2, r3
 800f178:	697b      	ldr	r3, [r7, #20]
 800f17a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f17c:	4b17      	ldr	r3, [pc, #92]	@ (800f1dc <xPortStartScheduler+0x13c>)
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	4a16      	ldr	r2, [pc, #88]	@ (800f1dc <xPortStartScheduler+0x13c>)
 800f182:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800f186:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f188:	4b14      	ldr	r3, [pc, #80]	@ (800f1dc <xPortStartScheduler+0x13c>)
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	4a13      	ldr	r2, [pc, #76]	@ (800f1dc <xPortStartScheduler+0x13c>)
 800f18e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800f192:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f194:	f000 f8da 	bl	800f34c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f198:	4b11      	ldr	r3, [pc, #68]	@ (800f1e0 <xPortStartScheduler+0x140>)
 800f19a:	2200      	movs	r2, #0
 800f19c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f19e:	f000 f8f9 	bl	800f394 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f1a2:	4b10      	ldr	r3, [pc, #64]	@ (800f1e4 <xPortStartScheduler+0x144>)
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	4a0f      	ldr	r2, [pc, #60]	@ (800f1e4 <xPortStartScheduler+0x144>)
 800f1a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800f1ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f1ae:	f7ff ff63 	bl	800f078 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f1b2:	f7ff f82f 	bl	800e214 <vTaskSwitchContext>
	prvTaskExitError();
 800f1b6:	f7ff ff1b 	bl	800eff0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f1ba:	2300      	movs	r3, #0
}
 800f1bc:	4618      	mov	r0, r3
 800f1be:	3718      	adds	r7, #24
 800f1c0:	46bd      	mov	sp, r7
 800f1c2:	bd80      	pop	{r7, pc}
 800f1c4:	e000ed00 	.word	0xe000ed00
 800f1c8:	410fc271 	.word	0x410fc271
 800f1cc:	410fc270 	.word	0x410fc270
 800f1d0:	e000e400 	.word	0xe000e400
 800f1d4:	2000118c 	.word	0x2000118c
 800f1d8:	20001190 	.word	0x20001190
 800f1dc:	e000ed20 	.word	0xe000ed20
 800f1e0:	20000040 	.word	0x20000040
 800f1e4:	e000ef34 	.word	0xe000ef34

0800f1e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f1e8:	b480      	push	{r7}
 800f1ea:	b083      	sub	sp, #12
 800f1ec:	af00      	add	r7, sp, #0
	__asm volatile
 800f1ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1f2:	f383 8811 	msr	BASEPRI, r3
 800f1f6:	f3bf 8f6f 	isb	sy
 800f1fa:	f3bf 8f4f 	dsb	sy
 800f1fe:	607b      	str	r3, [r7, #4]
}
 800f200:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f202:	4b10      	ldr	r3, [pc, #64]	@ (800f244 <vPortEnterCritical+0x5c>)
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	3301      	adds	r3, #1
 800f208:	4a0e      	ldr	r2, [pc, #56]	@ (800f244 <vPortEnterCritical+0x5c>)
 800f20a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f20c:	4b0d      	ldr	r3, [pc, #52]	@ (800f244 <vPortEnterCritical+0x5c>)
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	2b01      	cmp	r3, #1
 800f212:	d110      	bne.n	800f236 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f214:	4b0c      	ldr	r3, [pc, #48]	@ (800f248 <vPortEnterCritical+0x60>)
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	b2db      	uxtb	r3, r3
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	d00b      	beq.n	800f236 <vPortEnterCritical+0x4e>
	__asm volatile
 800f21e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f222:	f383 8811 	msr	BASEPRI, r3
 800f226:	f3bf 8f6f 	isb	sy
 800f22a:	f3bf 8f4f 	dsb	sy
 800f22e:	603b      	str	r3, [r7, #0]
}
 800f230:	bf00      	nop
 800f232:	bf00      	nop
 800f234:	e7fd      	b.n	800f232 <vPortEnterCritical+0x4a>
	}
}
 800f236:	bf00      	nop
 800f238:	370c      	adds	r7, #12
 800f23a:	46bd      	mov	sp, r7
 800f23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f240:	4770      	bx	lr
 800f242:	bf00      	nop
 800f244:	20000040 	.word	0x20000040
 800f248:	e000ed04 	.word	0xe000ed04

0800f24c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f24c:	b480      	push	{r7}
 800f24e:	b083      	sub	sp, #12
 800f250:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f252:	4b12      	ldr	r3, [pc, #72]	@ (800f29c <vPortExitCritical+0x50>)
 800f254:	681b      	ldr	r3, [r3, #0]
 800f256:	2b00      	cmp	r3, #0
 800f258:	d10b      	bne.n	800f272 <vPortExitCritical+0x26>
	__asm volatile
 800f25a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f25e:	f383 8811 	msr	BASEPRI, r3
 800f262:	f3bf 8f6f 	isb	sy
 800f266:	f3bf 8f4f 	dsb	sy
 800f26a:	607b      	str	r3, [r7, #4]
}
 800f26c:	bf00      	nop
 800f26e:	bf00      	nop
 800f270:	e7fd      	b.n	800f26e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f272:	4b0a      	ldr	r3, [pc, #40]	@ (800f29c <vPortExitCritical+0x50>)
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	3b01      	subs	r3, #1
 800f278:	4a08      	ldr	r2, [pc, #32]	@ (800f29c <vPortExitCritical+0x50>)
 800f27a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f27c:	4b07      	ldr	r3, [pc, #28]	@ (800f29c <vPortExitCritical+0x50>)
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	2b00      	cmp	r3, #0
 800f282:	d105      	bne.n	800f290 <vPortExitCritical+0x44>
 800f284:	2300      	movs	r3, #0
 800f286:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f288:	683b      	ldr	r3, [r7, #0]
 800f28a:	f383 8811 	msr	BASEPRI, r3
}
 800f28e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f290:	bf00      	nop
 800f292:	370c      	adds	r7, #12
 800f294:	46bd      	mov	sp, r7
 800f296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f29a:	4770      	bx	lr
 800f29c:	20000040 	.word	0x20000040

0800f2a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f2a0:	f3ef 8009 	mrs	r0, PSP
 800f2a4:	f3bf 8f6f 	isb	sy
 800f2a8:	4b15      	ldr	r3, [pc, #84]	@ (800f300 <pxCurrentTCBConst>)
 800f2aa:	681a      	ldr	r2, [r3, #0]
 800f2ac:	f01e 0f10 	tst.w	lr, #16
 800f2b0:	bf08      	it	eq
 800f2b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f2b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2ba:	6010      	str	r0, [r2, #0]
 800f2bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f2c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800f2c4:	f380 8811 	msr	BASEPRI, r0
 800f2c8:	f3bf 8f4f 	dsb	sy
 800f2cc:	f3bf 8f6f 	isb	sy
 800f2d0:	f7fe ffa0 	bl	800e214 <vTaskSwitchContext>
 800f2d4:	f04f 0000 	mov.w	r0, #0
 800f2d8:	f380 8811 	msr	BASEPRI, r0
 800f2dc:	bc09      	pop	{r0, r3}
 800f2de:	6819      	ldr	r1, [r3, #0]
 800f2e0:	6808      	ldr	r0, [r1, #0]
 800f2e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2e6:	f01e 0f10 	tst.w	lr, #16
 800f2ea:	bf08      	it	eq
 800f2ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f2f0:	f380 8809 	msr	PSP, r0
 800f2f4:	f3bf 8f6f 	isb	sy
 800f2f8:	4770      	bx	lr
 800f2fa:	bf00      	nop
 800f2fc:	f3af 8000 	nop.w

0800f300 <pxCurrentTCBConst>:
 800f300:	20000b60 	.word	0x20000b60
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f304:	bf00      	nop
 800f306:	bf00      	nop

0800f308 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f308:	b580      	push	{r7, lr}
 800f30a:	b082      	sub	sp, #8
 800f30c:	af00      	add	r7, sp, #0
	__asm volatile
 800f30e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f312:	f383 8811 	msr	BASEPRI, r3
 800f316:	f3bf 8f6f 	isb	sy
 800f31a:	f3bf 8f4f 	dsb	sy
 800f31e:	607b      	str	r3, [r7, #4]
}
 800f320:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f322:	f7fe febd 	bl	800e0a0 <xTaskIncrementTick>
 800f326:	4603      	mov	r3, r0
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d003      	beq.n	800f334 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f32c:	4b06      	ldr	r3, [pc, #24]	@ (800f348 <xPortSysTickHandler+0x40>)
 800f32e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f332:	601a      	str	r2, [r3, #0]
 800f334:	2300      	movs	r3, #0
 800f336:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f338:	683b      	ldr	r3, [r7, #0]
 800f33a:	f383 8811 	msr	BASEPRI, r3
}
 800f33e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f340:	bf00      	nop
 800f342:	3708      	adds	r7, #8
 800f344:	46bd      	mov	sp, r7
 800f346:	bd80      	pop	{r7, pc}
 800f348:	e000ed04 	.word	0xe000ed04

0800f34c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f34c:	b480      	push	{r7}
 800f34e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f350:	4b0b      	ldr	r3, [pc, #44]	@ (800f380 <vPortSetupTimerInterrupt+0x34>)
 800f352:	2200      	movs	r2, #0
 800f354:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f356:	4b0b      	ldr	r3, [pc, #44]	@ (800f384 <vPortSetupTimerInterrupt+0x38>)
 800f358:	2200      	movs	r2, #0
 800f35a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f35c:	4b0a      	ldr	r3, [pc, #40]	@ (800f388 <vPortSetupTimerInterrupt+0x3c>)
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	4a0a      	ldr	r2, [pc, #40]	@ (800f38c <vPortSetupTimerInterrupt+0x40>)
 800f362:	fba2 2303 	umull	r2, r3, r2, r3
 800f366:	099b      	lsrs	r3, r3, #6
 800f368:	4a09      	ldr	r2, [pc, #36]	@ (800f390 <vPortSetupTimerInterrupt+0x44>)
 800f36a:	3b01      	subs	r3, #1
 800f36c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f36e:	4b04      	ldr	r3, [pc, #16]	@ (800f380 <vPortSetupTimerInterrupt+0x34>)
 800f370:	2207      	movs	r2, #7
 800f372:	601a      	str	r2, [r3, #0]
}
 800f374:	bf00      	nop
 800f376:	46bd      	mov	sp, r7
 800f378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f37c:	4770      	bx	lr
 800f37e:	bf00      	nop
 800f380:	e000e010 	.word	0xe000e010
 800f384:	e000e018 	.word	0xe000e018
 800f388:	20000014 	.word	0x20000014
 800f38c:	10624dd3 	.word	0x10624dd3
 800f390:	e000e014 	.word	0xe000e014

0800f394 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f394:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800f3a4 <vPortEnableVFP+0x10>
 800f398:	6801      	ldr	r1, [r0, #0]
 800f39a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800f39e:	6001      	str	r1, [r0, #0]
 800f3a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f3a2:	bf00      	nop
 800f3a4:	e000ed88 	.word	0xe000ed88

0800f3a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f3a8:	b480      	push	{r7}
 800f3aa:	b085      	sub	sp, #20
 800f3ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f3ae:	f3ef 8305 	mrs	r3, IPSR
 800f3b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	2b0f      	cmp	r3, #15
 800f3b8:	d915      	bls.n	800f3e6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f3ba:	4a18      	ldr	r2, [pc, #96]	@ (800f41c <vPortValidateInterruptPriority+0x74>)
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	4413      	add	r3, r2
 800f3c0:	781b      	ldrb	r3, [r3, #0]
 800f3c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f3c4:	4b16      	ldr	r3, [pc, #88]	@ (800f420 <vPortValidateInterruptPriority+0x78>)
 800f3c6:	781b      	ldrb	r3, [r3, #0]
 800f3c8:	7afa      	ldrb	r2, [r7, #11]
 800f3ca:	429a      	cmp	r2, r3
 800f3cc:	d20b      	bcs.n	800f3e6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800f3ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3d2:	f383 8811 	msr	BASEPRI, r3
 800f3d6:	f3bf 8f6f 	isb	sy
 800f3da:	f3bf 8f4f 	dsb	sy
 800f3de:	607b      	str	r3, [r7, #4]
}
 800f3e0:	bf00      	nop
 800f3e2:	bf00      	nop
 800f3e4:	e7fd      	b.n	800f3e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f3e6:	4b0f      	ldr	r3, [pc, #60]	@ (800f424 <vPortValidateInterruptPriority+0x7c>)
 800f3e8:	681b      	ldr	r3, [r3, #0]
 800f3ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f3ee:	4b0e      	ldr	r3, [pc, #56]	@ (800f428 <vPortValidateInterruptPriority+0x80>)
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	429a      	cmp	r2, r3
 800f3f4:	d90b      	bls.n	800f40e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800f3f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3fa:	f383 8811 	msr	BASEPRI, r3
 800f3fe:	f3bf 8f6f 	isb	sy
 800f402:	f3bf 8f4f 	dsb	sy
 800f406:	603b      	str	r3, [r7, #0]
}
 800f408:	bf00      	nop
 800f40a:	bf00      	nop
 800f40c:	e7fd      	b.n	800f40a <vPortValidateInterruptPriority+0x62>
	}
 800f40e:	bf00      	nop
 800f410:	3714      	adds	r7, #20
 800f412:	46bd      	mov	sp, r7
 800f414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f418:	4770      	bx	lr
 800f41a:	bf00      	nop
 800f41c:	e000e3f0 	.word	0xe000e3f0
 800f420:	2000118c 	.word	0x2000118c
 800f424:	e000ed0c 	.word	0xe000ed0c
 800f428:	20001190 	.word	0x20001190

0800f42c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f42c:	b580      	push	{r7, lr}
 800f42e:	b08a      	sub	sp, #40	@ 0x28
 800f430:	af00      	add	r7, sp, #0
 800f432:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f434:	2300      	movs	r3, #0
 800f436:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f438:	f7fe fd76 	bl	800df28 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f43c:	4b5c      	ldr	r3, [pc, #368]	@ (800f5b0 <pvPortMalloc+0x184>)
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	2b00      	cmp	r3, #0
 800f442:	d101      	bne.n	800f448 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f444:	f000 f924 	bl	800f690 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f448:	4b5a      	ldr	r3, [pc, #360]	@ (800f5b4 <pvPortMalloc+0x188>)
 800f44a:	681a      	ldr	r2, [r3, #0]
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	4013      	ands	r3, r2
 800f450:	2b00      	cmp	r3, #0
 800f452:	f040 8095 	bne.w	800f580 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	2b00      	cmp	r3, #0
 800f45a:	d01e      	beq.n	800f49a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800f45c:	2208      	movs	r2, #8
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	4413      	add	r3, r2
 800f462:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	f003 0307 	and.w	r3, r3, #7
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d015      	beq.n	800f49a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	f023 0307 	bic.w	r3, r3, #7
 800f474:	3308      	adds	r3, #8
 800f476:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	f003 0307 	and.w	r3, r3, #7
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d00b      	beq.n	800f49a <pvPortMalloc+0x6e>
	__asm volatile
 800f482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f486:	f383 8811 	msr	BASEPRI, r3
 800f48a:	f3bf 8f6f 	isb	sy
 800f48e:	f3bf 8f4f 	dsb	sy
 800f492:	617b      	str	r3, [r7, #20]
}
 800f494:	bf00      	nop
 800f496:	bf00      	nop
 800f498:	e7fd      	b.n	800f496 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d06f      	beq.n	800f580 <pvPortMalloc+0x154>
 800f4a0:	4b45      	ldr	r3, [pc, #276]	@ (800f5b8 <pvPortMalloc+0x18c>)
 800f4a2:	681b      	ldr	r3, [r3, #0]
 800f4a4:	687a      	ldr	r2, [r7, #4]
 800f4a6:	429a      	cmp	r2, r3
 800f4a8:	d86a      	bhi.n	800f580 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f4aa:	4b44      	ldr	r3, [pc, #272]	@ (800f5bc <pvPortMalloc+0x190>)
 800f4ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f4ae:	4b43      	ldr	r3, [pc, #268]	@ (800f5bc <pvPortMalloc+0x190>)
 800f4b0:	681b      	ldr	r3, [r3, #0]
 800f4b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f4b4:	e004      	b.n	800f4c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800f4b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f4ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f4c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4c2:	685b      	ldr	r3, [r3, #4]
 800f4c4:	687a      	ldr	r2, [r7, #4]
 800f4c6:	429a      	cmp	r2, r3
 800f4c8:	d903      	bls.n	800f4d2 <pvPortMalloc+0xa6>
 800f4ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4cc:	681b      	ldr	r3, [r3, #0]
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	d1f1      	bne.n	800f4b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f4d2:	4b37      	ldr	r3, [pc, #220]	@ (800f5b0 <pvPortMalloc+0x184>)
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f4d8:	429a      	cmp	r2, r3
 800f4da:	d051      	beq.n	800f580 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f4dc:	6a3b      	ldr	r3, [r7, #32]
 800f4de:	681b      	ldr	r3, [r3, #0]
 800f4e0:	2208      	movs	r2, #8
 800f4e2:	4413      	add	r3, r2
 800f4e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f4e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4e8:	681a      	ldr	r2, [r3, #0]
 800f4ea:	6a3b      	ldr	r3, [r7, #32]
 800f4ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f4ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f4f0:	685a      	ldr	r2, [r3, #4]
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	1ad2      	subs	r2, r2, r3
 800f4f6:	2308      	movs	r3, #8
 800f4f8:	005b      	lsls	r3, r3, #1
 800f4fa:	429a      	cmp	r2, r3
 800f4fc:	d920      	bls.n	800f540 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f4fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	4413      	add	r3, r2
 800f504:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f506:	69bb      	ldr	r3, [r7, #24]
 800f508:	f003 0307 	and.w	r3, r3, #7
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	d00b      	beq.n	800f528 <pvPortMalloc+0xfc>
	__asm volatile
 800f510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f514:	f383 8811 	msr	BASEPRI, r3
 800f518:	f3bf 8f6f 	isb	sy
 800f51c:	f3bf 8f4f 	dsb	sy
 800f520:	613b      	str	r3, [r7, #16]
}
 800f522:	bf00      	nop
 800f524:	bf00      	nop
 800f526:	e7fd      	b.n	800f524 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f52a:	685a      	ldr	r2, [r3, #4]
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	1ad2      	subs	r2, r2, r3
 800f530:	69bb      	ldr	r3, [r7, #24]
 800f532:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f536:	687a      	ldr	r2, [r7, #4]
 800f538:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f53a:	69b8      	ldr	r0, [r7, #24]
 800f53c:	f000 f90a 	bl	800f754 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f540:	4b1d      	ldr	r3, [pc, #116]	@ (800f5b8 <pvPortMalloc+0x18c>)
 800f542:	681a      	ldr	r2, [r3, #0]
 800f544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f546:	685b      	ldr	r3, [r3, #4]
 800f548:	1ad3      	subs	r3, r2, r3
 800f54a:	4a1b      	ldr	r2, [pc, #108]	@ (800f5b8 <pvPortMalloc+0x18c>)
 800f54c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f54e:	4b1a      	ldr	r3, [pc, #104]	@ (800f5b8 <pvPortMalloc+0x18c>)
 800f550:	681a      	ldr	r2, [r3, #0]
 800f552:	4b1b      	ldr	r3, [pc, #108]	@ (800f5c0 <pvPortMalloc+0x194>)
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	429a      	cmp	r2, r3
 800f558:	d203      	bcs.n	800f562 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f55a:	4b17      	ldr	r3, [pc, #92]	@ (800f5b8 <pvPortMalloc+0x18c>)
 800f55c:	681b      	ldr	r3, [r3, #0]
 800f55e:	4a18      	ldr	r2, [pc, #96]	@ (800f5c0 <pvPortMalloc+0x194>)
 800f560:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f564:	685a      	ldr	r2, [r3, #4]
 800f566:	4b13      	ldr	r3, [pc, #76]	@ (800f5b4 <pvPortMalloc+0x188>)
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	431a      	orrs	r2, r3
 800f56c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f56e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f572:	2200      	movs	r2, #0
 800f574:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f576:	4b13      	ldr	r3, [pc, #76]	@ (800f5c4 <pvPortMalloc+0x198>)
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	3301      	adds	r3, #1
 800f57c:	4a11      	ldr	r2, [pc, #68]	@ (800f5c4 <pvPortMalloc+0x198>)
 800f57e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f580:	f7fe fce0 	bl	800df44 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f584:	69fb      	ldr	r3, [r7, #28]
 800f586:	f003 0307 	and.w	r3, r3, #7
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d00b      	beq.n	800f5a6 <pvPortMalloc+0x17a>
	__asm volatile
 800f58e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f592:	f383 8811 	msr	BASEPRI, r3
 800f596:	f3bf 8f6f 	isb	sy
 800f59a:	f3bf 8f4f 	dsb	sy
 800f59e:	60fb      	str	r3, [r7, #12]
}
 800f5a0:	bf00      	nop
 800f5a2:	bf00      	nop
 800f5a4:	e7fd      	b.n	800f5a2 <pvPortMalloc+0x176>
	return pvReturn;
 800f5a6:	69fb      	ldr	r3, [r7, #28]
}
 800f5a8:	4618      	mov	r0, r3
 800f5aa:	3728      	adds	r7, #40	@ 0x28
 800f5ac:	46bd      	mov	sp, r7
 800f5ae:	bd80      	pop	{r7, pc}
 800f5b0:	20004d9c 	.word	0x20004d9c
 800f5b4:	20004db0 	.word	0x20004db0
 800f5b8:	20004da0 	.word	0x20004da0
 800f5bc:	20004d94 	.word	0x20004d94
 800f5c0:	20004da4 	.word	0x20004da4
 800f5c4:	20004da8 	.word	0x20004da8

0800f5c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f5c8:	b580      	push	{r7, lr}
 800f5ca:	b086      	sub	sp, #24
 800f5cc:	af00      	add	r7, sp, #0
 800f5ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d04f      	beq.n	800f67a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f5da:	2308      	movs	r3, #8
 800f5dc:	425b      	negs	r3, r3
 800f5de:	697a      	ldr	r2, [r7, #20]
 800f5e0:	4413      	add	r3, r2
 800f5e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f5e4:	697b      	ldr	r3, [r7, #20]
 800f5e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f5e8:	693b      	ldr	r3, [r7, #16]
 800f5ea:	685a      	ldr	r2, [r3, #4]
 800f5ec:	4b25      	ldr	r3, [pc, #148]	@ (800f684 <vPortFree+0xbc>)
 800f5ee:	681b      	ldr	r3, [r3, #0]
 800f5f0:	4013      	ands	r3, r2
 800f5f2:	2b00      	cmp	r3, #0
 800f5f4:	d10b      	bne.n	800f60e <vPortFree+0x46>
	__asm volatile
 800f5f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5fa:	f383 8811 	msr	BASEPRI, r3
 800f5fe:	f3bf 8f6f 	isb	sy
 800f602:	f3bf 8f4f 	dsb	sy
 800f606:	60fb      	str	r3, [r7, #12]
}
 800f608:	bf00      	nop
 800f60a:	bf00      	nop
 800f60c:	e7fd      	b.n	800f60a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f60e:	693b      	ldr	r3, [r7, #16]
 800f610:	681b      	ldr	r3, [r3, #0]
 800f612:	2b00      	cmp	r3, #0
 800f614:	d00b      	beq.n	800f62e <vPortFree+0x66>
	__asm volatile
 800f616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f61a:	f383 8811 	msr	BASEPRI, r3
 800f61e:	f3bf 8f6f 	isb	sy
 800f622:	f3bf 8f4f 	dsb	sy
 800f626:	60bb      	str	r3, [r7, #8]
}
 800f628:	bf00      	nop
 800f62a:	bf00      	nop
 800f62c:	e7fd      	b.n	800f62a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f62e:	693b      	ldr	r3, [r7, #16]
 800f630:	685a      	ldr	r2, [r3, #4]
 800f632:	4b14      	ldr	r3, [pc, #80]	@ (800f684 <vPortFree+0xbc>)
 800f634:	681b      	ldr	r3, [r3, #0]
 800f636:	4013      	ands	r3, r2
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d01e      	beq.n	800f67a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f63c:	693b      	ldr	r3, [r7, #16]
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	2b00      	cmp	r3, #0
 800f642:	d11a      	bne.n	800f67a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f644:	693b      	ldr	r3, [r7, #16]
 800f646:	685a      	ldr	r2, [r3, #4]
 800f648:	4b0e      	ldr	r3, [pc, #56]	@ (800f684 <vPortFree+0xbc>)
 800f64a:	681b      	ldr	r3, [r3, #0]
 800f64c:	43db      	mvns	r3, r3
 800f64e:	401a      	ands	r2, r3
 800f650:	693b      	ldr	r3, [r7, #16]
 800f652:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f654:	f7fe fc68 	bl	800df28 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f658:	693b      	ldr	r3, [r7, #16]
 800f65a:	685a      	ldr	r2, [r3, #4]
 800f65c:	4b0a      	ldr	r3, [pc, #40]	@ (800f688 <vPortFree+0xc0>)
 800f65e:	681b      	ldr	r3, [r3, #0]
 800f660:	4413      	add	r3, r2
 800f662:	4a09      	ldr	r2, [pc, #36]	@ (800f688 <vPortFree+0xc0>)
 800f664:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f666:	6938      	ldr	r0, [r7, #16]
 800f668:	f000 f874 	bl	800f754 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f66c:	4b07      	ldr	r3, [pc, #28]	@ (800f68c <vPortFree+0xc4>)
 800f66e:	681b      	ldr	r3, [r3, #0]
 800f670:	3301      	adds	r3, #1
 800f672:	4a06      	ldr	r2, [pc, #24]	@ (800f68c <vPortFree+0xc4>)
 800f674:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f676:	f7fe fc65 	bl	800df44 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f67a:	bf00      	nop
 800f67c:	3718      	adds	r7, #24
 800f67e:	46bd      	mov	sp, r7
 800f680:	bd80      	pop	{r7, pc}
 800f682:	bf00      	nop
 800f684:	20004db0 	.word	0x20004db0
 800f688:	20004da0 	.word	0x20004da0
 800f68c:	20004dac 	.word	0x20004dac

0800f690 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f690:	b480      	push	{r7}
 800f692:	b085      	sub	sp, #20
 800f694:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f696:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800f69a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f69c:	4b27      	ldr	r3, [pc, #156]	@ (800f73c <prvHeapInit+0xac>)
 800f69e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	f003 0307 	and.w	r3, r3, #7
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	d00c      	beq.n	800f6c4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f6aa:	68fb      	ldr	r3, [r7, #12]
 800f6ac:	3307      	adds	r3, #7
 800f6ae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f6b0:	68fb      	ldr	r3, [r7, #12]
 800f6b2:	f023 0307 	bic.w	r3, r3, #7
 800f6b6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f6b8:	68ba      	ldr	r2, [r7, #8]
 800f6ba:	68fb      	ldr	r3, [r7, #12]
 800f6bc:	1ad3      	subs	r3, r2, r3
 800f6be:	4a1f      	ldr	r2, [pc, #124]	@ (800f73c <prvHeapInit+0xac>)
 800f6c0:	4413      	add	r3, r2
 800f6c2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f6c8:	4a1d      	ldr	r2, [pc, #116]	@ (800f740 <prvHeapInit+0xb0>)
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f6ce:	4b1c      	ldr	r3, [pc, #112]	@ (800f740 <prvHeapInit+0xb0>)
 800f6d0:	2200      	movs	r2, #0
 800f6d2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	68ba      	ldr	r2, [r7, #8]
 800f6d8:	4413      	add	r3, r2
 800f6da:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f6dc:	2208      	movs	r2, #8
 800f6de:	68fb      	ldr	r3, [r7, #12]
 800f6e0:	1a9b      	subs	r3, r3, r2
 800f6e2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f6e4:	68fb      	ldr	r3, [r7, #12]
 800f6e6:	f023 0307 	bic.w	r3, r3, #7
 800f6ea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	4a15      	ldr	r2, [pc, #84]	@ (800f744 <prvHeapInit+0xb4>)
 800f6f0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f6f2:	4b14      	ldr	r3, [pc, #80]	@ (800f744 <prvHeapInit+0xb4>)
 800f6f4:	681b      	ldr	r3, [r3, #0]
 800f6f6:	2200      	movs	r2, #0
 800f6f8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f6fa:	4b12      	ldr	r3, [pc, #72]	@ (800f744 <prvHeapInit+0xb4>)
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	2200      	movs	r2, #0
 800f700:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f706:	683b      	ldr	r3, [r7, #0]
 800f708:	68fa      	ldr	r2, [r7, #12]
 800f70a:	1ad2      	subs	r2, r2, r3
 800f70c:	683b      	ldr	r3, [r7, #0]
 800f70e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f710:	4b0c      	ldr	r3, [pc, #48]	@ (800f744 <prvHeapInit+0xb4>)
 800f712:	681a      	ldr	r2, [r3, #0]
 800f714:	683b      	ldr	r3, [r7, #0]
 800f716:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f718:	683b      	ldr	r3, [r7, #0]
 800f71a:	685b      	ldr	r3, [r3, #4]
 800f71c:	4a0a      	ldr	r2, [pc, #40]	@ (800f748 <prvHeapInit+0xb8>)
 800f71e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f720:	683b      	ldr	r3, [r7, #0]
 800f722:	685b      	ldr	r3, [r3, #4]
 800f724:	4a09      	ldr	r2, [pc, #36]	@ (800f74c <prvHeapInit+0xbc>)
 800f726:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f728:	4b09      	ldr	r3, [pc, #36]	@ (800f750 <prvHeapInit+0xc0>)
 800f72a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800f72e:	601a      	str	r2, [r3, #0]
}
 800f730:	bf00      	nop
 800f732:	3714      	adds	r7, #20
 800f734:	46bd      	mov	sp, r7
 800f736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f73a:	4770      	bx	lr
 800f73c:	20001194 	.word	0x20001194
 800f740:	20004d94 	.word	0x20004d94
 800f744:	20004d9c 	.word	0x20004d9c
 800f748:	20004da4 	.word	0x20004da4
 800f74c:	20004da0 	.word	0x20004da0
 800f750:	20004db0 	.word	0x20004db0

0800f754 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f754:	b480      	push	{r7}
 800f756:	b085      	sub	sp, #20
 800f758:	af00      	add	r7, sp, #0
 800f75a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f75c:	4b28      	ldr	r3, [pc, #160]	@ (800f800 <prvInsertBlockIntoFreeList+0xac>)
 800f75e:	60fb      	str	r3, [r7, #12]
 800f760:	e002      	b.n	800f768 <prvInsertBlockIntoFreeList+0x14>
 800f762:	68fb      	ldr	r3, [r7, #12]
 800f764:	681b      	ldr	r3, [r3, #0]
 800f766:	60fb      	str	r3, [r7, #12]
 800f768:	68fb      	ldr	r3, [r7, #12]
 800f76a:	681b      	ldr	r3, [r3, #0]
 800f76c:	687a      	ldr	r2, [r7, #4]
 800f76e:	429a      	cmp	r2, r3
 800f770:	d8f7      	bhi.n	800f762 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f772:	68fb      	ldr	r3, [r7, #12]
 800f774:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f776:	68fb      	ldr	r3, [r7, #12]
 800f778:	685b      	ldr	r3, [r3, #4]
 800f77a:	68ba      	ldr	r2, [r7, #8]
 800f77c:	4413      	add	r3, r2
 800f77e:	687a      	ldr	r2, [r7, #4]
 800f780:	429a      	cmp	r2, r3
 800f782:	d108      	bne.n	800f796 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f784:	68fb      	ldr	r3, [r7, #12]
 800f786:	685a      	ldr	r2, [r3, #4]
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	685b      	ldr	r3, [r3, #4]
 800f78c:	441a      	add	r2, r3
 800f78e:	68fb      	ldr	r3, [r7, #12]
 800f790:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f792:	68fb      	ldr	r3, [r7, #12]
 800f794:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	685b      	ldr	r3, [r3, #4]
 800f79e:	68ba      	ldr	r2, [r7, #8]
 800f7a0:	441a      	add	r2, r3
 800f7a2:	68fb      	ldr	r3, [r7, #12]
 800f7a4:	681b      	ldr	r3, [r3, #0]
 800f7a6:	429a      	cmp	r2, r3
 800f7a8:	d118      	bne.n	800f7dc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f7aa:	68fb      	ldr	r3, [r7, #12]
 800f7ac:	681a      	ldr	r2, [r3, #0]
 800f7ae:	4b15      	ldr	r3, [pc, #84]	@ (800f804 <prvInsertBlockIntoFreeList+0xb0>)
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	429a      	cmp	r2, r3
 800f7b4:	d00d      	beq.n	800f7d2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	685a      	ldr	r2, [r3, #4]
 800f7ba:	68fb      	ldr	r3, [r7, #12]
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	685b      	ldr	r3, [r3, #4]
 800f7c0:	441a      	add	r2, r3
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f7c6:	68fb      	ldr	r3, [r7, #12]
 800f7c8:	681b      	ldr	r3, [r3, #0]
 800f7ca:	681a      	ldr	r2, [r3, #0]
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	601a      	str	r2, [r3, #0]
 800f7d0:	e008      	b.n	800f7e4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f7d2:	4b0c      	ldr	r3, [pc, #48]	@ (800f804 <prvInsertBlockIntoFreeList+0xb0>)
 800f7d4:	681a      	ldr	r2, [r3, #0]
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	601a      	str	r2, [r3, #0]
 800f7da:	e003      	b.n	800f7e4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f7dc:	68fb      	ldr	r3, [r7, #12]
 800f7de:	681a      	ldr	r2, [r3, #0]
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f7e4:	68fa      	ldr	r2, [r7, #12]
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	429a      	cmp	r2, r3
 800f7ea:	d002      	beq.n	800f7f2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f7ec:	68fb      	ldr	r3, [r7, #12]
 800f7ee:	687a      	ldr	r2, [r7, #4]
 800f7f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f7f2:	bf00      	nop
 800f7f4:	3714      	adds	r7, #20
 800f7f6:	46bd      	mov	sp, r7
 800f7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7fc:	4770      	bx	lr
 800f7fe:	bf00      	nop
 800f800:	20004d94 	.word	0x20004d94
 800f804:	20004d9c 	.word	0x20004d9c

0800f808 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800f808:	b580      	push	{r7, lr}
 800f80a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800f80c:	2201      	movs	r2, #1
 800f80e:	490e      	ldr	r1, [pc, #56]	@ (800f848 <MX_USB_HOST_Init+0x40>)
 800f810:	480e      	ldr	r0, [pc, #56]	@ (800f84c <MX_USB_HOST_Init+0x44>)
 800f812:	f7fb f9a7 	bl	800ab64 <USBH_Init>
 800f816:	4603      	mov	r3, r0
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d001      	beq.n	800f820 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800f81c:	f7f2 ff74 	bl	8002708 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800f820:	490b      	ldr	r1, [pc, #44]	@ (800f850 <MX_USB_HOST_Init+0x48>)
 800f822:	480a      	ldr	r0, [pc, #40]	@ (800f84c <MX_USB_HOST_Init+0x44>)
 800f824:	f7fb fa6b 	bl	800acfe <USBH_RegisterClass>
 800f828:	4603      	mov	r3, r0
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	d001      	beq.n	800f832 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800f82e:	f7f2 ff6b 	bl	8002708 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800f832:	4806      	ldr	r0, [pc, #24]	@ (800f84c <MX_USB_HOST_Init+0x44>)
 800f834:	f7fb faef 	bl	800ae16 <USBH_Start>
 800f838:	4603      	mov	r3, r0
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d001      	beq.n	800f842 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800f83e:	f7f2 ff63 	bl	8002708 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800f842:	bf00      	nop
 800f844:	bd80      	pop	{r7, pc}
 800f846:	bf00      	nop
 800f848:	0800f855 	.word	0x0800f855
 800f84c:	20004db4 	.word	0x20004db4
 800f850:	20000020 	.word	0x20000020

0800f854 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800f854:	b480      	push	{r7}
 800f856:	b083      	sub	sp, #12
 800f858:	af00      	add	r7, sp, #0
 800f85a:	6078      	str	r0, [r7, #4]
 800f85c:	460b      	mov	r3, r1
 800f85e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800f860:	78fb      	ldrb	r3, [r7, #3]
 800f862:	3b01      	subs	r3, #1
 800f864:	2b04      	cmp	r3, #4
 800f866:	d819      	bhi.n	800f89c <USBH_UserProcess+0x48>
 800f868:	a201      	add	r2, pc, #4	@ (adr r2, 800f870 <USBH_UserProcess+0x1c>)
 800f86a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f86e:	bf00      	nop
 800f870:	0800f89d 	.word	0x0800f89d
 800f874:	0800f88d 	.word	0x0800f88d
 800f878:	0800f89d 	.word	0x0800f89d
 800f87c:	0800f895 	.word	0x0800f895
 800f880:	0800f885 	.word	0x0800f885
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800f884:	4b09      	ldr	r3, [pc, #36]	@ (800f8ac <USBH_UserProcess+0x58>)
 800f886:	2203      	movs	r2, #3
 800f888:	701a      	strb	r2, [r3, #0]
  break;
 800f88a:	e008      	b.n	800f89e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800f88c:	4b07      	ldr	r3, [pc, #28]	@ (800f8ac <USBH_UserProcess+0x58>)
 800f88e:	2202      	movs	r2, #2
 800f890:	701a      	strb	r2, [r3, #0]
  break;
 800f892:	e004      	b.n	800f89e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800f894:	4b05      	ldr	r3, [pc, #20]	@ (800f8ac <USBH_UserProcess+0x58>)
 800f896:	2201      	movs	r2, #1
 800f898:	701a      	strb	r2, [r3, #0]
  break;
 800f89a:	e000      	b.n	800f89e <USBH_UserProcess+0x4a>

  default:
  break;
 800f89c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800f89e:	bf00      	nop
 800f8a0:	370c      	adds	r7, #12
 800f8a2:	46bd      	mov	sp, r7
 800f8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8a8:	4770      	bx	lr
 800f8aa:	bf00      	nop
 800f8ac:	20005198 	.word	0x20005198

0800f8b0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800f8b0:	b580      	push	{r7, lr}
 800f8b2:	b08a      	sub	sp, #40	@ 0x28
 800f8b4:	af00      	add	r7, sp, #0
 800f8b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f8b8:	f107 0314 	add.w	r3, r7, #20
 800f8bc:	2200      	movs	r2, #0
 800f8be:	601a      	str	r2, [r3, #0]
 800f8c0:	605a      	str	r2, [r3, #4]
 800f8c2:	609a      	str	r2, [r3, #8]
 800f8c4:	60da      	str	r2, [r3, #12]
 800f8c6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f8d0:	d147      	bne.n	800f962 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f8d2:	2300      	movs	r3, #0
 800f8d4:	613b      	str	r3, [r7, #16]
 800f8d6:	4b25      	ldr	r3, [pc, #148]	@ (800f96c <HAL_HCD_MspInit+0xbc>)
 800f8d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f8da:	4a24      	ldr	r2, [pc, #144]	@ (800f96c <HAL_HCD_MspInit+0xbc>)
 800f8dc:	f043 0301 	orr.w	r3, r3, #1
 800f8e0:	6313      	str	r3, [r2, #48]	@ 0x30
 800f8e2:	4b22      	ldr	r3, [pc, #136]	@ (800f96c <HAL_HCD_MspInit+0xbc>)
 800f8e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f8e6:	f003 0301 	and.w	r3, r3, #1
 800f8ea:	613b      	str	r3, [r7, #16]
 800f8ec:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800f8ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f8f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800f8f4:	2300      	movs	r3, #0
 800f8f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f8f8:	2300      	movs	r3, #0
 800f8fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800f8fc:	f107 0314 	add.w	r3, r7, #20
 800f900:	4619      	mov	r1, r3
 800f902:	481b      	ldr	r0, [pc, #108]	@ (800f970 <HAL_HCD_MspInit+0xc0>)
 800f904:	f7f3 fb1c 	bl	8002f40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800f908:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800f90c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f90e:	2302      	movs	r3, #2
 800f910:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f912:	2300      	movs	r3, #0
 800f914:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f916:	2300      	movs	r3, #0
 800f918:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800f91a:	230a      	movs	r3, #10
 800f91c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f91e:	f107 0314 	add.w	r3, r7, #20
 800f922:	4619      	mov	r1, r3
 800f924:	4812      	ldr	r0, [pc, #72]	@ (800f970 <HAL_HCD_MspInit+0xc0>)
 800f926:	f7f3 fb0b 	bl	8002f40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800f92a:	4b10      	ldr	r3, [pc, #64]	@ (800f96c <HAL_HCD_MspInit+0xbc>)
 800f92c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f92e:	4a0f      	ldr	r2, [pc, #60]	@ (800f96c <HAL_HCD_MspInit+0xbc>)
 800f930:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f934:	6353      	str	r3, [r2, #52]	@ 0x34
 800f936:	2300      	movs	r3, #0
 800f938:	60fb      	str	r3, [r7, #12]
 800f93a:	4b0c      	ldr	r3, [pc, #48]	@ (800f96c <HAL_HCD_MspInit+0xbc>)
 800f93c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f93e:	4a0b      	ldr	r2, [pc, #44]	@ (800f96c <HAL_HCD_MspInit+0xbc>)
 800f940:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800f944:	6453      	str	r3, [r2, #68]	@ 0x44
 800f946:	4b09      	ldr	r3, [pc, #36]	@ (800f96c <HAL_HCD_MspInit+0xbc>)
 800f948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f94a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f94e:	60fb      	str	r3, [r7, #12]
 800f950:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800f952:	2200      	movs	r2, #0
 800f954:	2105      	movs	r1, #5
 800f956:	2043      	movs	r0, #67	@ 0x43
 800f958:	f7f3 fac8 	bl	8002eec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800f95c:	2043      	movs	r0, #67	@ 0x43
 800f95e:	f7f3 fae1 	bl	8002f24 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800f962:	bf00      	nop
 800f964:	3728      	adds	r7, #40	@ 0x28
 800f966:	46bd      	mov	sp, r7
 800f968:	bd80      	pop	{r7, pc}
 800f96a:	bf00      	nop
 800f96c:	40023800 	.word	0x40023800
 800f970:	40020000 	.word	0x40020000

0800f974 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800f974:	b580      	push	{r7, lr}
 800f976:	b082      	sub	sp, #8
 800f978:	af00      	add	r7, sp, #0
 800f97a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800f982:	4618      	mov	r0, r3
 800f984:	f7fb fe7f 	bl	800b686 <USBH_LL_IncTimer>
}
 800f988:	bf00      	nop
 800f98a:	3708      	adds	r7, #8
 800f98c:	46bd      	mov	sp, r7
 800f98e:	bd80      	pop	{r7, pc}

0800f990 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800f990:	b580      	push	{r7, lr}
 800f992:	b082      	sub	sp, #8
 800f994:	af00      	add	r7, sp, #0
 800f996:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800f99e:	4618      	mov	r0, r3
 800f9a0:	f7fb febf 	bl	800b722 <USBH_LL_Connect>
}
 800f9a4:	bf00      	nop
 800f9a6:	3708      	adds	r7, #8
 800f9a8:	46bd      	mov	sp, r7
 800f9aa:	bd80      	pop	{r7, pc}

0800f9ac <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800f9ac:	b580      	push	{r7, lr}
 800f9ae:	b082      	sub	sp, #8
 800f9b0:	af00      	add	r7, sp, #0
 800f9b2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800f9ba:	4618      	mov	r0, r3
 800f9bc:	f7fb fecc 	bl	800b758 <USBH_LL_Disconnect>
}
 800f9c0:	bf00      	nop
 800f9c2:	3708      	adds	r7, #8
 800f9c4:	46bd      	mov	sp, r7
 800f9c6:	bd80      	pop	{r7, pc}

0800f9c8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800f9c8:	b580      	push	{r7, lr}
 800f9ca:	b082      	sub	sp, #8
 800f9cc:	af00      	add	r7, sp, #0
 800f9ce:	6078      	str	r0, [r7, #4]
 800f9d0:	460b      	mov	r3, r1
 800f9d2:	70fb      	strb	r3, [r7, #3]
 800f9d4:	4613      	mov	r3, r2
 800f9d6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800f9de:	4618      	mov	r0, r3
 800f9e0:	f7fb ff1f 	bl	800b822 <USBH_LL_NotifyURBChange>
#endif
}
 800f9e4:	bf00      	nop
 800f9e6:	3708      	adds	r7, #8
 800f9e8:	46bd      	mov	sp, r7
 800f9ea:	bd80      	pop	{r7, pc}

0800f9ec <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800f9ec:	b580      	push	{r7, lr}
 800f9ee:	b082      	sub	sp, #8
 800f9f0:	af00      	add	r7, sp, #0
 800f9f2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800f9fa:	4618      	mov	r0, r3
 800f9fc:	f7fb fe6d 	bl	800b6da <USBH_LL_PortEnabled>
}
 800fa00:	bf00      	nop
 800fa02:	3708      	adds	r7, #8
 800fa04:	46bd      	mov	sp, r7
 800fa06:	bd80      	pop	{r7, pc}

0800fa08 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800fa08:	b580      	push	{r7, lr}
 800fa0a:	b082      	sub	sp, #8
 800fa0c:	af00      	add	r7, sp, #0
 800fa0e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800fa16:	4618      	mov	r0, r3
 800fa18:	f7fb fe71 	bl	800b6fe <USBH_LL_PortDisabled>
}
 800fa1c:	bf00      	nop
 800fa1e:	3708      	adds	r7, #8
 800fa20:	46bd      	mov	sp, r7
 800fa22:	bd80      	pop	{r7, pc}

0800fa24 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800fa24:	b580      	push	{r7, lr}
 800fa26:	b082      	sub	sp, #8
 800fa28:	af00      	add	r7, sp, #0
 800fa2a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800fa32:	2b01      	cmp	r3, #1
 800fa34:	d12a      	bne.n	800fa8c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800fa36:	4a18      	ldr	r2, [pc, #96]	@ (800fa98 <USBH_LL_Init+0x74>)
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	4a15      	ldr	r2, [pc, #84]	@ (800fa98 <USBH_LL_Init+0x74>)
 800fa42:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800fa46:	4b14      	ldr	r3, [pc, #80]	@ (800fa98 <USBH_LL_Init+0x74>)
 800fa48:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800fa4c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800fa4e:	4b12      	ldr	r3, [pc, #72]	@ (800fa98 <USBH_LL_Init+0x74>)
 800fa50:	2208      	movs	r2, #8
 800fa52:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800fa54:	4b10      	ldr	r3, [pc, #64]	@ (800fa98 <USBH_LL_Init+0x74>)
 800fa56:	2201      	movs	r2, #1
 800fa58:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800fa5a:	4b0f      	ldr	r3, [pc, #60]	@ (800fa98 <USBH_LL_Init+0x74>)
 800fa5c:	2200      	movs	r2, #0
 800fa5e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800fa60:	4b0d      	ldr	r3, [pc, #52]	@ (800fa98 <USBH_LL_Init+0x74>)
 800fa62:	2202      	movs	r2, #2
 800fa64:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800fa66:	4b0c      	ldr	r3, [pc, #48]	@ (800fa98 <USBH_LL_Init+0x74>)
 800fa68:	2200      	movs	r2, #0
 800fa6a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800fa6c:	480a      	ldr	r0, [pc, #40]	@ (800fa98 <USBH_LL_Init+0x74>)
 800fa6e:	f7f3 fc1c 	bl	80032aa <HAL_HCD_Init>
 800fa72:	4603      	mov	r3, r0
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d001      	beq.n	800fa7c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800fa78:	f7f2 fe46 	bl	8002708 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800fa7c:	4806      	ldr	r0, [pc, #24]	@ (800fa98 <USBH_LL_Init+0x74>)
 800fa7e:	f7f4 f859 	bl	8003b34 <HAL_HCD_GetCurrentFrame>
 800fa82:	4603      	mov	r3, r0
 800fa84:	4619      	mov	r1, r3
 800fa86:	6878      	ldr	r0, [r7, #4]
 800fa88:	f7fb fdee 	bl	800b668 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800fa8c:	2300      	movs	r3, #0
}
 800fa8e:	4618      	mov	r0, r3
 800fa90:	3708      	adds	r7, #8
 800fa92:	46bd      	mov	sp, r7
 800fa94:	bd80      	pop	{r7, pc}
 800fa96:	bf00      	nop
 800fa98:	2000519c 	.word	0x2000519c

0800fa9c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800fa9c:	b580      	push	{r7, lr}
 800fa9e:	b084      	sub	sp, #16
 800faa0:	af00      	add	r7, sp, #0
 800faa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800faa4:	2300      	movs	r3, #0
 800faa6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800faa8:	2300      	movs	r3, #0
 800faaa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800fab2:	4618      	mov	r0, r3
 800fab4:	f7f3 ffc6 	bl	8003a44 <HAL_HCD_Start>
 800fab8:	4603      	mov	r3, r0
 800faba:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800fabc:	7bfb      	ldrb	r3, [r7, #15]
 800fabe:	4618      	mov	r0, r3
 800fac0:	f000 f94c 	bl	800fd5c <USBH_Get_USB_Status>
 800fac4:	4603      	mov	r3, r0
 800fac6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fac8:	7bbb      	ldrb	r3, [r7, #14]
}
 800faca:	4618      	mov	r0, r3
 800facc:	3710      	adds	r7, #16
 800face:	46bd      	mov	sp, r7
 800fad0:	bd80      	pop	{r7, pc}

0800fad2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800fad2:	b580      	push	{r7, lr}
 800fad4:	b084      	sub	sp, #16
 800fad6:	af00      	add	r7, sp, #0
 800fad8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fada:	2300      	movs	r3, #0
 800fadc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fade:	2300      	movs	r3, #0
 800fae0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800fae8:	4618      	mov	r0, r3
 800faea:	f7f3 ffce 	bl	8003a8a <HAL_HCD_Stop>
 800faee:	4603      	mov	r3, r0
 800faf0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800faf2:	7bfb      	ldrb	r3, [r7, #15]
 800faf4:	4618      	mov	r0, r3
 800faf6:	f000 f931 	bl	800fd5c <USBH_Get_USB_Status>
 800fafa:	4603      	mov	r3, r0
 800fafc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fafe:	7bbb      	ldrb	r3, [r7, #14]
}
 800fb00:	4618      	mov	r0, r3
 800fb02:	3710      	adds	r7, #16
 800fb04:	46bd      	mov	sp, r7
 800fb06:	bd80      	pop	{r7, pc}

0800fb08 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800fb08:	b580      	push	{r7, lr}
 800fb0a:	b084      	sub	sp, #16
 800fb0c:	af00      	add	r7, sp, #0
 800fb0e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800fb10:	2301      	movs	r3, #1
 800fb12:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800fb1a:	4618      	mov	r0, r3
 800fb1c:	f7f4 f818 	bl	8003b50 <HAL_HCD_GetCurrentSpeed>
 800fb20:	4603      	mov	r3, r0
 800fb22:	2b02      	cmp	r3, #2
 800fb24:	d00c      	beq.n	800fb40 <USBH_LL_GetSpeed+0x38>
 800fb26:	2b02      	cmp	r3, #2
 800fb28:	d80d      	bhi.n	800fb46 <USBH_LL_GetSpeed+0x3e>
 800fb2a:	2b00      	cmp	r3, #0
 800fb2c:	d002      	beq.n	800fb34 <USBH_LL_GetSpeed+0x2c>
 800fb2e:	2b01      	cmp	r3, #1
 800fb30:	d003      	beq.n	800fb3a <USBH_LL_GetSpeed+0x32>
 800fb32:	e008      	b.n	800fb46 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800fb34:	2300      	movs	r3, #0
 800fb36:	73fb      	strb	r3, [r7, #15]
    break;
 800fb38:	e008      	b.n	800fb4c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800fb3a:	2301      	movs	r3, #1
 800fb3c:	73fb      	strb	r3, [r7, #15]
    break;
 800fb3e:	e005      	b.n	800fb4c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800fb40:	2302      	movs	r3, #2
 800fb42:	73fb      	strb	r3, [r7, #15]
    break;
 800fb44:	e002      	b.n	800fb4c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800fb46:	2301      	movs	r3, #1
 800fb48:	73fb      	strb	r3, [r7, #15]
    break;
 800fb4a:	bf00      	nop
  }
  return  speed;
 800fb4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb4e:	4618      	mov	r0, r3
 800fb50:	3710      	adds	r7, #16
 800fb52:	46bd      	mov	sp, r7
 800fb54:	bd80      	pop	{r7, pc}

0800fb56 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800fb56:	b580      	push	{r7, lr}
 800fb58:	b084      	sub	sp, #16
 800fb5a:	af00      	add	r7, sp, #0
 800fb5c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fb5e:	2300      	movs	r3, #0
 800fb60:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fb62:	2300      	movs	r3, #0
 800fb64:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800fb6c:	4618      	mov	r0, r3
 800fb6e:	f7f3 ffa9 	bl	8003ac4 <HAL_HCD_ResetPort>
 800fb72:	4603      	mov	r3, r0
 800fb74:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800fb76:	7bfb      	ldrb	r3, [r7, #15]
 800fb78:	4618      	mov	r0, r3
 800fb7a:	f000 f8ef 	bl	800fd5c <USBH_Get_USB_Status>
 800fb7e:	4603      	mov	r3, r0
 800fb80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fb82:	7bbb      	ldrb	r3, [r7, #14]
}
 800fb84:	4618      	mov	r0, r3
 800fb86:	3710      	adds	r7, #16
 800fb88:	46bd      	mov	sp, r7
 800fb8a:	bd80      	pop	{r7, pc}

0800fb8c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800fb8c:	b580      	push	{r7, lr}
 800fb8e:	b082      	sub	sp, #8
 800fb90:	af00      	add	r7, sp, #0
 800fb92:	6078      	str	r0, [r7, #4]
 800fb94:	460b      	mov	r3, r1
 800fb96:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800fb9e:	78fa      	ldrb	r2, [r7, #3]
 800fba0:	4611      	mov	r1, r2
 800fba2:	4618      	mov	r0, r3
 800fba4:	f7f3 ffb1 	bl	8003b0a <HAL_HCD_HC_GetXferCount>
 800fba8:	4603      	mov	r3, r0
}
 800fbaa:	4618      	mov	r0, r3
 800fbac:	3708      	adds	r7, #8
 800fbae:	46bd      	mov	sp, r7
 800fbb0:	bd80      	pop	{r7, pc}

0800fbb2 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800fbb2:	b590      	push	{r4, r7, lr}
 800fbb4:	b089      	sub	sp, #36	@ 0x24
 800fbb6:	af04      	add	r7, sp, #16
 800fbb8:	6078      	str	r0, [r7, #4]
 800fbba:	4608      	mov	r0, r1
 800fbbc:	4611      	mov	r1, r2
 800fbbe:	461a      	mov	r2, r3
 800fbc0:	4603      	mov	r3, r0
 800fbc2:	70fb      	strb	r3, [r7, #3]
 800fbc4:	460b      	mov	r3, r1
 800fbc6:	70bb      	strb	r3, [r7, #2]
 800fbc8:	4613      	mov	r3, r2
 800fbca:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fbcc:	2300      	movs	r3, #0
 800fbce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fbd0:	2300      	movs	r3, #0
 800fbd2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800fbd4:	687b      	ldr	r3, [r7, #4]
 800fbd6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800fbda:	787c      	ldrb	r4, [r7, #1]
 800fbdc:	78ba      	ldrb	r2, [r7, #2]
 800fbde:	78f9      	ldrb	r1, [r7, #3]
 800fbe0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800fbe2:	9302      	str	r3, [sp, #8]
 800fbe4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800fbe8:	9301      	str	r3, [sp, #4]
 800fbea:	f897 3020 	ldrb.w	r3, [r7, #32]
 800fbee:	9300      	str	r3, [sp, #0]
 800fbf0:	4623      	mov	r3, r4
 800fbf2:	f7f3 fbc1 	bl	8003378 <HAL_HCD_HC_Init>
 800fbf6:	4603      	mov	r3, r0
 800fbf8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800fbfa:	7bfb      	ldrb	r3, [r7, #15]
 800fbfc:	4618      	mov	r0, r3
 800fbfe:	f000 f8ad 	bl	800fd5c <USBH_Get_USB_Status>
 800fc02:	4603      	mov	r3, r0
 800fc04:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fc06:	7bbb      	ldrb	r3, [r7, #14]
}
 800fc08:	4618      	mov	r0, r3
 800fc0a:	3714      	adds	r7, #20
 800fc0c:	46bd      	mov	sp, r7
 800fc0e:	bd90      	pop	{r4, r7, pc}

0800fc10 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800fc10:	b480      	push	{r7}
 800fc12:	b083      	sub	sp, #12
 800fc14:	af00      	add	r7, sp, #0
 800fc16:	6078      	str	r0, [r7, #4]
 800fc18:	460b      	mov	r3, r1
 800fc1a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800fc1c:	2300      	movs	r3, #0
}
 800fc1e:	4618      	mov	r0, r3
 800fc20:	370c      	adds	r7, #12
 800fc22:	46bd      	mov	sp, r7
 800fc24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc28:	4770      	bx	lr

0800fc2a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800fc2a:	b590      	push	{r4, r7, lr}
 800fc2c:	b089      	sub	sp, #36	@ 0x24
 800fc2e:	af04      	add	r7, sp, #16
 800fc30:	6078      	str	r0, [r7, #4]
 800fc32:	4608      	mov	r0, r1
 800fc34:	4611      	mov	r1, r2
 800fc36:	461a      	mov	r2, r3
 800fc38:	4603      	mov	r3, r0
 800fc3a:	70fb      	strb	r3, [r7, #3]
 800fc3c:	460b      	mov	r3, r1
 800fc3e:	70bb      	strb	r3, [r7, #2]
 800fc40:	4613      	mov	r3, r2
 800fc42:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fc44:	2300      	movs	r3, #0
 800fc46:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fc48:	2300      	movs	r3, #0
 800fc4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800fc52:	787c      	ldrb	r4, [r7, #1]
 800fc54:	78ba      	ldrb	r2, [r7, #2]
 800fc56:	78f9      	ldrb	r1, [r7, #3]
 800fc58:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800fc5c:	9303      	str	r3, [sp, #12]
 800fc5e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800fc60:	9302      	str	r3, [sp, #8]
 800fc62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc64:	9301      	str	r3, [sp, #4]
 800fc66:	f897 3020 	ldrb.w	r3, [r7, #32]
 800fc6a:	9300      	str	r3, [sp, #0]
 800fc6c:	4623      	mov	r3, r4
 800fc6e:	f7f3 fc3b 	bl	80034e8 <HAL_HCD_HC_SubmitRequest>
 800fc72:	4603      	mov	r3, r0
 800fc74:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800fc76:	7bfb      	ldrb	r3, [r7, #15]
 800fc78:	4618      	mov	r0, r3
 800fc7a:	f000 f86f 	bl	800fd5c <USBH_Get_USB_Status>
 800fc7e:	4603      	mov	r3, r0
 800fc80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fc82:	7bbb      	ldrb	r3, [r7, #14]
}
 800fc84:	4618      	mov	r0, r3
 800fc86:	3714      	adds	r7, #20
 800fc88:	46bd      	mov	sp, r7
 800fc8a:	bd90      	pop	{r4, r7, pc}

0800fc8c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800fc8c:	b580      	push	{r7, lr}
 800fc8e:	b082      	sub	sp, #8
 800fc90:	af00      	add	r7, sp, #0
 800fc92:	6078      	str	r0, [r7, #4]
 800fc94:	460b      	mov	r3, r1
 800fc96:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800fc9e:	78fa      	ldrb	r2, [r7, #3]
 800fca0:	4611      	mov	r1, r2
 800fca2:	4618      	mov	r0, r3
 800fca4:	f7f3 ff1c 	bl	8003ae0 <HAL_HCD_HC_GetURBState>
 800fca8:	4603      	mov	r3, r0
}
 800fcaa:	4618      	mov	r0, r3
 800fcac:	3708      	adds	r7, #8
 800fcae:	46bd      	mov	sp, r7
 800fcb0:	bd80      	pop	{r7, pc}

0800fcb2 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800fcb2:	b580      	push	{r7, lr}
 800fcb4:	b082      	sub	sp, #8
 800fcb6:	af00      	add	r7, sp, #0
 800fcb8:	6078      	str	r0, [r7, #4]
 800fcba:	460b      	mov	r3, r1
 800fcbc:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800fcbe:	687b      	ldr	r3, [r7, #4]
 800fcc0:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800fcc4:	2b01      	cmp	r3, #1
 800fcc6:	d103      	bne.n	800fcd0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800fcc8:	78fb      	ldrb	r3, [r7, #3]
 800fcca:	4618      	mov	r0, r3
 800fccc:	f000 f872 	bl	800fdb4 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800fcd0:	20c8      	movs	r0, #200	@ 0xc8
 800fcd2:	f7f3 f82f 	bl	8002d34 <HAL_Delay>
  return USBH_OK;
 800fcd6:	2300      	movs	r3, #0
}
 800fcd8:	4618      	mov	r0, r3
 800fcda:	3708      	adds	r7, #8
 800fcdc:	46bd      	mov	sp, r7
 800fcde:	bd80      	pop	{r7, pc}

0800fce0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800fce0:	b480      	push	{r7}
 800fce2:	b085      	sub	sp, #20
 800fce4:	af00      	add	r7, sp, #0
 800fce6:	6078      	str	r0, [r7, #4]
 800fce8:	460b      	mov	r3, r1
 800fcea:	70fb      	strb	r3, [r7, #3]
 800fcec:	4613      	mov	r3, r2
 800fcee:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800fcf6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800fcf8:	78fa      	ldrb	r2, [r7, #3]
 800fcfa:	68f9      	ldr	r1, [r7, #12]
 800fcfc:	4613      	mov	r3, r2
 800fcfe:	011b      	lsls	r3, r3, #4
 800fd00:	1a9b      	subs	r3, r3, r2
 800fd02:	009b      	lsls	r3, r3, #2
 800fd04:	440b      	add	r3, r1
 800fd06:	3317      	adds	r3, #23
 800fd08:	781b      	ldrb	r3, [r3, #0]
 800fd0a:	2b00      	cmp	r3, #0
 800fd0c:	d00a      	beq.n	800fd24 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800fd0e:	78fa      	ldrb	r2, [r7, #3]
 800fd10:	68f9      	ldr	r1, [r7, #12]
 800fd12:	4613      	mov	r3, r2
 800fd14:	011b      	lsls	r3, r3, #4
 800fd16:	1a9b      	subs	r3, r3, r2
 800fd18:	009b      	lsls	r3, r3, #2
 800fd1a:	440b      	add	r3, r1
 800fd1c:	333c      	adds	r3, #60	@ 0x3c
 800fd1e:	78ba      	ldrb	r2, [r7, #2]
 800fd20:	701a      	strb	r2, [r3, #0]
 800fd22:	e009      	b.n	800fd38 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800fd24:	78fa      	ldrb	r2, [r7, #3]
 800fd26:	68f9      	ldr	r1, [r7, #12]
 800fd28:	4613      	mov	r3, r2
 800fd2a:	011b      	lsls	r3, r3, #4
 800fd2c:	1a9b      	subs	r3, r3, r2
 800fd2e:	009b      	lsls	r3, r3, #2
 800fd30:	440b      	add	r3, r1
 800fd32:	333d      	adds	r3, #61	@ 0x3d
 800fd34:	78ba      	ldrb	r2, [r7, #2]
 800fd36:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800fd38:	2300      	movs	r3, #0
}
 800fd3a:	4618      	mov	r0, r3
 800fd3c:	3714      	adds	r7, #20
 800fd3e:	46bd      	mov	sp, r7
 800fd40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd44:	4770      	bx	lr

0800fd46 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800fd46:	b580      	push	{r7, lr}
 800fd48:	b082      	sub	sp, #8
 800fd4a:	af00      	add	r7, sp, #0
 800fd4c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800fd4e:	6878      	ldr	r0, [r7, #4]
 800fd50:	f7f2 fff0 	bl	8002d34 <HAL_Delay>
}
 800fd54:	bf00      	nop
 800fd56:	3708      	adds	r7, #8
 800fd58:	46bd      	mov	sp, r7
 800fd5a:	bd80      	pop	{r7, pc}

0800fd5c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800fd5c:	b480      	push	{r7}
 800fd5e:	b085      	sub	sp, #20
 800fd60:	af00      	add	r7, sp, #0
 800fd62:	4603      	mov	r3, r0
 800fd64:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800fd66:	2300      	movs	r3, #0
 800fd68:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800fd6a:	79fb      	ldrb	r3, [r7, #7]
 800fd6c:	2b03      	cmp	r3, #3
 800fd6e:	d817      	bhi.n	800fda0 <USBH_Get_USB_Status+0x44>
 800fd70:	a201      	add	r2, pc, #4	@ (adr r2, 800fd78 <USBH_Get_USB_Status+0x1c>)
 800fd72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd76:	bf00      	nop
 800fd78:	0800fd89 	.word	0x0800fd89
 800fd7c:	0800fd8f 	.word	0x0800fd8f
 800fd80:	0800fd95 	.word	0x0800fd95
 800fd84:	0800fd9b 	.word	0x0800fd9b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800fd88:	2300      	movs	r3, #0
 800fd8a:	73fb      	strb	r3, [r7, #15]
    break;
 800fd8c:	e00b      	b.n	800fda6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800fd8e:	2302      	movs	r3, #2
 800fd90:	73fb      	strb	r3, [r7, #15]
    break;
 800fd92:	e008      	b.n	800fda6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800fd94:	2301      	movs	r3, #1
 800fd96:	73fb      	strb	r3, [r7, #15]
    break;
 800fd98:	e005      	b.n	800fda6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800fd9a:	2302      	movs	r3, #2
 800fd9c:	73fb      	strb	r3, [r7, #15]
    break;
 800fd9e:	e002      	b.n	800fda6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800fda0:	2302      	movs	r3, #2
 800fda2:	73fb      	strb	r3, [r7, #15]
    break;
 800fda4:	bf00      	nop
  }
  return usb_status;
 800fda6:	7bfb      	ldrb	r3, [r7, #15]
}
 800fda8:	4618      	mov	r0, r3
 800fdaa:	3714      	adds	r7, #20
 800fdac:	46bd      	mov	sp, r7
 800fdae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdb2:	4770      	bx	lr

0800fdb4 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800fdb4:	b580      	push	{r7, lr}
 800fdb6:	b084      	sub	sp, #16
 800fdb8:	af00      	add	r7, sp, #0
 800fdba:	4603      	mov	r3, r0
 800fdbc:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800fdbe:	79fb      	ldrb	r3, [r7, #7]
 800fdc0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800fdc2:	79fb      	ldrb	r3, [r7, #7]
 800fdc4:	2b00      	cmp	r3, #0
 800fdc6:	d102      	bne.n	800fdce <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800fdc8:	2300      	movs	r3, #0
 800fdca:	73fb      	strb	r3, [r7, #15]
 800fdcc:	e001      	b.n	800fdd2 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800fdce:	2301      	movs	r3, #1
 800fdd0:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800fdd2:	7bfb      	ldrb	r3, [r7, #15]
 800fdd4:	461a      	mov	r2, r3
 800fdd6:	2101      	movs	r1, #1
 800fdd8:	4803      	ldr	r0, [pc, #12]	@ (800fde8 <MX_DriverVbusFS+0x34>)
 800fdda:	f7f3 fa4d 	bl	8003278 <HAL_GPIO_WritePin>
}
 800fdde:	bf00      	nop
 800fde0:	3710      	adds	r7, #16
 800fde2:	46bd      	mov	sp, r7
 800fde4:	bd80      	pop	{r7, pc}
 800fde6:	bf00      	nop
 800fde8:	40020800 	.word	0x40020800

0800fdec <malloc>:
 800fdec:	4b02      	ldr	r3, [pc, #8]	@ (800fdf8 <malloc+0xc>)
 800fdee:	4601      	mov	r1, r0
 800fdf0:	6818      	ldr	r0, [r3, #0]
 800fdf2:	f000 b82d 	b.w	800fe50 <_malloc_r>
 800fdf6:	bf00      	nop
 800fdf8:	20000044 	.word	0x20000044

0800fdfc <free>:
 800fdfc:	4b02      	ldr	r3, [pc, #8]	@ (800fe08 <free+0xc>)
 800fdfe:	4601      	mov	r1, r0
 800fe00:	6818      	ldr	r0, [r3, #0]
 800fe02:	f000 b961 	b.w	80100c8 <_free_r>
 800fe06:	bf00      	nop
 800fe08:	20000044 	.word	0x20000044

0800fe0c <sbrk_aligned>:
 800fe0c:	b570      	push	{r4, r5, r6, lr}
 800fe0e:	4e0f      	ldr	r6, [pc, #60]	@ (800fe4c <sbrk_aligned+0x40>)
 800fe10:	460c      	mov	r4, r1
 800fe12:	6831      	ldr	r1, [r6, #0]
 800fe14:	4605      	mov	r5, r0
 800fe16:	b911      	cbnz	r1, 800fe1e <sbrk_aligned+0x12>
 800fe18:	f000 f90c 	bl	8010034 <_sbrk_r>
 800fe1c:	6030      	str	r0, [r6, #0]
 800fe1e:	4621      	mov	r1, r4
 800fe20:	4628      	mov	r0, r5
 800fe22:	f000 f907 	bl	8010034 <_sbrk_r>
 800fe26:	1c43      	adds	r3, r0, #1
 800fe28:	d103      	bne.n	800fe32 <sbrk_aligned+0x26>
 800fe2a:	f04f 34ff 	mov.w	r4, #4294967295
 800fe2e:	4620      	mov	r0, r4
 800fe30:	bd70      	pop	{r4, r5, r6, pc}
 800fe32:	1cc4      	adds	r4, r0, #3
 800fe34:	f024 0403 	bic.w	r4, r4, #3
 800fe38:	42a0      	cmp	r0, r4
 800fe3a:	d0f8      	beq.n	800fe2e <sbrk_aligned+0x22>
 800fe3c:	1a21      	subs	r1, r4, r0
 800fe3e:	4628      	mov	r0, r5
 800fe40:	f000 f8f8 	bl	8010034 <_sbrk_r>
 800fe44:	3001      	adds	r0, #1
 800fe46:	d1f2      	bne.n	800fe2e <sbrk_aligned+0x22>
 800fe48:	e7ef      	b.n	800fe2a <sbrk_aligned+0x1e>
 800fe4a:	bf00      	nop
 800fe4c:	2000557c 	.word	0x2000557c

0800fe50 <_malloc_r>:
 800fe50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fe54:	1ccd      	adds	r5, r1, #3
 800fe56:	f025 0503 	bic.w	r5, r5, #3
 800fe5a:	3508      	adds	r5, #8
 800fe5c:	2d0c      	cmp	r5, #12
 800fe5e:	bf38      	it	cc
 800fe60:	250c      	movcc	r5, #12
 800fe62:	2d00      	cmp	r5, #0
 800fe64:	4606      	mov	r6, r0
 800fe66:	db01      	blt.n	800fe6c <_malloc_r+0x1c>
 800fe68:	42a9      	cmp	r1, r5
 800fe6a:	d904      	bls.n	800fe76 <_malloc_r+0x26>
 800fe6c:	230c      	movs	r3, #12
 800fe6e:	6033      	str	r3, [r6, #0]
 800fe70:	2000      	movs	r0, #0
 800fe72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fe76:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ff4c <_malloc_r+0xfc>
 800fe7a:	f000 f869 	bl	800ff50 <__malloc_lock>
 800fe7e:	f8d8 3000 	ldr.w	r3, [r8]
 800fe82:	461c      	mov	r4, r3
 800fe84:	bb44      	cbnz	r4, 800fed8 <_malloc_r+0x88>
 800fe86:	4629      	mov	r1, r5
 800fe88:	4630      	mov	r0, r6
 800fe8a:	f7ff ffbf 	bl	800fe0c <sbrk_aligned>
 800fe8e:	1c43      	adds	r3, r0, #1
 800fe90:	4604      	mov	r4, r0
 800fe92:	d158      	bne.n	800ff46 <_malloc_r+0xf6>
 800fe94:	f8d8 4000 	ldr.w	r4, [r8]
 800fe98:	4627      	mov	r7, r4
 800fe9a:	2f00      	cmp	r7, #0
 800fe9c:	d143      	bne.n	800ff26 <_malloc_r+0xd6>
 800fe9e:	2c00      	cmp	r4, #0
 800fea0:	d04b      	beq.n	800ff3a <_malloc_r+0xea>
 800fea2:	6823      	ldr	r3, [r4, #0]
 800fea4:	4639      	mov	r1, r7
 800fea6:	4630      	mov	r0, r6
 800fea8:	eb04 0903 	add.w	r9, r4, r3
 800feac:	f000 f8c2 	bl	8010034 <_sbrk_r>
 800feb0:	4581      	cmp	r9, r0
 800feb2:	d142      	bne.n	800ff3a <_malloc_r+0xea>
 800feb4:	6821      	ldr	r1, [r4, #0]
 800feb6:	1a6d      	subs	r5, r5, r1
 800feb8:	4629      	mov	r1, r5
 800feba:	4630      	mov	r0, r6
 800febc:	f7ff ffa6 	bl	800fe0c <sbrk_aligned>
 800fec0:	3001      	adds	r0, #1
 800fec2:	d03a      	beq.n	800ff3a <_malloc_r+0xea>
 800fec4:	6823      	ldr	r3, [r4, #0]
 800fec6:	442b      	add	r3, r5
 800fec8:	6023      	str	r3, [r4, #0]
 800feca:	f8d8 3000 	ldr.w	r3, [r8]
 800fece:	685a      	ldr	r2, [r3, #4]
 800fed0:	bb62      	cbnz	r2, 800ff2c <_malloc_r+0xdc>
 800fed2:	f8c8 7000 	str.w	r7, [r8]
 800fed6:	e00f      	b.n	800fef8 <_malloc_r+0xa8>
 800fed8:	6822      	ldr	r2, [r4, #0]
 800feda:	1b52      	subs	r2, r2, r5
 800fedc:	d420      	bmi.n	800ff20 <_malloc_r+0xd0>
 800fede:	2a0b      	cmp	r2, #11
 800fee0:	d917      	bls.n	800ff12 <_malloc_r+0xc2>
 800fee2:	1961      	adds	r1, r4, r5
 800fee4:	42a3      	cmp	r3, r4
 800fee6:	6025      	str	r5, [r4, #0]
 800fee8:	bf18      	it	ne
 800feea:	6059      	strne	r1, [r3, #4]
 800feec:	6863      	ldr	r3, [r4, #4]
 800feee:	bf08      	it	eq
 800fef0:	f8c8 1000 	streq.w	r1, [r8]
 800fef4:	5162      	str	r2, [r4, r5]
 800fef6:	604b      	str	r3, [r1, #4]
 800fef8:	4630      	mov	r0, r6
 800fefa:	f000 f82f 	bl	800ff5c <__malloc_unlock>
 800fefe:	f104 000b 	add.w	r0, r4, #11
 800ff02:	1d23      	adds	r3, r4, #4
 800ff04:	f020 0007 	bic.w	r0, r0, #7
 800ff08:	1ac2      	subs	r2, r0, r3
 800ff0a:	bf1c      	itt	ne
 800ff0c:	1a1b      	subne	r3, r3, r0
 800ff0e:	50a3      	strne	r3, [r4, r2]
 800ff10:	e7af      	b.n	800fe72 <_malloc_r+0x22>
 800ff12:	6862      	ldr	r2, [r4, #4]
 800ff14:	42a3      	cmp	r3, r4
 800ff16:	bf0c      	ite	eq
 800ff18:	f8c8 2000 	streq.w	r2, [r8]
 800ff1c:	605a      	strne	r2, [r3, #4]
 800ff1e:	e7eb      	b.n	800fef8 <_malloc_r+0xa8>
 800ff20:	4623      	mov	r3, r4
 800ff22:	6864      	ldr	r4, [r4, #4]
 800ff24:	e7ae      	b.n	800fe84 <_malloc_r+0x34>
 800ff26:	463c      	mov	r4, r7
 800ff28:	687f      	ldr	r7, [r7, #4]
 800ff2a:	e7b6      	b.n	800fe9a <_malloc_r+0x4a>
 800ff2c:	461a      	mov	r2, r3
 800ff2e:	685b      	ldr	r3, [r3, #4]
 800ff30:	42a3      	cmp	r3, r4
 800ff32:	d1fb      	bne.n	800ff2c <_malloc_r+0xdc>
 800ff34:	2300      	movs	r3, #0
 800ff36:	6053      	str	r3, [r2, #4]
 800ff38:	e7de      	b.n	800fef8 <_malloc_r+0xa8>
 800ff3a:	230c      	movs	r3, #12
 800ff3c:	6033      	str	r3, [r6, #0]
 800ff3e:	4630      	mov	r0, r6
 800ff40:	f000 f80c 	bl	800ff5c <__malloc_unlock>
 800ff44:	e794      	b.n	800fe70 <_malloc_r+0x20>
 800ff46:	6005      	str	r5, [r0, #0]
 800ff48:	e7d6      	b.n	800fef8 <_malloc_r+0xa8>
 800ff4a:	bf00      	nop
 800ff4c:	20005580 	.word	0x20005580

0800ff50 <__malloc_lock>:
 800ff50:	4801      	ldr	r0, [pc, #4]	@ (800ff58 <__malloc_lock+0x8>)
 800ff52:	f000 b8a9 	b.w	80100a8 <__retarget_lock_acquire_recursive>
 800ff56:	bf00      	nop
 800ff58:	200056c0 	.word	0x200056c0

0800ff5c <__malloc_unlock>:
 800ff5c:	4801      	ldr	r0, [pc, #4]	@ (800ff64 <__malloc_unlock+0x8>)
 800ff5e:	f000 b8a4 	b.w	80100aa <__retarget_lock_release_recursive>
 800ff62:	bf00      	nop
 800ff64:	200056c0 	.word	0x200056c0

0800ff68 <memset>:
 800ff68:	4402      	add	r2, r0
 800ff6a:	4603      	mov	r3, r0
 800ff6c:	4293      	cmp	r3, r2
 800ff6e:	d100      	bne.n	800ff72 <memset+0xa>
 800ff70:	4770      	bx	lr
 800ff72:	f803 1b01 	strb.w	r1, [r3], #1
 800ff76:	e7f9      	b.n	800ff6c <memset+0x4>

0800ff78 <_reclaim_reent>:
 800ff78:	4b2d      	ldr	r3, [pc, #180]	@ (8010030 <_reclaim_reent+0xb8>)
 800ff7a:	681b      	ldr	r3, [r3, #0]
 800ff7c:	4283      	cmp	r3, r0
 800ff7e:	b570      	push	{r4, r5, r6, lr}
 800ff80:	4604      	mov	r4, r0
 800ff82:	d053      	beq.n	801002c <_reclaim_reent+0xb4>
 800ff84:	69c3      	ldr	r3, [r0, #28]
 800ff86:	b31b      	cbz	r3, 800ffd0 <_reclaim_reent+0x58>
 800ff88:	68db      	ldr	r3, [r3, #12]
 800ff8a:	b163      	cbz	r3, 800ffa6 <_reclaim_reent+0x2e>
 800ff8c:	2500      	movs	r5, #0
 800ff8e:	69e3      	ldr	r3, [r4, #28]
 800ff90:	68db      	ldr	r3, [r3, #12]
 800ff92:	5959      	ldr	r1, [r3, r5]
 800ff94:	b9b1      	cbnz	r1, 800ffc4 <_reclaim_reent+0x4c>
 800ff96:	3504      	adds	r5, #4
 800ff98:	2d80      	cmp	r5, #128	@ 0x80
 800ff9a:	d1f8      	bne.n	800ff8e <_reclaim_reent+0x16>
 800ff9c:	69e3      	ldr	r3, [r4, #28]
 800ff9e:	4620      	mov	r0, r4
 800ffa0:	68d9      	ldr	r1, [r3, #12]
 800ffa2:	f000 f891 	bl	80100c8 <_free_r>
 800ffa6:	69e3      	ldr	r3, [r4, #28]
 800ffa8:	6819      	ldr	r1, [r3, #0]
 800ffaa:	b111      	cbz	r1, 800ffb2 <_reclaim_reent+0x3a>
 800ffac:	4620      	mov	r0, r4
 800ffae:	f000 f88b 	bl	80100c8 <_free_r>
 800ffb2:	69e3      	ldr	r3, [r4, #28]
 800ffb4:	689d      	ldr	r5, [r3, #8]
 800ffb6:	b15d      	cbz	r5, 800ffd0 <_reclaim_reent+0x58>
 800ffb8:	4629      	mov	r1, r5
 800ffba:	4620      	mov	r0, r4
 800ffbc:	682d      	ldr	r5, [r5, #0]
 800ffbe:	f000 f883 	bl	80100c8 <_free_r>
 800ffc2:	e7f8      	b.n	800ffb6 <_reclaim_reent+0x3e>
 800ffc4:	680e      	ldr	r6, [r1, #0]
 800ffc6:	4620      	mov	r0, r4
 800ffc8:	f000 f87e 	bl	80100c8 <_free_r>
 800ffcc:	4631      	mov	r1, r6
 800ffce:	e7e1      	b.n	800ff94 <_reclaim_reent+0x1c>
 800ffd0:	6961      	ldr	r1, [r4, #20]
 800ffd2:	b111      	cbz	r1, 800ffda <_reclaim_reent+0x62>
 800ffd4:	4620      	mov	r0, r4
 800ffd6:	f000 f877 	bl	80100c8 <_free_r>
 800ffda:	69e1      	ldr	r1, [r4, #28]
 800ffdc:	b111      	cbz	r1, 800ffe4 <_reclaim_reent+0x6c>
 800ffde:	4620      	mov	r0, r4
 800ffe0:	f000 f872 	bl	80100c8 <_free_r>
 800ffe4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ffe6:	b111      	cbz	r1, 800ffee <_reclaim_reent+0x76>
 800ffe8:	4620      	mov	r0, r4
 800ffea:	f000 f86d 	bl	80100c8 <_free_r>
 800ffee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fff0:	b111      	cbz	r1, 800fff8 <_reclaim_reent+0x80>
 800fff2:	4620      	mov	r0, r4
 800fff4:	f000 f868 	bl	80100c8 <_free_r>
 800fff8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800fffa:	b111      	cbz	r1, 8010002 <_reclaim_reent+0x8a>
 800fffc:	4620      	mov	r0, r4
 800fffe:	f000 f863 	bl	80100c8 <_free_r>
 8010002:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8010004:	b111      	cbz	r1, 801000c <_reclaim_reent+0x94>
 8010006:	4620      	mov	r0, r4
 8010008:	f000 f85e 	bl	80100c8 <_free_r>
 801000c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801000e:	b111      	cbz	r1, 8010016 <_reclaim_reent+0x9e>
 8010010:	4620      	mov	r0, r4
 8010012:	f000 f859 	bl	80100c8 <_free_r>
 8010016:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8010018:	b111      	cbz	r1, 8010020 <_reclaim_reent+0xa8>
 801001a:	4620      	mov	r0, r4
 801001c:	f000 f854 	bl	80100c8 <_free_r>
 8010020:	6a23      	ldr	r3, [r4, #32]
 8010022:	b11b      	cbz	r3, 801002c <_reclaim_reent+0xb4>
 8010024:	4620      	mov	r0, r4
 8010026:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801002a:	4718      	bx	r3
 801002c:	bd70      	pop	{r4, r5, r6, pc}
 801002e:	bf00      	nop
 8010030:	20000044 	.word	0x20000044

08010034 <_sbrk_r>:
 8010034:	b538      	push	{r3, r4, r5, lr}
 8010036:	4d06      	ldr	r5, [pc, #24]	@ (8010050 <_sbrk_r+0x1c>)
 8010038:	2300      	movs	r3, #0
 801003a:	4604      	mov	r4, r0
 801003c:	4608      	mov	r0, r1
 801003e:	602b      	str	r3, [r5, #0]
 8010040:	f7f2 fdc4 	bl	8002bcc <_sbrk>
 8010044:	1c43      	adds	r3, r0, #1
 8010046:	d102      	bne.n	801004e <_sbrk_r+0x1a>
 8010048:	682b      	ldr	r3, [r5, #0]
 801004a:	b103      	cbz	r3, 801004e <_sbrk_r+0x1a>
 801004c:	6023      	str	r3, [r4, #0]
 801004e:	bd38      	pop	{r3, r4, r5, pc}
 8010050:	200056bc 	.word	0x200056bc

08010054 <__errno>:
 8010054:	4b01      	ldr	r3, [pc, #4]	@ (801005c <__errno+0x8>)
 8010056:	6818      	ldr	r0, [r3, #0]
 8010058:	4770      	bx	lr
 801005a:	bf00      	nop
 801005c:	20000044 	.word	0x20000044

08010060 <__libc_init_array>:
 8010060:	b570      	push	{r4, r5, r6, lr}
 8010062:	4d0d      	ldr	r5, [pc, #52]	@ (8010098 <__libc_init_array+0x38>)
 8010064:	4c0d      	ldr	r4, [pc, #52]	@ (801009c <__libc_init_array+0x3c>)
 8010066:	1b64      	subs	r4, r4, r5
 8010068:	10a4      	asrs	r4, r4, #2
 801006a:	2600      	movs	r6, #0
 801006c:	42a6      	cmp	r6, r4
 801006e:	d109      	bne.n	8010084 <__libc_init_array+0x24>
 8010070:	4d0b      	ldr	r5, [pc, #44]	@ (80100a0 <__libc_init_array+0x40>)
 8010072:	4c0c      	ldr	r4, [pc, #48]	@ (80100a4 <__libc_init_array+0x44>)
 8010074:	f000 f872 	bl	801015c <_init>
 8010078:	1b64      	subs	r4, r4, r5
 801007a:	10a4      	asrs	r4, r4, #2
 801007c:	2600      	movs	r6, #0
 801007e:	42a6      	cmp	r6, r4
 8010080:	d105      	bne.n	801008e <__libc_init_array+0x2e>
 8010082:	bd70      	pop	{r4, r5, r6, pc}
 8010084:	f855 3b04 	ldr.w	r3, [r5], #4
 8010088:	4798      	blx	r3
 801008a:	3601      	adds	r6, #1
 801008c:	e7ee      	b.n	801006c <__libc_init_array+0xc>
 801008e:	f855 3b04 	ldr.w	r3, [r5], #4
 8010092:	4798      	blx	r3
 8010094:	3601      	adds	r6, #1
 8010096:	e7f2      	b.n	801007e <__libc_init_array+0x1e>
 8010098:	08010290 	.word	0x08010290
 801009c:	08010290 	.word	0x08010290
 80100a0:	08010290 	.word	0x08010290
 80100a4:	08010294 	.word	0x08010294

080100a8 <__retarget_lock_acquire_recursive>:
 80100a8:	4770      	bx	lr

080100aa <__retarget_lock_release_recursive>:
 80100aa:	4770      	bx	lr

080100ac <memcpy>:
 80100ac:	440a      	add	r2, r1
 80100ae:	4291      	cmp	r1, r2
 80100b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80100b4:	d100      	bne.n	80100b8 <memcpy+0xc>
 80100b6:	4770      	bx	lr
 80100b8:	b510      	push	{r4, lr}
 80100ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80100be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80100c2:	4291      	cmp	r1, r2
 80100c4:	d1f9      	bne.n	80100ba <memcpy+0xe>
 80100c6:	bd10      	pop	{r4, pc}

080100c8 <_free_r>:
 80100c8:	b538      	push	{r3, r4, r5, lr}
 80100ca:	4605      	mov	r5, r0
 80100cc:	2900      	cmp	r1, #0
 80100ce:	d041      	beq.n	8010154 <_free_r+0x8c>
 80100d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80100d4:	1f0c      	subs	r4, r1, #4
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	bfb8      	it	lt
 80100da:	18e4      	addlt	r4, r4, r3
 80100dc:	f7ff ff38 	bl	800ff50 <__malloc_lock>
 80100e0:	4a1d      	ldr	r2, [pc, #116]	@ (8010158 <_free_r+0x90>)
 80100e2:	6813      	ldr	r3, [r2, #0]
 80100e4:	b933      	cbnz	r3, 80100f4 <_free_r+0x2c>
 80100e6:	6063      	str	r3, [r4, #4]
 80100e8:	6014      	str	r4, [r2, #0]
 80100ea:	4628      	mov	r0, r5
 80100ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80100f0:	f7ff bf34 	b.w	800ff5c <__malloc_unlock>
 80100f4:	42a3      	cmp	r3, r4
 80100f6:	d908      	bls.n	801010a <_free_r+0x42>
 80100f8:	6820      	ldr	r0, [r4, #0]
 80100fa:	1821      	adds	r1, r4, r0
 80100fc:	428b      	cmp	r3, r1
 80100fe:	bf01      	itttt	eq
 8010100:	6819      	ldreq	r1, [r3, #0]
 8010102:	685b      	ldreq	r3, [r3, #4]
 8010104:	1809      	addeq	r1, r1, r0
 8010106:	6021      	streq	r1, [r4, #0]
 8010108:	e7ed      	b.n	80100e6 <_free_r+0x1e>
 801010a:	461a      	mov	r2, r3
 801010c:	685b      	ldr	r3, [r3, #4]
 801010e:	b10b      	cbz	r3, 8010114 <_free_r+0x4c>
 8010110:	42a3      	cmp	r3, r4
 8010112:	d9fa      	bls.n	801010a <_free_r+0x42>
 8010114:	6811      	ldr	r1, [r2, #0]
 8010116:	1850      	adds	r0, r2, r1
 8010118:	42a0      	cmp	r0, r4
 801011a:	d10b      	bne.n	8010134 <_free_r+0x6c>
 801011c:	6820      	ldr	r0, [r4, #0]
 801011e:	4401      	add	r1, r0
 8010120:	1850      	adds	r0, r2, r1
 8010122:	4283      	cmp	r3, r0
 8010124:	6011      	str	r1, [r2, #0]
 8010126:	d1e0      	bne.n	80100ea <_free_r+0x22>
 8010128:	6818      	ldr	r0, [r3, #0]
 801012a:	685b      	ldr	r3, [r3, #4]
 801012c:	6053      	str	r3, [r2, #4]
 801012e:	4408      	add	r0, r1
 8010130:	6010      	str	r0, [r2, #0]
 8010132:	e7da      	b.n	80100ea <_free_r+0x22>
 8010134:	d902      	bls.n	801013c <_free_r+0x74>
 8010136:	230c      	movs	r3, #12
 8010138:	602b      	str	r3, [r5, #0]
 801013a:	e7d6      	b.n	80100ea <_free_r+0x22>
 801013c:	6820      	ldr	r0, [r4, #0]
 801013e:	1821      	adds	r1, r4, r0
 8010140:	428b      	cmp	r3, r1
 8010142:	bf04      	itt	eq
 8010144:	6819      	ldreq	r1, [r3, #0]
 8010146:	685b      	ldreq	r3, [r3, #4]
 8010148:	6063      	str	r3, [r4, #4]
 801014a:	bf04      	itt	eq
 801014c:	1809      	addeq	r1, r1, r0
 801014e:	6021      	streq	r1, [r4, #0]
 8010150:	6054      	str	r4, [r2, #4]
 8010152:	e7ca      	b.n	80100ea <_free_r+0x22>
 8010154:	bd38      	pop	{r3, r4, r5, pc}
 8010156:	bf00      	nop
 8010158:	20005580 	.word	0x20005580

0801015c <_init>:
 801015c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801015e:	bf00      	nop
 8010160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010162:	bc08      	pop	{r3}
 8010164:	469e      	mov	lr, r3
 8010166:	4770      	bx	lr

08010168 <_fini>:
 8010168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801016a:	bf00      	nop
 801016c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801016e:	bc08      	pop	{r3}
 8010170:	469e      	mov	lr, r3
 8010172:	4770      	bx	lr
