
---------- Begin Simulation Statistics ----------
final_tick                               16944270273495                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 209930                       # Simulator instruction rate (inst/s)
host_mem_usage                               17128432                       # Number of bytes of host memory used
host_op_rate                                   320007                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4761.70                       # Real time elapsed on the host
host_tick_rate                               10997628                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999626262                       # Number of instructions simulated
sim_ops                                    1523779113                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.052367                       # Number of seconds simulated
sim_ticks                                 52367450796                       # Number of ticks simulated
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.committedInsts                         15                       # Number of instructions committed
system.cpu0.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      2945183                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         7903                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      5533120                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         7903                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              32                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        32                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu0.num_fp_insts                           10                       # number of float instructions
system.cpu0.num_fp_register_reads                  15                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   21                       # Number of integer alu accesses
system.cpu0.num_int_insts                          21                       # number of integer instructions
system.cpu0.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            8                       # number of memory refs
system.cpu0.num_store_insts                         3                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       13     52.00%     52.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     52.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  3     12.00%     64.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      4.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      8.00%     76.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     76.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  3     12.00%     88.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 3     12.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        25                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2946569                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         7937                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5534115                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         7937                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              32                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        32                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu1.num_fp_insts                           10                       # number of float instructions
system.cpu1.num_fp_register_reads                  15                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   21                       # Number of integer alu accesses
system.cpu1.num_int_insts                          21                       # number of integer instructions
system.cpu1.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu1.num_load_insts                          5                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         3                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       13     52.00%     52.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     52.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     12.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 1      4.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     68.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.00%     76.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     76.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  3     12.00%     88.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 3     12.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        25                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                3                       # Number of branches fetched
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2946295                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         7905                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      5535086                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         7905                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu2.num_fp_insts                           10                       # number of float instructions
system.cpu2.num_fp_register_reads                  15                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   21                       # Number of integer alu accesses
system.cpu2.num_int_insts                          21                       # number of integer instructions
system.cpu2.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            8                       # number of memory refs
system.cpu2.num_store_insts                         3                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       13     52.00%     52.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3     12.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 1      4.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     68.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.00%     76.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     76.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  3     12.00%     88.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 3     12.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      2945835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         7931                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      5532821                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         7931                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              32                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        32                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu3.num_fp_insts                           10                       # number of float instructions
system.cpu3.num_fp_register_reads                  15                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   21                       # Number of integer alu accesses
system.cpu3.num_int_insts                          21                       # number of integer instructions
system.cpu3.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            8                       # number of memory refs
system.cpu3.num_store_insts                         3                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       13     52.00%     52.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     52.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  3     12.00%     64.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 1      4.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     68.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.00%     76.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     76.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  3     12.00%     88.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 3     12.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      4679670                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        9368078                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       479907                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1029445                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        147055436                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        71454408                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249918515                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            380962293                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.629243                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.629243                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        410699701                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       196350297                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  14966                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       276286                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        25797899                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.550794                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            81073545                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          17185172                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       47238199                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     64899804                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          905                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     17763358                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    412119370                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     63888373                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       457738                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    401136762                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        820635                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       118388                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        275522                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      1484471                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          584                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       154211                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       122075                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        560563493                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            400975097                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.555957                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        311649029                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.549766                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             401047158                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       331718391                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      152177408                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.589210                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.589210                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass         1610      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    196491570     48.93%     48.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2064544      0.51%     49.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      4077200      1.02%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      5777558      1.44%     51.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     51.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     51.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      2219768      0.55%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     52.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     42669485     10.63%     63.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt     12439986      3.10%     66.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      2408965      0.60%     66.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     50282351     12.52%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt      1962824      0.49%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     11402217      2.84%     82.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      5409273      1.35%     83.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     52595365     13.10%     97.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     11791790      2.94%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     401594506                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      223684164                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    445084939                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    221015376                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    244004183                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            3234867                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008055                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          53538      1.66%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu         43628      1.35%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       341110     10.54%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            1      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       322940      9.98%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        492227     15.22%     38.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       374093     11.56%     50.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       825816     25.53%     75.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       781514     24.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     181143599                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    518668537                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    179959721                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    199272722                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         412119370                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        401594506                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     31156951                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        84989                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined     32363502                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    157244614                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.553948                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.586998                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     59477884     37.83%     37.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     11983309      7.62%     45.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     14234186      9.05%     54.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     14289785      9.09%     63.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     17255872     10.97%     74.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     13878415      8.83%     83.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     11289036      7.18%     90.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      6565325      4.18%     94.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      8270802      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    157244614                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.553705                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5000685                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       558476                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     64899804                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     17763358                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      156250467                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               157259580                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     78                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        147032723                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        71443741                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249880761                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            380905250                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.629338                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.629338                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        410638138                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       196322020                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  15779                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       276258                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        25794061                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.550434                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            81062599                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          17183145                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       47190615                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     64891112                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          891                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     17761352                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    412063838                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     63879454                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       457653                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    401080111                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        821761                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       116730                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        275548                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      1485154                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents          635                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       154192                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       122066                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        560466061                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            400918442                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.555958                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        311595354                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.549406                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             400990435                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       331672107                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      152156313                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.588970                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.588970                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass         1595      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    196463851     48.93%     48.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2064203      0.51%     49.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      4077102      1.02%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      5777379      1.44%     51.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     51.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     51.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      2219566      0.55%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     52.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     42662949     10.62%     63.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     12438109      3.10%     66.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      2408587      0.60%     66.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     50274218     12.52%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt      1962495      0.49%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11400735      2.84%     82.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5408801      1.35%     83.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     52587959     13.10%     97.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     11790223      2.94%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     401537772                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      223652621                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    445021732                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    220983703                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    243974398                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            3235088                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008057                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          53588      1.66%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu         43589      1.35%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       341156     10.55%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            1      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       323282      9.99%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        492246     15.22%     38.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       374136     11.56%     50.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       825781     25.53%     75.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       781309     24.15%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     181118644                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    518617678                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    179934739                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    199248605                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         412063838                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        401537772                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     31158530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        84985                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined     32368235                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    157243801                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.553600                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.586716                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     59470882     37.82%     37.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     11995635      7.63%     45.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14236383      9.05%     54.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     14296969      9.09%     63.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     17256198     10.97%     74.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     13870563      8.82%     83.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     11286212      7.18%     90.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      6564087      4.17%     94.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      8266872      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    157243801                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.553344                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5000401                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       558684                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     64891112                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     17761352                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      156228999                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               157259580                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     71                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        147102359                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        71478053                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000001                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            381087464                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.629038                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.629038                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        410831890                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       196414540                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  15347                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       276393                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        25806402                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.551646                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            81101585                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          17191952                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       47195014                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     64921451                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          913                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     17770412                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    412257916                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     63909633                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       457861                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    401270837                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        820504                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       118245                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        275636                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      1484515                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          587                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       154266                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       122127                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        560743926                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            401109225                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.555957                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        311749749                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.550619                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             401181299                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       331832455                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      152229017                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.589728                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.589728                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass         1605      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    196557363     48.93%     48.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2065174      0.51%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      4079043      1.02%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      5780102      1.44%     51.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     51.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     51.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      2220724      0.55%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     52.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     42683131     10.62%     63.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     12444000      3.10%     66.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      2409724      0.60%     66.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     50297660     12.52%     79.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1963406      0.49%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11406360      2.84%     82.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5411679      1.35%     83.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     52612567     13.10%     97.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     11796163      2.94%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     401728701                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      223758166                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    445231851                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    221088227                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    244086187                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            3236357                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008056                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          53569      1.66%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         43687      1.35%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       341405     10.55%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            1      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       322975      9.98%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     23.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        492440     15.22%     38.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       374264     11.56%     50.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       826210     25.53%     75.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       781806     24.16%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     181205287                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    518791164                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    180020998                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    199342623                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         412257916                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        401728701                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     31170307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        85026                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined     32376904                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    157244233                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.554807                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.586993                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     59444108     37.80%     37.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     11986888      7.62%     45.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     14239428      9.06%     54.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     14295958      9.09%     63.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     17262954     10.98%     74.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     13881109      8.83%     83.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     11292228      7.18%     90.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      6568126      4.18%     94.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      8273434      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    157244233                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.554558                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      5002238                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       558604                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     64921451                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     17770412                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      156303362                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               157259580                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     71                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        147000291                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        71428680                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249826925                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            380824006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.629474                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.629474                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        410548457                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       196279939                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  15218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       276226                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        25788600                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.549903                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            81046564                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          17180495                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       47218785                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     64877535                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          901                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     17758628                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    411978705                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     63866069                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       457611                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    400996707                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        821672                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       116648                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        275517                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      1484747                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          636                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       154171                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       122055                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        560348684                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            400835213                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.555959                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        311530680                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.548876                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             400907100                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       331605990                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      152125246                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.588628                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.588628                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         1596      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    196423201     48.93%     48.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2063708      0.51%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      4076662      1.02%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     50.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      5776701      1.44%     51.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     51.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     51.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      2219311      0.55%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     52.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     42653540     10.62%     63.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     12435429      3.10%     66.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      2408063      0.60%     66.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     50262447     12.52%     79.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt      1962021      0.49%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11398650      2.84%     82.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      5408211      1.35%     83.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     52576620     13.10%     97.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     11788158      2.94%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     401454318                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      223605153                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    444927313                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    220936917                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    243924297                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            3234408                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008057                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          53552      1.66%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         43579      1.35%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      3.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       340922     10.54%     13.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            1      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       323182      9.99%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     23.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        492215     15.22%     38.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       374064     11.57%     50.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       825699     25.53%     75.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       781194     24.15%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     181081977                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    518545031                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    179898296                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    199209730                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         411978705                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        401454318                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     31154686                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        84938                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined     32362839                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    157244362                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.553060                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.586721                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     59492587     37.83%     37.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     11992888      7.63%     45.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     14233633      9.05%     54.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     14292216      9.09%     63.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     17252554     10.97%     74.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     13868214      8.82%     83.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     11284572      7.18%     90.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      6562786      4.17%     94.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      8264912      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    157244362                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.552813                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      4999269                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       558513                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     64877535                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     17758628                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      156197070                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               157259580                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     68                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            5                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     73279262                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        73279267                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            5                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     73279262                       # number of overall hits
system.cpu0.dcache.overall_hits::total       73279267                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      4210686                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4210689                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      4210686                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4210689                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  54120639186                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  54120639186                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  54120639186                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  54120639186                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     77489948                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     77489956                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     77489948                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     77489956                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.375000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.054338                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.054339                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.375000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.054338                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.054339                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 12853.164350                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 12853.155193                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 12853.164350                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 12853.155193                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          413                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   206.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2587319                       # number of writebacks
system.cpu0.dcache.writebacks::total          2587319                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1264994                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1264994                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1264994                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1264994                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      2945692                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2945692                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      2945692                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2945692                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  39798298530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  39798298530                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  39798298530                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  39798298530                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.038014                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038014                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.038014                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038014                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 13510.678825                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13510.678825                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 13510.678825                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13510.678825                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2587319                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     59540409                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       59540411                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3852799                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3852802                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  52444356813                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  52444356813                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     63393208                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     63393213                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.600000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.060776                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.060776                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 13612.014749                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13612.004150                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1264994                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1264994                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      2587805                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2587805                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  38241192528                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  38241192528                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 14777.462957                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14777.462957                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            3                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     13738853                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      13738856                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       357887                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       357887                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1676282373                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1676282373                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     14096740                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14096743                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.025388                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.025388                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4683.831413                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4683.831413                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       357887                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       357887                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1557106002                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1557106002                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.025388                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025388                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4350.831413                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4350.831413                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.818620                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           76423500                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2587831                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            29.531874                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     16891902823698                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.007374                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.811246                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000014                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999631                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999646                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          398                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        622507479                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       622507479                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           19                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     31444002                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31444021                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           19                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     31444002                       # number of overall hits
system.cpu0.icache.overall_hits::total       31444021                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          125                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           128                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          125                       # number of overall misses
system.cpu0.icache.overall_misses::total          128                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     10563759                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     10563759                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     10563759                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     10563759                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           22                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     31444127                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     31444149                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           22                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     31444127                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     31444149                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136364                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136364                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 84510.072000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 82529.367188                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 84510.072000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 82529.367188                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           22                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          103                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          103                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          103                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          103                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      9044946                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      9044946                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      9044946                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      9044946                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 87815.009709                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 87815.009709                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 87815.009709                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 87815.009709                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           19                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     31444002                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31444021                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          125                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          128                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     10563759                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     10563759                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     31444127                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     31444149                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 84510.072000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 82529.367188                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          103                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      9044946                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      9044946                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 87815.009709                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 87815.009709                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          105.749403                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           31444127                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              106                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         296642.707547                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   102.749403                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.200682                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.206542                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          106                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.207031                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        251553298                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       251553298                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        2587914                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      1170494                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      2591566                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq       357864                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp       357864                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq            23                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      2587914                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          212                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      8478709                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            8478921                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         6784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    331209600                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           331216384                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1174741                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               75183424                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       4120542                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001918                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.043752                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             4112639     99.81%     99.81% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                7903      0.19%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         4120542                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      3565681416                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.8                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         102897                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     2704408884                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1418909                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1418909                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1418909                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1418909                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          103                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1168919                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1169028                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          103                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1168919                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1169028                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      8975016                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  30961423584                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  30970398600                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      8975016                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  30961423584                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  30970398600                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          103                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      2587828                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2587937                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          103                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      2587828                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2587937                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.451699                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.451722                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.451699                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.451722                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 87136.077670                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 26487.227587                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 26492.435254                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 87136.077670                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 26487.227587                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 26492.435254                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1174741                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1174741                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          103                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1168919                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1169022                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          103                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1168919                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1169022                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      8940717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  30572173557                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  30581114274                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      8940717                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  30572173557                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  30581114274                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.451699                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.451720                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.451699                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.451720                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 86803.077670                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 26154.227587                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 26159.571226                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 86803.077670                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 26154.227587                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 26159.571226                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1174741                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       808371                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       808371                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       808371                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       808371                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1778948                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1778948                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1778948                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1778948                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data       357864                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       357864                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data       357864                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       357864                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data           18                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data            5                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data       397269                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total       397269                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data           23                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.217391                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.217391                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 79453.800000                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 79453.800000                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data       395604                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total       395604                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 79120.800000                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 79120.800000                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1418891                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1418891                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          103                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      1168914                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      1169023                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      8975016                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  30961026315                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  30970001331                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      2587805                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2587914                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.451701                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.451724                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 87136.077670                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 26487.001024                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 26492.208734                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          103                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1168914                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      1169017                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      8940717                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  30571777953                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  30580718670                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.451701                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.451722                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 86803.077670                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 26154.001024                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26159.344706                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2075.143309                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           5533120                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1176819                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            4.701760                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    45.557132                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.007250                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.063094                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    19.297690                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2010.218142                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.011122                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000002                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000015                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.004711                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.490776                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.506627                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2078                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          398                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1572                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.507324                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        89706739                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       89706739                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 16891902833355                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  52367440140                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31768.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31768.numOps                      0                       # Number of Ops committed
system.cpu0.thread31768.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            5                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     73266208                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        73266213                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            5                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     73266208                       # number of overall hits
system.cpu1.dcache.overall_hits::total       73266213                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      4213105                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4213108                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      4213106                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4213109                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  54230252130                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  54230252130                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  54230252130                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  54230252130                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     77479313                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     77479321                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     77479314                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     77479322                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.375000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.054377                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.054377                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.375000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.054377                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.054377                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 12871.801707                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12871.792541                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 12871.798652                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12871.789486                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2586928                       # number of writebacks
system.cpu1.dcache.writebacks::total          2586928                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1266028                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1266028                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1266028                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1266028                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2947077                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2947077                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2947078                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2947078                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  39866179914                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  39866179914                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  39866274819                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  39866274819                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.038037                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.038037                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.038037                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.038037                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 13527.362846                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13527.362846                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 13527.390459                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13527.390459                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2586928                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            2                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     59530872                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       59530874                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3853441                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3853444                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  52545614787                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  52545614787                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     63384313                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     63384318                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.600000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.060795                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.060795                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 13636.024215                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 13636.013599                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1266028                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1266028                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2587413                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2587413                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  38301310683                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  38301310683                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 14802.936633                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14802.936633                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            3                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     13735336                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13735339                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       359664                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       359664                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1684637343                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1684637343                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     14095000                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     14095003                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.025517                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.025517                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  4683.919834                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  4683.919834                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       359664                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       359664                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1564869231                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1564869231                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.025517                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.025517                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4350.919834                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4350.919834                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data        94905                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        94905                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data        94905                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        94905                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.818456                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           76412828                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2587440                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            29.532213                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     16891902823698                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.007384                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.811072                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000014                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999631                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999645                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          399                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        622422016                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       622422016                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           19                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     31440531                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        31440550                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           19                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     31440531                       # number of overall hits
system.cpu1.icache.overall_hits::total       31440550                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          124                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           127                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          124                       # number of overall misses
system.cpu1.icache.overall_misses::total          127                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     11171817                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     11171817                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     11171817                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     11171817                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           22                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     31440655                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     31440677                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           22                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     31440655                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     31440677                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.136364                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.136364                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 90095.298387                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 87967.062992                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 90095.298387                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 87967.062992                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           22                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          102                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          102                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          102                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          102                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      9388269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      9388269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      9388269                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      9388269                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 92041.852941                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 92041.852941                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 92041.852941                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 92041.852941                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           19                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     31440531                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       31440550                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          124                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          127                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     11171817                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     11171817                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     31440655                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     31440677                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 90095.298387                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 87967.062992                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          102                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      9388269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      9388269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 92041.852941                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 92041.852941                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          104.754437                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           31440655                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              105                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         299434.809524                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   101.754437                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.198739                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.204599                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        251525521                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       251525521                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2587522                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1172154                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2595567                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq       359641                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp       359641                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq            23                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2587522                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          210                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      8481090                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            8481300                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         6720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    331159552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           331166272                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1180793                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               75570752                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       4127980                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.001923                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.043807                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             4120043     99.81%     99.81% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                7937      0.19%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         4127980                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3565752677                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           6.8                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         101898                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2704610016                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1412502                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1412502                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1412502                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1412502                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          102                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1174935                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1175043                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          102                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1174935                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1175043                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      9319005                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  31048642610                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  31057961615                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      9319005                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  31048642610                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  31057961615                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          102                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2587437                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2587545                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          102                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2587437                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2587545                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.454092                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.454115                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.454092                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.454115                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 91362.794118                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 26425.838544                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 26431.340483                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 91362.794118                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 26425.838544                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 26431.340483                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1180793                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1180793                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          102                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1174935                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1175037                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          102                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1174935                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1175037                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      9285039                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  30657389255                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  30666674294                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      9285039                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  30657389255                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  30666674294                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.454092                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.454113                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.454092                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.454113                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 91029.794118                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 26092.838544                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 26098.475447                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 91029.794118                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 26092.838544                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 26098.475447                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1180793                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       808235                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       808235                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       808235                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       808235                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1778693                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1778693                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1778693                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1778693                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data       359641                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       359641                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data       359641                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       359641                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data           18                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data            5                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data       392274                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total       392274                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data           23                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.217391                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.217391                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 78454.800000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 78454.800000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data       390609                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total       390609                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 78121.800000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 78121.800000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1412484                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1412484                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          102                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      1174930                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      1175038                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      9319005                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  31048250336                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  31057569341                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2587414                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2587522                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.454094                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.454117                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 91362.794118                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 26425.617131                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 26431.119114                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          102                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1174930                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      1175032                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      9285039                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  30656998646                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  30666283685                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.454094                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.454115                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 91029.794118                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 26092.617131                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26098.254077                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2065.186455                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5534114                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1182861                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.678584                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    45.506525                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.007251                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.063094                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    10.305441                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2009.304144                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.011110                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000002                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000015                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.002516                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.490553                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.504196                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2068                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          409                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1560                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.504883                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        89728685                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       89728685                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 16891902833355                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  52367440140                       # Cumulative time (in ticks) in various power states
system.cpu1.thread25279.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread25279.numOps                      0                       # Number of Ops committed
system.cpu1.thread25279.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            5                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     73304026                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        73304031                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            5                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     73304026                       # number of overall hits
system.cpu2.dcache.overall_hits::total       73304031                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      4212272                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4212275                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      4212272                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4212275                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  54142451019                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  54142451019                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  54142451019                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  54142451019                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            8                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     77516298                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     77516306                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            8                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     77516298                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     77516306                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.375000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.054340                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.054341                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.375000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.054340                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.054341                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 12853.503055                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 12853.493900                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 12853.503055                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 12853.493900                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          247                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          247                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2588173                       # number of writebacks
system.cpu2.dcache.writebacks::total          2588173                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1265468                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1265468                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1265468                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1265468                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      2946804                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2946804                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2946804                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2946804                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  39807373446                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  39807373446                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  39807373446                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  39807373446                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.038015                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.038015                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.038015                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.038015                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 13508.660042                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13508.660042                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 13508.660042                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13508.660042                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2588173                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     59560075                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       59560077                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3854127                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3854130                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  52464932217                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  52464932217                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     63414202                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     63414207                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.600000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.060777                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.060777                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 13612.663054                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 13612.652458                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1265468                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1265468                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      2588659                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2588659                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  38249116929                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  38249116929                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 14775.649063                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14775.649063                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            3                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     13743951                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13743954                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       358145                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       358145                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1677518802                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1677518802                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     14102096                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14102099                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.025397                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.025397                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  4683.909595                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  4683.909595                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       358145                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       358145                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1558256517                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1558256517                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.025397                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.025397                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4350.909595                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4350.909595                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.818200                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           76449506                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2588685                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            29.532178                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     16891902823698                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.007385                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.810815                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000014                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999630                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999645                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          376                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        622719133                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       622719133                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           19                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     31455007                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        31455026                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           19                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     31455007                       # number of overall hits
system.cpu2.icache.overall_hits::total       31455026                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          125                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           128                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          125                       # number of overall misses
system.cpu2.icache.overall_misses::total          128                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     11695626                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11695626                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     11695626                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11695626                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           22                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     31455132                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     31455154                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           22                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     31455132                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     31455154                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.136364                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.136364                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 93565.008000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 91372.078125                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 93565.008000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 91372.078125                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           22                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           22                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          103                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          103                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          103                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          103                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      9867123                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      9867123                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      9867123                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      9867123                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 95797.310680                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 95797.310680                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 95797.310680                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 95797.310680                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           19                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     31455007                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       31455026                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          125                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          128                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     11695626                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11695626                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     31455132                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     31455154                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 93565.008000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 91372.078125                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           22                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          103                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      9867123                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      9867123                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 95797.310680                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 95797.310680                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          105.749038                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           31455132                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              106                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         296746.528302                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   102.749038                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.200682                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.206541                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          106                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.207031                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        251641338                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       251641338                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2588768                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      1171042                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2592642                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq       358122                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp       358122                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq            23                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2588768                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          212                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      8481787                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            8481999                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         6784                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    331318912                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           331325696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1175511                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               75232704                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       4122424                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001918                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.043748                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             4114519     99.81%     99.81% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                7905      0.19%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         4122424                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      3566904858                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           6.8                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         102897                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2705347944                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1418995                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1418995                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1418995                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1418995                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          103                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1169687                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1169796                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          103                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1169687                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1169796                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      9797193                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  30968381286                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  30978178479                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      9797193                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  30968381286                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  30978178479                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          103                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2588682                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2588791                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          103                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2588682                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2588791                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.451847                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.451870                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.451847                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.451870                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 95118.378641                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 26475.784792                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 26481.692944                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 95118.378641                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 26475.784792                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 26481.692944                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1175511                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1175511                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          103                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1169687                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1169790                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          103                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1169687                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1169790                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      9762894                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  30578875515                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  30588638409                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      9762894                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  30578875515                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  30588638409                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.451847                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.451867                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.451847                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.451867                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 94785.378641                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 26142.784792                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 26148.828772                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 94785.378641                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 26142.784792                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 26148.828772                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1175511                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       808644                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       808644                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       808644                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       808644                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1779529                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1779529                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1779529                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1779529                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data       358122                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       358122                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data       358122                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       358122                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data           18                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data            5                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data       416250                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total       416250                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data           23                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.217391                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.217391                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data        83250                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total        83250                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data            5                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       414585                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total       414585                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data        82917                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total        82917                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1418977                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1418977                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      1169682                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      1169791                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      9797193                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  30967965036                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  30977762229                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2588659                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2588768                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.451849                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.451872                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 95118.378641                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 26475.542101                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 26481.450301                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1169682                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      1169785                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      9762894                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  30578460930                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  30588223824                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.451849                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.451869                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 94785.378641                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 26142.542101                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26148.586128                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2075.138707                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           5535086                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1177589                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.700355                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    45.551967                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.007257                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.063101                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    19.297875                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2010.218508                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.011121                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000002                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000015                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.004711                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.490776                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.506626                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2078                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          388                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1580                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.507324                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        89738965                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       89738965                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 16891902833355                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  52367440140                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31768.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31768.numOps                      0                       # Number of Ops committed
system.cpu2.thread31768.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            5                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     73251492                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        73251497                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            5                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     73251492                       # number of overall hits
system.cpu3.dcache.overall_hits::total       73251497                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      4212078                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4212081                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      4212079                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4212082                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  54217276785                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  54217276785                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  54217276785                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  54217276785                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            8                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     77463570                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     77463578                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            8                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     77463571                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     77463579                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.375000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.054375                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.054375                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.375000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.054375                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.054375                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 12871.859634                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 12871.850467                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 12871.856578                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 12871.847411                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2586369                       # number of writebacks
system.cpu3.dcache.writebacks::total          2586369                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1265735                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1265735                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1265735                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1265735                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      2946343                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2946343                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      2946344                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2946344                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  39859592175                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  39859592175                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  39859687080                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  39859687080                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.038035                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.038035                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.038035                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.038035                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 13528.496911                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13528.496911                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 13528.524531                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13528.524531                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2586369                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     59518384                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       59518386                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3852589                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3852592                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  52533359721                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  52533359721                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     63370973                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     63370978                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.600000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.060794                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.060794                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13635.858827                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 13635.848208                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1265735                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1265735                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      2586854                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2586854                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  38295384948                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  38295384948                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040821                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 14803.844727                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 14803.844727                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            3                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     13733108                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      13733111                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       359489                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       359489                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1683917064                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1683917064                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     14092597                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     14092600                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.025509                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.025509                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  4684.196356                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  4684.196356                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       359489                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       359489                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1564207227                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1564207227                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.025509                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025509                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4351.196356                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4351.196356                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data        94905                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        94905                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data        94905                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        94905                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.818011                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           76397270                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2586881                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            29.532580                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     16891902823698                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.007386                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.810625                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000014                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999630                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999645                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          350                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        622295513                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       622295513                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           19                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     31434411                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        31434430                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           19                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     31434411                       # number of overall hits
system.cpu3.icache.overall_hits::total       31434430                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          124                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           127                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          124                       # number of overall misses
system.cpu3.icache.overall_misses::total          127                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     11939715                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     11939715                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     11939715                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     11939715                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     31434535                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     31434557                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     31434535                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     31434557                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.136364                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.136364                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 96288.024194                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 94013.503937                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 96288.024194                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 94013.503937                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           22                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          102                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          102                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          102                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          102                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      9875781                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      9875781                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      9875781                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      9875781                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 96821.382353                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 96821.382353                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 96821.382353                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 96821.382353                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           19                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     31434411                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       31434430                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          124                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          127                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     11939715                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     11939715                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     31434535                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     31434557                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 96288.024194                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 94013.503937                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          102                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      9875781                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      9875781                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 96821.382353                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 96821.382353                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          104.754057                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           31434535                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              105                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         299376.523810                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   101.754057                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.198738                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.204598                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        251476561                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       251476561                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        2586963                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      1171805                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      2594826                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq       359466                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp       359466                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq            23                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      2586963                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          210                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      8479063                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            8479273                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         6720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    331088000                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           331094720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1180262                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               75536768                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       4126714                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001922                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.043797                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             4118783     99.81%     99.81% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                7931      0.19%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         4126714                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      3564949149                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           6.8                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         101898                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     2703993300                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1412466                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1412466                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1412466                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1412466                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          102                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1174412                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1174520                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          102                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1174412                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1174520                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst      9806517                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  31043378880                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  31053185397                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst      9806517                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  31043378880                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  31053185397                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          102                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      2586878                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      2586986                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          102                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      2586878                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      2586986                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.453988                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.454011                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.453988                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.454011                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 96142.323529                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 26433.124730                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 26439.043522                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 96142.323529                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 26433.124730                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 26439.043522                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1180262                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1180262                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          102                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1174412                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1174514                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          102                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1174412                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1174514                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst      9772551                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  30652299684                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  30662072235                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst      9772551                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  30652299684                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  30662072235                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.453988                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.454009                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.453988                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.454009                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 95809.323529                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 26100.124730                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 26106.178585                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 95809.323529                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 26100.124730                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 26106.178585                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1180262                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       808072                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       808072                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       808072                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       808072                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1778297                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1778297                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1778297                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1778297                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data       359466                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       359466                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data       359466                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       359466                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data           18                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total           18                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data            5                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total            5                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data       496836                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total       496836                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data           23                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.217391                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.217391                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 99367.200000                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 99367.200000                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       495171                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total       495171                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 99034.200000                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 99034.200000                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1412448                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1412448                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      1174407                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      1174515                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      9806517                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  31042882044                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  31052688561                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      2586855                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      2586963                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.453990                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.454013                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 96142.323529                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 26432.814215                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 26438.733061                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      1174407                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      1174509                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      9772551                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  30651804513                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  30661577064                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.453990                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.454011                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 95809.323529                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 26099.814215                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26105.868124                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2065.182859                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           5532821                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1182330                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.679591                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    16891902823032                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    45.508371                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.007257                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.063144                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    10.305426                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2009.298660                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.011110                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000002                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000015                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.002516                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.490551                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.504195                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2068                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          349                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1617                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.504883                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        89707466                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       89707466                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 16891902833355                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  52367440140                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             4688367                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       1465611                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       3227458                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            466469                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                 20                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp                20                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        4688367                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      3504894                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3522942                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3507198                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3521371                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                14056405                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    149495424                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    150265536                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    149593728                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    150198464                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                599553152                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            479907                       # Total snoops (count)
system.l3bus.snoopTraffic                      860032                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            5168315                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  5168315    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              5168315                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           4677898029                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                8.9                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           781871615                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.5                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           785635603                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.5                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           782236057                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.5                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           785258057                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.5                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      1031643                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      1037668                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      1032361                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      1037177                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             4138849                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      1031643                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      1037668                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      1032361                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      1037177                       # number of overall hits
system.l3cache.overall_hits::total            4138849                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          103                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       137276                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          102                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       137267                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          103                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       137326                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          102                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       137235                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            549538                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          103                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       137276                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          102                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       137267                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          103                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       137326                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          102                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       137235                       # number of overall misses
system.l3cache.overall_misses::total           549538                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      8528796                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  11349205767                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      8876781                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  11326708619                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      9350307                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  11343624687                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst      9363960                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  11330792199                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  45386451116                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      8528796                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  11349205767                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      8876781                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  11326708619                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      9350307                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  11343624687                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst      9363960                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  11330792199                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  45386451116                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          103                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1168919                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          102                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1174935                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          103                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1169687                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          102                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1174412                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         4688387                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          103                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1168919                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          102                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1174935                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          103                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1169687                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          102                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1174412                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        4688387                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.117438                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.116829                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.117404                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.116854                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.117213                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.117438                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.116829                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.117404                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.116854                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.117213                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 82803.844660                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 82674.362358                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 87027.264706                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 82515.889609                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 90779.679612                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 82603.619759                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 91803.529412                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 82564.886501                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 82590.195976                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 82803.844660                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 82674.362358                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 87027.264706                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 82515.889609                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 90779.679612                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 82603.619759                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 91803.529412                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 82564.886501                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 82590.195976                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          13438                       # number of writebacks
system.l3cache.writebacks::total                13438                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          103                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       137276                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          102                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       137267                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          103                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       137326                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          102                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       137235                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       549514                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          103                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       137276                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          102                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       137267                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          103                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       137326                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          102                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       137235                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       549514                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      7842816                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  10434947607                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      8197461                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  10412510399                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      8664327                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  10429033527                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst      8684640                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  10416807099                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  41726687876                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      7842816                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  10434947607                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      8197461                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  10412510399                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      8664327                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  10429033527                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst      8684640                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  10416807099                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  41726687876                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.117438                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.116829                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.117404                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.116854                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.117207                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.117438                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.116829                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.117404                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.116854                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.117207                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 76143.844660                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 76014.362358                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 80367.264706                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 75855.889609                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 84119.679612                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 75943.619759                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 85143.529412                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 75904.886501                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 75933.803099                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 76143.844660                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 76014.362358                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 80367.264706                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 75855.889609                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 84119.679612                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 75943.619759                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 85143.529412                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 75904.886501                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 75933.803099                       # average overall mshr miss latency
system.l3cache.replacements                    479907                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1452173                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1452173                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1452173                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1452173                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      3227458                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      3227458                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      3227458                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      3227458                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_misses::.switch_cpus0.data            5                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data            5                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data            5                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data            5                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total             20                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data       375624                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data       370629                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data       394605                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data       475191                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total      1616049                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total           20                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 75124.800000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 74125.800000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data        78921                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 95038.200000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 80802.450000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total           20                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data       342324                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data       337329                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       361305                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data       441891                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total      1482849                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 68464.800000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 67465.800000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data        72261                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 88378.200000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 74142.450000                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      1031643                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      1037668                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      1032361                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      1037177                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      4138849                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          103                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       137271                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          102                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       137262                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       137321                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       137230                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       549518                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      8528796                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  11348830143                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      8876781                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  11326337990                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      9350307                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  11343230082                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      9363960                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  11330317008                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  45384835067                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      1168914                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      1174930                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          103                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      1169682                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      1174407                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      4688367                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.117435                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.116826                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.117400                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.116850                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.117209                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 82803.844660                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 82674.637345                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 87027.264706                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 82516.195232                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 90779.679612                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 82603.753847                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 91803.529412                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 82564.432034                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 82590.261041                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          103                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       137271                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          102                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       137262                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          103                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       137321                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          102                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       137230                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       549494                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      7842816                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  10434605283                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      8197461                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  10412173070                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      8664327                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10428672222                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      8684640                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  10416365208                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  41725205027                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.117435                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.116826                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.117400                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.116850                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.117204                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 76143.844660                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 76014.637345                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 80367.264706                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 75856.195232                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 84119.679612                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 75943.753847                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 85143.529412                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 75904.432034                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 75933.868299                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            59175.383389                       # Cycle average of tags in use
system.l3cache.tags.total_refs                8818480                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              4679631                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.884439                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16891997483943                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 59175.383389                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.902945                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.902945                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        60875                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         1515                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2755                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         9124                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        47481                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.928879                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            154567919                       # Number of tag accesses
system.l3cache.tags.data_accesses           154567919                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     13438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    137218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    137209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    137269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    137179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005752719206                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          779                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          779                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1119052                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12674                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      549514                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13438                       # Number of write requests accepted
system.mem_ctrls.readBursts                    549514                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13438                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    229                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      51.12                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                549514                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13438                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  365579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  116136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   40777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          779                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     696.997433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    350.101907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2814.286198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          740     94.99%     94.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           29      3.72%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.51%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.13%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.13%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            2      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            1      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::71680-73727            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           779                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.174583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.137532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.132743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              351     45.06%     45.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               21      2.70%     47.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              337     43.26%     91.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               62      7.96%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.77%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           779                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   14656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                35168896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               860032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    671.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   52367246334                       # Total gap between requests
system.mem_ctrls.avgGap                      93022.58                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         6592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      8781952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         6528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      8781376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         6592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      8785216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         6528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      8779456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       856256                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 125879.719172878264                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 167698672.868582606316                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 124657.585977025083                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 167687673.669819951057                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 125879.719172878264                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 167761001.661571115255                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 124657.585977025083                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 167651009.673944354057                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 16350920.027319788933                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          103                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       137276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          102                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       137267                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          103                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       137326                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          102                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       137235                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        13438                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      3982113                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   5291871564                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      4375700                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   5270074559                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      4805103                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   5284216077                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      4862899                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   5275650181                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2582283020959                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     38661.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     38549.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     42899.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     38392.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     46651.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     38479.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     47675.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     38442.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 192162748.99                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses            88200                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              10044                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      277                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  10972                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           29                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            2                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         6592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      8785664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         6528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      8785088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         6592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      8788864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         6528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      8783040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      35170432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         6592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         6528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         6592                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         6528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        27008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       860032                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       860032                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          103                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       137276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       137267                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          103                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       137326                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       137235                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         549538                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        13438                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         13438                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         3666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         3666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         3666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         3666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         3666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       125880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    167769557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       124658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    167758557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       125880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    167830663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       124658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    167719449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        671608632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         3666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       125880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       124658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       125880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       124658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       515740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     16423026                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        16423026                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     16423026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         3666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         3666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         3666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         3666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         3666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       125880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    167769557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       124658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    167758557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       125880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    167830663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       124658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    167719449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       688031658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               549285                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               13379                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17172                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17105                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17089                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        16989                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        16860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16863                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        16940                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        17031                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16975                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        16971                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        17220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        17250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        17416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        17408                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        17188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        17172                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        17263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        17298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        17203                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        17202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        17336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        17339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        17446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        17441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        17119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        17121                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          467                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          468                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          599                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          444                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          236                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             11531744976                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1830217620                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        21139838196                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                20994.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38486.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              467141                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               7238                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.05                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           54.10                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        88281                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   407.896784                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   265.623603                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   325.366798                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        21588     24.45%     24.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        15539     17.60%     42.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6913      7.83%     49.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8502      9.63%     59.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        12280     13.91%     73.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         7795      8.83%     82.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3548      4.02%     86.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         2542      2.88%     89.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         9574     10.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        88281                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              35154240                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             856256                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              671.299432                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               16.350920                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.58                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    275339020.319975                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    366043112.164818                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2310466723.488033                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  50284917.984000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 18669348904.143742                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 43960758971.878311                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 407657351.807885                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  66039899001.787300                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1261.086763                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    237037238                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4716600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  47413802902                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             549518                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13438                       # Transaction distribution
system.membus.trans_dist::CleanEvict           466469                       # Transaction distribution
system.membus.trans_dist::ReadExReq                20                       # Transaction distribution
system.membus.trans_dist::ReadExResp               20                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         549518                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1578983                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1578983                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1578983                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     36030464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     36030464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                36030464                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            549538                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  549538    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              549538                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           360696610                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          998269460                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       26955645                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     24238292                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       274978                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     11571242                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       11570834                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.996474                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         288560                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       795005                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       794836                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          169                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           15                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     31157006                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       274938                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    153231819                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.486183                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.218921                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     73279683     47.82%     47.82% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     20769994     13.55%     61.38% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      6057918      3.95%     65.33% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      6473706      4.22%     69.56% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      7790784      5.08%     74.64% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2592111      1.69%     76.33% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2568882      1.68%     78.01% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       471566      0.31%     78.32% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     33227175     21.68%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    153231819                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249918515                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     380962293                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           75213523                       # Number of memory references committed
system.switch_cpus0.commit.loads             61116783                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          24518038                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         213284286                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          230174056                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       283570                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass         1372      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    185419623     48.67%     48.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      1964196      0.52%     49.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      3403736      0.89%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      5132478      1.35%     51.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      1984990      0.52%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     42220134     11.08%     63.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     12174173      3.20%     66.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      2279489      0.60%     66.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     49205755     12.92%     79.74% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt      1962824      0.52%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     10726996      2.82%     83.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      3974096      1.04%     84.12% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     50389787     13.23%     97.34% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     10122644      2.66%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    380962293                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     33227175                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        10894644                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     91816357                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         32735978                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     21522107                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        275522                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     11542629                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           40                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     417145276                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          164                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           63888373                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           17185172                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                73144                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       273524                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             277017381                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           26955645                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12654230                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            156695528                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         551124                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         31444127                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes           63                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    157244614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     2.692804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.375272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        83721785     53.24%     53.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         6158767      3.92%     57.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6670137      4.24%     61.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         5654973      3.60%     65.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         7433094      4.73%     69.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         5223235      3.32%     73.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         2525453      1.61%     74.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         2893739      1.84%     76.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        36963431     23.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    157244614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.171409                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.761529                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           31444127                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             495151                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        3782999                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          584                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       3666615                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  52367450796                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        275522                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        18198862                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       57828989                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         46419824                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     34521411                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     415282031                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       233127                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      25415623                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       3262802                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents           489                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    436199383                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1085883008                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       344399923                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        429806583                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    400975557                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        35223683                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         93709551                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               532123943                       # The number of ROB reads
system.switch_cpus0.rob.writes              828251565                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249918515                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          380962293                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       26952101                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     24234861                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       274953                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     11569842                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       11569434                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.996474                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         288534                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       794945                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       794814                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          131                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           15                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     31158581                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts       274913                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    153230873                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.485826                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.218819                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     73289368     47.83%     47.83% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     20768828     13.55%     61.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      6056286      3.95%     65.34% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      6473141      4.22%     69.56% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      7789361      5.08%     74.64% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2592072      1.69%     76.34% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2568064      1.68%     78.01% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       471785      0.31%     78.32% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     33221968     21.68%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    153230873                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249880761                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     380905250                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           75202618                       # Number of memory references committed
system.switch_cpus1.commit.loads             61107616                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          24514306                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         213251969                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          230140036                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       283544                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         1372      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    185391935     48.67%     48.67% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      1963867      0.52%     49.19% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      3403424      0.89%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      5132010      1.35%     51.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      1984808      0.52%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     42213590     11.08%     63.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     12172318      3.20%     66.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      2279133      0.60%     66.83% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     49197680     12.92%     79.74% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt      1962495      0.52%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     10725567      2.82%     83.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      3973732      1.04%     84.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     50382049     13.23%     97.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     10121270      2.66%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    380905250                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     33221968                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        10893133                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     91824708                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         32727495                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     21522911                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        275548                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     11541015                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           40                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     417090349                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          164                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           63879454                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           17183145                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                73137                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    1                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       273445                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             276983844                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           26952101                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12652782                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            156694768                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         551176                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         31440655                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           61                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    157243801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.692496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.375205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        83730211     53.25%     53.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         6157784      3.92%     57.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6669164      4.24%     61.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         5653525      3.60%     65.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         7433104      4.73%     69.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         5222348      3.32%     73.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2524940      1.61%     74.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         2894003      1.84%     76.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        36958722     23.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    157243801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.171386                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.761316                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           31440655                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads             495139                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        3783488                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation          635                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       3666349                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  52367450796                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        275548                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        18198102                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       57818104                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         46409950                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     34542091                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     415226684                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       235303                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      25429836                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       3267517                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents          1125                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    436140917                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1085735699                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       344355409                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        429747260                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    400915200                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        35225637                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         93732775                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               532072736                       # The number of ROB reads
system.switch_cpus1.rob.writes              828140701                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249880761                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          380905250                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       26964717                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     24246171                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       275089                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     11575244                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       11574836                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.996475                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         288684                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       795342                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       795192                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          150                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           15                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     31170362                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       275049                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    153229721                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.487034                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.219139                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     73251255     47.80%     47.80% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     20776861     13.56%     61.36% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      6059738      3.95%     65.32% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      6475888      4.23%     69.55% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      7793365      5.09%     74.63% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      2593088      1.69%     76.32% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2569963      1.68%     78.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       471719      0.31%     78.31% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     33237844     21.69%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    153229721                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     381087464                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           75238953                       # Number of memory references committed
system.switch_cpus2.commit.loads             61136856                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          24525974                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         213353607                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          230250597                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       283694                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         1373      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    185480694     48.67%     48.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      1964779      0.52%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      3405224      0.89%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      5134714      1.35%     51.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      1985858      0.52%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     42233594     11.08%     63.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     12178075      3.20%     66.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      2280196      0.60%     66.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     49220598     12.92%     79.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt      1963406      0.52%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     10730863      2.82%     83.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      3975835      1.04%     84.12% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     50405993     13.23%     97.34% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     10126262      2.66%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    381087464                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     33237844                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        10897895                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     91793962                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         32747497                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     21529237                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        275636                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     11546604                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           40                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     417286292                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          164                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           63909633                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           17191952                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                73200                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       273664                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             277110905                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           26964717                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12658712                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            156694893                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         551352                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         31455132                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           63                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    157244233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.693727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.375483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        83697101     53.23%     53.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         6160171      3.92%     57.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         6672006      4.24%     61.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         5656572      3.60%     64.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         7436450      4.73%     69.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         5224850      3.32%     73.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         2526299      1.61%     74.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         2895049      1.84%     76.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        36975735     23.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    157244233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.171466                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.762124                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           31455132                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             495419                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        3784571                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          587                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       3668312                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  52367450796                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        275636                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        18205111                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       57794141                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         46435280                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     34534059                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     415422396                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       233088                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      25424598                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       3264131                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents           479                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    436346002                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1086247235                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       344519937                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        429946865                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    401106673                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        35239156                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         93741999                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               532249703                       # The number of ROB reads
system.switch_cpus2.rob.writes              828530355                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000001                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          381087464                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       26946496                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     24229562                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       274921                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     11567503                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       11567095                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.996473                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         288499                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       794860                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       794728                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          132                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           15                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     31154624                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       274881                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    153231937                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.485278                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.218682                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     73308004     47.84%     47.84% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     20764021     13.55%     61.39% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      6054979      3.95%     65.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      6471467      4.22%     69.57% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      7787547      5.08%     74.65% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2591603      1.69%     76.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2567759      1.68%     78.02% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       471587      0.31%     78.32% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     33214970     21.68%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    153231937                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249826925                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     380824006                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           75187161                       # Number of memory references committed
system.switch_cpus3.commit.loads             61094564                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          24508980                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         213205863                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          230091679                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       283510                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         1372      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    185352522     48.67%     48.67% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      1963393      0.52%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      3403016      0.89%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      5131398      1.35%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     51.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      1984570      0.52%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     51.95% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     42204228     11.08%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     12169664      3.20%     66.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      2278620      0.60%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     49186041     12.92%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.74% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt      1962021      0.52%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     10723567      2.82%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      3973256      1.04%     84.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     50370997     13.23%     97.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     10119341      2.66%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    380824006                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     33214970                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        10890846                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     91838527                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         32721265                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     21518201                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        275517                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     11538671                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           40                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     417004724                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          164                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           63866069                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           17180495                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                73127                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    1                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       273394                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             276926764                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           26946496                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12650322                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            156695411                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         551114                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         31434535                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           61                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    157244362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     2.691938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.375079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        83745727     53.26%     53.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         6156636      3.92%     57.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         6667861      4.24%     61.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         5652349      3.59%     65.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         7431575      4.73%     69.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         5220913      3.32%     73.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         2524528      1.61%     74.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         2893609      1.84%     76.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        36951164     23.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    157244362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.171350                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.760953                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           31434535                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16944270273495                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             495094                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        3782970                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          636                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       3666031                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  52367450796                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        275517                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        18193833                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       57837398                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         46401005                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     34536603                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     415141224                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       234105                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      25424013                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       3270046                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          1104                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    436050483                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1085509592                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       344287657                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        429654501                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    400829165                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        35221305                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         93710924                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               531995597                       # The number of ROB reads
system.switch_cpus3.rob.writes              827969856                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249826925                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          380824006                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
