// Seed: 3434569191
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  function id_7;
    input id_8;
    output id_9 = 1;
    logic [7:0][-1 : 1] id_10;
    id_5 = -1;
  endfunction
  initial id_5 <= 1;
  assign id_5 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = !id_5 - id_4;
  wire id_6;
  assign {1, id_5} = id_4;
  bit id_7 = id_5;
  logic [7:0] id_8;
  logic [7:0] id_9, id_10;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_7,
      id_6
  );
  always_latch id_7 <= id_4;
  assign id_8[1'd0] = id_10[-1];
endmodule
