armv8_cortex_a53/br_immed_retired/0x0D
armv8_cortex_a53/br_mis_pred/0x10
armv8_cortex_a53/br_pred/0x12
armv8_cortex_a53/bus_access/0x19
armv8_cortex_a53/bus_cycles/0x1D
armv8_cortex_a53/cid_write_retired/0x0B
armv8_cortex_a53/cpu_cycles/0x1D
armv8_cortex_a53/exc_return/0x0A
armv8_cortex_a53/exc_taken/0x09
armv8_cortex_a53/inst_retired/0x08
armv8_cortex_a53/l1d_cache/0x04
armv8_cortex_a53/l1d_cache_refill/0x03
armv8_cortex_a53/l1d_cache_wb/0x15
armv8_cortex_a53/l1d_tlb_refill/0x05
armv8_cortex_a53/l1i_cache/0x14
armv8_cortex_a53/l1i_cache_refill/0x01
armv8_cortex_a53/l1i_tlb_refill/0x02
armv8_cortex_a53/l2d_cache/0x16
armv8_cortex_a53/l2d_cache_refill/0x17
armv8_cortex_a53/l2d_cache_wb/0x18
armv8_cortex_a53/ld_retired/0x06
armv8_cortex_a53/mem_access/0x13
armv8_cortex_a53/memory_error/0x1A
armv8_cortex_a53/pc_write_retired/0x0C
armv8_cortex_a53/st_retired/0x07
armv8_cortex_a53/sw_incr/0x00
armv8_cortex_a53/unaligned_ldst_retired/0x0F
# https://developer.arm.com/documentation/ddi0500/j/Performance-Monitor-Unit/AArch64-PMU-register-descriptions/Performance-Monitors-Common-Event-Identification-Register-0?lang=en