

================================================================
== Vitis HLS Report for 'encode'
================================================================
* Date:           Sun Jun 23 07:23:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        adpcm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.871 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       97|       97|  0.485 us|  0.485 us|   85|   85|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 85, depth = 98


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 98
* Pipeline : 1
  Pipeline-0 : II = 85, D = 98, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.87>
ST_1 : Operation 99 [2/2] (2.32ns)   --->   "%tqmf_load_11 = load i32 11" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 99 'load' 'tqmf_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 100 [2/2] (2.32ns)   --->   "%tqmf_load_14 = load i32 14" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 100 'load' 'tqmf_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 101 [2/2] (2.32ns)   --->   "%delay_dltx_load_2 = load i16 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 101 'load' 'delay_dltx_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_1 : Operation 102 [2/2] (2.32ns)   --->   "%delay_bph_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 102 'load' 'delay_bph_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 103 [2/2] (2.32ns)   --->   "%delay_dhx_load = load i14 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 103 'load' 'delay_dhx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_1 : Operation 104 [2/2] (2.32ns)   --->   "%delay_bph_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 104 'load' 'delay_bph_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 105 [2/2] (2.32ns)   --->   "%delay_dhx_load_2 = load i14 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 105 'load' 'delay_dhx_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%rh1_load = load i31 %rh1" [benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 106 'load' 'rh1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%ah1_load = load i16 %ah1" [benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 107 'load' 'ah1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%rh2_load = load i31 %rh2" [benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 108 'load' 'rh2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%ah2_load = load i15 %ah2" [benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 109 'load' 'ah2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%pl_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rh1_load, i1 0" [benchmarks/chstone/adpcm/src/adpcm.c:601->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 110 'bitconcatenate' 'pl_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln600_3 = sext i32 %pl_2" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 111 'sext' 'sext_ln600_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln600_4 = sext i16 %ah1_load" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 112 'sext' 'sext_ln600_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [5/5] (3.87ns)   --->   "%mul_ln600_1 = mul i47 %sext_ln600_4, i47 %sext_ln600_3" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 113 'mul' 'mul_ln600_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%pl2_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rh2_load, i1 0" [benchmarks/chstone/adpcm/src/adpcm.c:603->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 114 'bitconcatenate' 'pl2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln600_5 = sext i32 %pl2_1" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 115 'sext' 'sext_ln600_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln604_3 = sext i15 %ah2_load" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 116 'sext' 'sext_ln604_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [5/5] (3.87ns)   --->   "%mul_ln604_1 = mul i47 %sext_ln604_3, i47 %sext_ln600_5" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 117 'mul' 'mul_ln604_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%deth_load = load i15 %deth" [benchmarks/chstone/adpcm/src/adpcm.c:359]   --->   Operation 118 'load' 'deth_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln359_1 = zext i15 %deth_load" [benchmarks/chstone/adpcm/src/adpcm.c:359]   --->   Operation 119 'zext' 'zext_ln359_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [2/2] (3.34ns)   --->   "%mul_ln359 = mul i25 %zext_ln359_1, i25 564" [benchmarks/chstone/adpcm/src/adpcm.c:359]   --->   Operation 120 'mul' 'mul_ln359' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln391 = store i31 %rh1_load, i31 %rh2" [benchmarks/chstone/adpcm/src/adpcm.c:391]   --->   Operation 121 'store' 'store_ln391' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.87>
ST_2 : Operation 122 [1/2] (2.32ns)   --->   "%tqmf_load_11 = load i32 11" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 122 'load' 'tqmf_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 123 [1/2] (2.32ns)   --->   "%tqmf_load_14 = load i32 14" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 123 'load' 'tqmf_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 124 [2/2] (2.32ns)   --->   "%tqmf_load_15 = load i32 15" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 124 'load' 'tqmf_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 125 [2/2] (2.32ns)   --->   "%tqmf_load_21 = load i32 21" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 125 'load' 'tqmf_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 126 [2/2] (2.32ns)   --->   "%delay_dltx_load = load i16 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 126 'load' 'delay_dltx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 127 [1/2] (2.32ns)   --->   "%delay_dltx_load_2 = load i16 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 127 'load' 'delay_dltx_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 128 [2/2] (2.32ns)   --->   "%delay_dltx_load_4 = load i16 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 128 'load' 'delay_dltx_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 129 [1/2] (2.32ns)   --->   "%delay_bph_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 129 'load' 'delay_bph_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 130 [1/2] (2.32ns)   --->   "%delay_dhx_load = load i14 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 130 'load' 'delay_dhx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 131 [1/2] (2.32ns)   --->   "%delay_bph_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 131 'load' 'delay_bph_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 132 [1/2] (2.32ns)   --->   "%delay_dhx_load_2 = load i14 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 132 'load' 'delay_dhx_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 133 [2/2] (2.32ns)   --->   "%delay_bph_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 133 'load' 'delay_bph_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 134 [2/2] (2.32ns)   --->   "%delay_dhx_load_4 = load i14 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 134 'load' 'delay_dhx_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 135 [2/2] (2.32ns)   --->   "%delay_bph_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 135 'load' 'delay_bph_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 136 [2/2] (2.32ns)   --->   "%delay_dhx_load_5 = load i14 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 136 'load' 'delay_dhx_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 137 [4/5] (3.87ns)   --->   "%mul_ln600_1 = mul i47 %sext_ln600_4, i47 %sext_ln600_3" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 137 'mul' 'mul_ln600_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [4/5] (3.87ns)   --->   "%mul_ln604_1 = mul i47 %sext_ln604_3, i47 %sext_ln600_5" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 138 'mul' 'mul_ln604_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/2] (3.34ns)   --->   "%mul_ln359 = mul i25 %zext_ln359_1, i25 564" [benchmarks/chstone/adpcm/src/adpcm.c:359]   --->   Operation 139 'mul' 'mul_ln359' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.87>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln267_7 = sext i32 %tqmf_load_11" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 140 'sext' 'sext_ln267_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [5/5] (3.87ns)   --->   "%mul_ln267_4 = mul i47 %sext_ln267_7, i47 15504" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 141 'mul' 'mul_ln267_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [2/2] (2.32ns)   --->   "%tqmf_load_12 = load i32 12" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 142 'load' 'tqmf_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 143 [2/2] (2.32ns)   --->   "%tqmf_load_13 = load i32 13" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 143 'load' 'tqmf_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln266_8 = sext i32 %tqmf_load_14" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 144 'sext' 'sext_ln266_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [5/5] (3.87ns)   --->   "%mul_ln266_3 = mul i45 %sext_ln266_8, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 145 'mul' 'mul_ln266_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/2] (2.32ns)   --->   "%tqmf_load_15 = load i32 15" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 146 'load' 'tqmf_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 147 [1/2] (2.32ns)   --->   "%tqmf_load_21 = load i32 21" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 147 'load' 'tqmf_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 148 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load_11, i32 13" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 148 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 149 [1/2] (2.32ns)   --->   "%delay_dltx_load = load i16 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 149 'load' 'delay_dltx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 150 [2/2] (2.32ns)   --->   "%delay_dltx_load_1 = load i16 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 150 'load' 'delay_dltx_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 151 [1/2] (2.32ns)   --->   "%delay_dltx_load_4 = load i16 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 151 'load' 'delay_dltx_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 152 [2/2] (2.32ns)   --->   "%delay_dltx_load_5 = load i16 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 152 'load' 'delay_dltx_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln587_5 = sext i32 %delay_bph_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 153 'sext' 'sext_ln587_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln587_7 = sext i14 %delay_dhx_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 154 'sext' 'sext_ln587_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [5/5] (3.87ns)   --->   "%zl_2 = mul i46 %sext_ln587_7, i46 %sext_ln587_5" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 155 'mul' 'zl_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [2/2] (2.32ns)   --->   "%delay_bph_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 156 'load' 'delay_bph_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 157 [2/2] (2.32ns)   --->   "%delay_dhx_load_1 = load i14 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 157 'load' 'delay_dhx_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln589_24 = sext i32 %delay_bph_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 158 'sext' 'sext_ln589_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln589_25 = sext i32 %delay_bph_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 159 'sext' 'sext_ln589_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln589_27 = sext i14 %delay_dhx_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 160 'sext' 'sext_ln589_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [5/5] (3.87ns)   --->   "%mul_ln589_6 = mul i46 %sext_ln589_27, i46 %sext_ln589_25" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 161 'mul' 'mul_ln589_6' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [2/2] (2.32ns)   --->   "%delay_bph_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 162 'load' 'delay_bph_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 163 [2/2] (2.32ns)   --->   "%delay_dhx_load_3 = load i14 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 163 'load' 'delay_dhx_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 164 [1/2] (2.32ns)   --->   "%delay_bph_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 164 'load' 'delay_bph_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 165 [1/2] (2.32ns)   --->   "%delay_dhx_load_4 = load i14 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 165 'load' 'delay_dhx_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 166 [1/2] (2.32ns)   --->   "%delay_bph_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 166 'load' 'delay_bph_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 167 [1/2] (2.32ns)   --->   "%delay_dhx_load_5 = load i14 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 167 'load' 'delay_dhx_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 168 [3/5] (3.87ns)   --->   "%mul_ln600_1 = mul i47 %sext_ln600_4, i47 %sext_ln600_3" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 168 'mul' 'mul_ln600_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [3/5] (3.87ns)   --->   "%mul_ln604_1 = mul i47 %sext_ln604_3, i47 %sext_ln600_5" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 169 'mul' 'mul_ln604_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%shl_ln672_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load_2, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 170 'bitconcatenate' 'shl_ln672_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (2.87ns)   --->   "%sub_ln672_8 = sub i40 %shl_ln672_8, i40 %sext_ln589_24" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 171 'sub' 'sub_ln672_8' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%wd3_10 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_8, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 172 'partselect' 'wd3_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (2.32ns)   --->   "%store_ln690 = store i14 %delay_dhx_load_2, i14 3" [benchmarks/chstone/adpcm/src/adpcm.c:690->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 173 'store' 'store_ln690' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_3 : Operation 174 [1/1] (2.32ns)   --->   "%store_ln692 = store i14 %delay_dhx_load, i14 1" [benchmarks/chstone/adpcm/src/adpcm.c:692->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 174 'store' 'store_ln692' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>

State 4 <SV = 3> <Delay = 3.87>
ST_4 : Operation 175 [2/2] (2.32ns)   --->   "%tqmf_load_8 = load i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 175 'load' 'tqmf_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 176 [2/2] (2.32ns)   --->   "%tqmf_load_9 = load i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 176 'load' 'tqmf_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 177 [4/5] (3.87ns)   --->   "%mul_ln267_4 = mul i47 %sext_ln267_7, i47 15504" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 177 'mul' 'mul_ln267_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/2] (2.32ns)   --->   "%tqmf_load_12 = load i32 12" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 178 'load' 'tqmf_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 179 [1/2] (2.32ns)   --->   "%tqmf_load_13 = load i32 13" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 179 'load' 'tqmf_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 180 [4/5] (3.87ns)   --->   "%mul_ln266_3 = mul i45 %sext_ln266_8, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 180 'mul' 'mul_ln266_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln267_10 = sext i32 %tqmf_load_15" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 181 'sext' 'sext_ln267_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [5/5] (3.87ns)   --->   "%mul_ln267_6 = mul i43 %sext_ln267_10, i43 8796093021368" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 182 'mul' 'mul_ln267_6' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/2] (2.32ns)   --->   "%delay_dltx_load_1 = load i16 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 183 'load' 'delay_dltx_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 184 [2/2] (2.32ns)   --->   "%delay_dltx_load_3 = load i16 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 184 'load' 'delay_dltx_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 185 [1/2] (2.32ns)   --->   "%delay_dltx_load_5 = load i16 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 185 'load' 'delay_dltx_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%detl_load = load i15 %detl" [benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 186 'load' 'detl_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln620_7 = zext i15 %detl_load" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 187 'zext' 'zext_ln620_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [2/2] (3.34ns)   --->   "%mul_ln620 = mul i24 %zext_ln620_7, i24 280" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 188 'mul' 'mul_ln620' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln688 = store i16 %delay_dltx_load_4, i16 5" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 189 'store' 'store_ln688' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 190 [1/1] (2.32ns)   --->   "%store_ln690 = store i16 %delay_dltx_load_2, i16 3" [benchmarks/chstone/adpcm/src/adpcm.c:690->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 190 'store' 'store_ln690' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 191 [4/5] (3.87ns)   --->   "%zl_2 = mul i46 %sext_ln587_7, i46 %sext_ln587_5" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 191 'mul' 'zl_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/2] (2.32ns)   --->   "%delay_bph_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 192 'load' 'delay_bph_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 193 [1/2] (2.32ns)   --->   "%delay_dhx_load_1 = load i14 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 193 'load' 'delay_dhx_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_4 : Operation 194 [4/5] (3.87ns)   --->   "%mul_ln589_6 = mul i46 %sext_ln589_27, i46 %sext_ln589_25" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 194 'mul' 'mul_ln589_6' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/2] (2.32ns)   --->   "%delay_bph_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 195 'load' 'delay_bph_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 196 [1/2] (2.32ns)   --->   "%delay_dhx_load_3 = load i14 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 196 'load' 'delay_dhx_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln589_32 = sext i32 %delay_bph_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 197 'sext' 'sext_ln589_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln589_33 = sext i32 %delay_bph_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 198 'sext' 'sext_ln589_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln589_35 = sext i14 %delay_dhx_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 199 'sext' 'sext_ln589_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [5/5] (3.87ns)   --->   "%mul_ln589_8 = mul i46 %sext_ln589_35, i46 %sext_ln589_33" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 200 'mul' 'mul_ln589_8' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln589_37 = sext i32 %delay_bph_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 201 'sext' 'sext_ln589_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln589_39 = sext i14 %delay_dhx_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 202 'sext' 'sext_ln589_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [5/5] (3.87ns)   --->   "%mul_ln589_9 = mul i46 %sext_ln589_39, i46 %sext_ln589_37" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 203 'mul' 'mul_ln589_9' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [2/5] (3.87ns)   --->   "%mul_ln600_1 = mul i47 %sext_ln600_4, i47 %sext_ln600_3" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 204 'mul' 'mul_ln600_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [2/5] (3.87ns)   --->   "%mul_ln604_1 = mul i47 %sext_ln604_3, i47 %sext_ln600_5" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 205 'mul' 'mul_ln604_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln672_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load_4, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 206 'bitconcatenate' 'shl_ln672_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (2.87ns)   --->   "%sub_ln672_10 = sub i40 %shl_ln672_s, i40 %sext_ln589_32" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 207 'sub' 'sub_ln672_10' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%wd3_12 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_10, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 208 'partselect' 'wd3_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (2.32ns)   --->   "%store_ln688 = store i14 %delay_dhx_load_4, i14 5" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 209 'store' 'store_ln688' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>

State 5 <SV = 4> <Delay = 3.87>
ST_5 : Operation 210 [2/2] (2.32ns)   --->   "%tqmf_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 210 'load' 'tqmf_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 211 [2/2] (2.32ns)   --->   "%tqmf_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 211 'load' 'tqmf_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 212 [1/2] (2.32ns)   --->   "%tqmf_load_8 = load i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 212 'load' 'tqmf_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 213 [1/2] (2.32ns)   --->   "%tqmf_load_9 = load i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 213 'load' 'tqmf_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_5 : Operation 214 [3/5] (3.87ns)   --->   "%mul_ln267_4 = mul i47 %sext_ln267_7, i47 15504" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 214 'mul' 'mul_ln267_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln266_7 = sext i32 %tqmf_load_12" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 215 'sext' 'sext_ln266_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [5/5] (3.87ns)   --->   "%mul_ln266_2 = mul i47 %sext_ln266_7, i47 15504" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 216 'mul' 'mul_ln266_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln267_8 = sext i32 %tqmf_load_13" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 217 'sext' 'sext_ln267_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [5/5] (3.87ns)   --->   "%mul_ln267_5 = mul i45 %sext_ln267_8, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 218 'mul' 'mul_ln267_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [3/5] (3.87ns)   --->   "%mul_ln266_3 = mul i45 %sext_ln266_8, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 219 'mul' 'mul_ln266_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [4/5] (3.87ns)   --->   "%mul_ln267_6 = mul i43 %sext_ln267_10, i43 8796093021368" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 220 'mul' 'mul_ln267_6' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 221 [1/2] (2.32ns)   --->   "%delay_dltx_load_3 = load i16 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 221 'load' 'delay_dltx_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 222 [1/2] (3.34ns)   --->   "%mul_ln620 = mul i24 %zext_ln620_7, i24 280" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 222 'mul' 'mul_ln620' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%decis = partselect i9 @_ssdm_op_PartSelect.i9.i24.i32.i32, i24 %mul_ln620, i32 15, i32 23" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 223 'partselect' 'decis' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (2.32ns)   --->   "%store_ln691 = store i16 %delay_dltx_load_1, i16 2" [benchmarks/chstone/adpcm/src/adpcm.c:691->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 224 'store' 'store_ln691' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 225 [1/1] (2.32ns)   --->   "%store_ln692 = store i16 %delay_dltx_load, i16 1" [benchmarks/chstone/adpcm/src/adpcm.c:692->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 225 'store' 'store_ln692' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 226 [3/5] (3.87ns)   --->   "%zl_2 = mul i46 %sext_ln587_7, i46 %sext_ln587_5" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 226 'mul' 'zl_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln589_21 = sext i32 %delay_bph_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 227 'sext' 'sext_ln589_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln589_23 = sext i14 %delay_dhx_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 228 'sext' 'sext_ln589_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [5/5] (3.87ns)   --->   "%mul_ln589_5 = mul i46 %sext_ln589_23, i46 %sext_ln589_21" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 229 'mul' 'mul_ln589_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [3/5] (3.87ns)   --->   "%mul_ln589_6 = mul i46 %sext_ln589_27, i46 %sext_ln589_25" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 230 'mul' 'mul_ln589_6' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln589_28 = sext i32 %delay_bph_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 231 'sext' 'sext_ln589_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln589_29 = sext i32 %delay_bph_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 232 'sext' 'sext_ln589_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln589_31 = sext i14 %delay_dhx_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 233 'sext' 'sext_ln589_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [5/5] (3.87ns)   --->   "%mul_ln589_7 = mul i46 %sext_ln589_31, i46 %sext_ln589_29" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 234 'mul' 'mul_ln589_7' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [4/5] (3.87ns)   --->   "%mul_ln589_8 = mul i46 %sext_ln589_35, i46 %sext_ln589_33" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 235 'mul' 'mul_ln589_8' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [4/5] (3.87ns)   --->   "%mul_ln589_9 = mul i46 %sext_ln589_39, i46 %sext_ln589_37" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 236 'mul' 'mul_ln589_9' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/5] (3.87ns)   --->   "%mul_ln600_1 = mul i47 %sext_ln600_4, i47 %sext_ln600_3" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 237 'mul' 'mul_ln600_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/5] (3.87ns)   --->   "%mul_ln604_1 = mul i47 %sext_ln604_3, i47 %sext_ln600_5" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 238 'mul' 'mul_ln604_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln672_9 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load_3, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 239 'bitconcatenate' 'shl_ln672_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (2.87ns)   --->   "%sub_ln672_9 = sub i40 %shl_ln672_9, i40 %sext_ln589_28" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 240 'sub' 'sub_ln672_9' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%wd3_11 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_9, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 241 'partselect' 'wd3_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (2.32ns)   --->   "%store_ln689 = store i14 %delay_dhx_load_3, i14 4" [benchmarks/chstone/adpcm/src/adpcm.c:689->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 242 'store' 'store_ln689' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_5 : Operation 243 [1/1] (2.32ns)   --->   "%store_ln691 = store i14 %delay_dhx_load_1, i14 2" [benchmarks/chstone/adpcm/src/adpcm.c:691->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 243 'store' 'store_ln691' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>

State 6 <SV = 5> <Delay = 3.87>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%xin1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xin1" [benchmarks/chstone/adpcm/src/adpcm.c:250]   --->   Operation 244 'read' 'xin1_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [2/2] (2.32ns)   --->   "%tqmf_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:262]   --->   Operation 245 'load' 'tqmf_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 246 [1/2] (2.32ns)   --->   "%tqmf_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 246 'load' 'tqmf_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 247 [1/2] (2.32ns)   --->   "%tqmf_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 247 'load' 'tqmf_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 248 [2/2] (2.32ns)   --->   "%tqmf_load_7 = load i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 248 'load' 'tqmf_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln267_6 = sext i32 %tqmf_load_8" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 249 'sext' 'sext_ln267_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 250 [5/5] (3.87ns)   --->   "%mul_ln267_3 = mul i42 %sext_ln267_6, i42 4398046510264" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 250 'mul' 'mul_ln267_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln266_5 = sext i32 %tqmf_load_9" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 251 'sext' 'sext_ln266_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [5/5] (3.87ns)   --->   "%mul_ln266 = mul i44 %sext_ln266_5, i44 17592186041196" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 252 'mul' 'mul_ln266' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [2/5] (3.87ns)   --->   "%mul_ln267_4 = mul i47 %sext_ln267_7, i47 15504" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 253 'mul' 'mul_ln267_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 254 [4/5] (3.87ns)   --->   "%mul_ln266_2 = mul i47 %sext_ln266_7, i47 15504" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 254 'mul' 'mul_ln266_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 255 [4/5] (3.87ns)   --->   "%mul_ln267_5 = mul i45 %sext_ln267_8, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 255 'mul' 'mul_ln267_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 256 [2/5] (3.87ns)   --->   "%mul_ln266_3 = mul i45 %sext_ln266_8, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 256 'mul' 'mul_ln266_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [3/5] (3.87ns)   --->   "%mul_ln267_6 = mul i43 %sext_ln267_10, i43 8796093021368" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 257 'mul' 'mul_ln267_6' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (2.32ns)   --->   "%store_ln277 = store i32 %xin1_read, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:277]   --->   Operation 258 'store' 'store_ln277' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_6 : Operation 259 [1/1] (2.32ns)   --->   "%store_ln689 = store i16 %delay_dltx_load_3, i16 4" [benchmarks/chstone/adpcm/src/adpcm.c:689->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 259 'store' 'store_ln689' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_6 : Operation 260 [2/5] (3.87ns)   --->   "%zl_2 = mul i46 %sext_ln587_7, i46 %sext_ln587_5" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 260 'mul' 'zl_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [4/5] (3.87ns)   --->   "%mul_ln589_5 = mul i46 %sext_ln589_23, i46 %sext_ln589_21" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 261 'mul' 'mul_ln589_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [2/5] (3.87ns)   --->   "%mul_ln589_6 = mul i46 %sext_ln589_27, i46 %sext_ln589_25" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 262 'mul' 'mul_ln589_6' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [4/5] (3.87ns)   --->   "%mul_ln589_7 = mul i46 %sext_ln589_31, i46 %sext_ln589_29" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 263 'mul' 'mul_ln589_7' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 264 [3/5] (3.87ns)   --->   "%mul_ln589_8 = mul i46 %sext_ln589_35, i46 %sext_ln589_33" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 264 'mul' 'mul_ln589_8' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [3/5] (3.87ns)   --->   "%mul_ln589_9 = mul i46 %sext_ln589_39, i46 %sext_ln589_37" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 265 'mul' 'mul_ln589_9' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [1/1] (3.07ns)   --->   "%pl_3 = add i47 %mul_ln604_1, i47 %mul_ln600_1" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 266 'add' 'pl_3' <Predicate = true> <Delay = 3.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln605_1 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_3, i32 15, i32 46" [benchmarks/chstone/adpcm/src/adpcm.c:605->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 267 'partselect' 'trunc_ln605_1' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.87>
ST_7 : Operation 268 [1/2] (2.32ns)   --->   "%tqmf_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:262]   --->   Operation 268 'load' 'tqmf_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln267_3 = sext i32 %tqmf_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 269 'sext' 'sext_ln267_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [5/5] (3.87ns)   --->   "%mul_ln267_1 = mul i43 %sext_ln267_3, i43 8796093021584" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 270 'mul' 'mul_ln267_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [1/2] (2.32ns)   --->   "%tqmf_load_7 = load i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 271 'load' 'tqmf_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 272 [4/5] (3.87ns)   --->   "%mul_ln267_3 = mul i42 %sext_ln267_6, i42 4398046510264" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 272 'mul' 'mul_ln267_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 273 [4/5] (3.87ns)   --->   "%mul_ln266 = mul i44 %sext_ln266_5, i44 17592186041196" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 273 'mul' 'mul_ln266' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 274 [2/2] (2.32ns)   --->   "%tqmf_load_10 = load i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 274 'load' 'tqmf_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 275 [1/5] (3.87ns)   --->   "%mul_ln267_4 = mul i47 %sext_ln267_7, i47 15504" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 275 'mul' 'mul_ln267_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 276 [3/5] (3.87ns)   --->   "%mul_ln266_2 = mul i47 %sext_ln266_7, i47 15504" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 276 'mul' 'mul_ln266_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 277 [3/5] (3.87ns)   --->   "%mul_ln267_5 = mul i45 %sext_ln267_8, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 277 'mul' 'mul_ln267_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 278 [1/5] (3.87ns)   --->   "%mul_ln266_3 = mul i45 %sext_ln266_8, i45 35184372085612" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 278 'mul' 'mul_ln266_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 279 [2/5] (3.87ns)   --->   "%mul_ln267_6 = mul i43 %sext_ln267_10, i43 8796093021368" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 279 'mul' 'mul_ln267_6' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 280 [2/2] (2.32ns)   --->   "%tqmf_load_22 = load i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 280 'load' 'tqmf_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 281 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load_8, i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 281 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_7 : Operation 282 [2/2] (2.32ns)   --->   "%delay_bpl_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 282 'load' 'delay_bpl_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 283 [2/2] (2.32ns)   --->   "%delay_bpl_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 283 'load' 'delay_bpl_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 284 [1/5] (3.87ns)   --->   "%zl_2 = mul i46 %sext_ln587_7, i46 %sext_ln587_5" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 284 'mul' 'zl_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 285 [3/5] (3.87ns)   --->   "%mul_ln589_5 = mul i46 %sext_ln589_23, i46 %sext_ln589_21" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 285 'mul' 'mul_ln589_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 286 [1/5] (3.87ns)   --->   "%mul_ln589_6 = mul i46 %sext_ln589_27, i46 %sext_ln589_25" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 286 'mul' 'mul_ln589_6' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 287 [3/5] (3.87ns)   --->   "%mul_ln589_7 = mul i46 %sext_ln589_31, i46 %sext_ln589_29" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 287 'mul' 'mul_ln589_7' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 288 [2/5] (3.87ns)   --->   "%mul_ln589_8 = mul i46 %sext_ln589_35, i46 %sext_ln589_33" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 288 'mul' 'mul_ln589_8' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 289 [2/5] (3.87ns)   --->   "%mul_ln589_9 = mul i46 %sext_ln589_39, i46 %sext_ln589_37" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 289 'mul' 'mul_ln589_9' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.87>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln266 = sext i32 %tqmf_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 290 'sext' 'sext_ln266' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 291 [4/5] (3.87ns)   --->   "%mul_ln267_1 = mul i43 %sext_ln267_3, i43 8796093021584" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 291 'mul' 'mul_ln267_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln267_5 = sext i32 %tqmf_load_7" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 292 'sext' 'sext_ln267_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 293 [5/5] (3.87ns)   --->   "%mul_ln267_2 = mul i44 %sext_ln267_5, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 293 'mul' 'mul_ln267_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 294 [3/5] (3.87ns)   --->   "%mul_ln267_3 = mul i42 %sext_ln267_6, i42 4398046510264" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 294 'mul' 'mul_ln267_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 295 [3/5] (3.87ns)   --->   "%mul_ln266 = mul i44 %sext_ln266_5, i44 17592186041196" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 295 'mul' 'mul_ln266' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 296 [1/2] (2.32ns)   --->   "%tqmf_load_10 = load i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 296 'load' 'tqmf_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 297 [2/5] (3.87ns)   --->   "%mul_ln266_2 = mul i47 %sext_ln266_7, i47 15504" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 297 'mul' 'mul_ln266_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 298 [2/5] (3.87ns)   --->   "%mul_ln267_5 = mul i45 %sext_ln267_8, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 298 'mul' 'mul_ln267_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 299 [1/5] (3.87ns)   --->   "%mul_ln267_6 = mul i43 %sext_ln267_10, i43 8796093021368" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 299 'mul' 'mul_ln267_6' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 300 [2/2] (2.32ns)   --->   "%tqmf_load_16 = load i32 16" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 300 'load' 'tqmf_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 301 [2/2] (2.32ns)   --->   "%tqmf_load_18 = load i32 18" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 301 'load' 'tqmf_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "%tqmf_load_21_cast = sext i32 %tqmf_load_21" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 302 'sext' 'tqmf_load_21_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 303 [1/1] (2.55ns)   --->   "%tmp = add i33 %tqmf_load_21_cast, i33 %sext_ln266" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 303 'add' 'tmp' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 304 [1/2] (2.32ns)   --->   "%tqmf_load_22 = load i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 304 'load' 'tqmf_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 305 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load_14, i32 16" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 305 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_8 : Operation 306 [1/2] (2.32ns)   --->   "%delay_bpl_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 306 'load' 'delay_bpl_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 307 [1/2] (2.32ns)   --->   "%delay_bpl_load_2 = load i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 307 'load' 'delay_bpl_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 308 [2/2] (2.32ns)   --->   "%delay_bpl_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 308 'load' 'delay_bpl_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 309 [2/2] (2.32ns)   --->   "%delay_bpl_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 309 'load' 'delay_bpl_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 310 [2/5] (3.87ns)   --->   "%mul_ln589_5 = mul i46 %sext_ln589_23, i46 %sext_ln589_21" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 310 'mul' 'mul_ln589_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 311 [2/5] (3.87ns)   --->   "%mul_ln589_7 = mul i46 %sext_ln589_31, i46 %sext_ln589_29" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 311 'mul' 'mul_ln589_7' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 312 [1/5] (3.87ns)   --->   "%mul_ln589_8 = mul i46 %sext_ln589_35, i46 %sext_ln589_33" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 312 'mul' 'mul_ln589_8' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 313 [1/5] (3.87ns)   --->   "%mul_ln589_9 = mul i46 %sext_ln589_39, i46 %sext_ln589_37" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 313 'mul' 'mul_ln589_9' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 314 [1/1] (3.04ns)   --->   "%add_ln589_5 = add i46 %zl_2, i46 %mul_ln589_6" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 314 'add' 'add_ln589_5' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.87>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln267 = sext i32 %tqmf_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 315 'sext' 'sext_ln267' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 316 [2/2] (2.32ns)   --->   "%tqmf_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 316 'load' 'tqmf_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 317 [3/5] (3.87ns)   --->   "%mul_ln267_1 = mul i43 %sext_ln267_3, i43 8796093021584" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 317 'mul' 'mul_ln267_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 318 [4/5] (3.87ns)   --->   "%mul_ln267_2 = mul i44 %sext_ln267_5, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 318 'mul' 'mul_ln267_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 319 [2/5] (3.87ns)   --->   "%mul_ln267_3 = mul i42 %sext_ln267_6, i42 4398046510264" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 319 'mul' 'mul_ln267_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 320 [2/5] (3.87ns)   --->   "%mul_ln266 = mul i44 %sext_ln266_5, i44 17592186041196" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 320 'mul' 'mul_ln266' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln266_6 = sext i32 %tqmf_load_10" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 321 'sext' 'sext_ln266_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 322 [5/5] (3.87ns)   --->   "%mul_ln266_1 = mul i45 %sext_ln266_6, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 322 'mul' 'mul_ln266_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 323 [1/5] (3.87ns)   --->   "%mul_ln266_2 = mul i47 %sext_ln266_7, i47 15504" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 323 'mul' 'mul_ln266_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 324 [1/5] (3.87ns)   --->   "%mul_ln267_5 = mul i45 %sext_ln267_8, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 324 'mul' 'mul_ln267_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 325 [1/2] (2.32ns)   --->   "%tqmf_load_16 = load i32 16" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 325 'load' 'tqmf_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 326 [1/2] (2.32ns)   --->   "%tqmf_load_18 = load i32 18" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 326 'load' 'tqmf_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 327 [2/2] (2.32ns)   --->   "%tqmf_load_20 = load i32 20" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 327 'load' 'tqmf_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_cast = sext i33 %tmp" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 328 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 329 [5/5] (3.87ns)   --->   "%tmp33 = mul i40 %tmp_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 329 'mul' 'tmp33' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 330 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load_1, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 330 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%tqmf_load_22_cast = sext i32 %tqmf_load_22" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 331 'sext' 'tqmf_load_22_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 332 [1/1] (2.55ns)   --->   "%tmp34 = add i33 %tqmf_load_22_cast, i33 %sext_ln267" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 332 'add' 'tmp34' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln587_1 = sext i32 %delay_bpl_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 333 'sext' 'sext_ln587_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln587_3 = sext i16 %delay_dltx_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 334 'sext' 'sext_ln587_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 335 [5/5] (3.87ns)   --->   "%zl = mul i46 %sext_ln587_3, i46 %sext_ln587_1" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 335 'mul' 'zl' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 336 [2/2] (2.32ns)   --->   "%delay_bpl_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 336 'load' 'delay_bpl_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln589_5 = sext i32 %delay_bpl_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 337 'sext' 'sext_ln589_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln589_7 = sext i16 %delay_dltx_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 338 'sext' 'sext_ln589_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 339 [5/5] (3.87ns)   --->   "%mul_ln589_1 = mul i46 %sext_ln589_7, i46 %sext_ln589_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 339 'mul' 'mul_ln589_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 340 [2/2] (2.32ns)   --->   "%delay_bpl_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 340 'load' 'delay_bpl_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 341 [1/2] (2.32ns)   --->   "%delay_bpl_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 341 'load' 'delay_bpl_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 342 [1/2] (2.32ns)   --->   "%delay_bpl_load_5 = load i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 342 'load' 'delay_bpl_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_9 : Operation 343 [1/5] (3.87ns)   --->   "%mul_ln589_5 = mul i46 %sext_ln589_23, i46 %sext_ln589_21" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 343 'mul' 'mul_ln589_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 344 [1/5] (3.87ns)   --->   "%mul_ln589_7 = mul i46 %sext_ln589_31, i46 %sext_ln589_29" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 344 'mul' 'mul_ln589_7' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 345 [1/1] (3.04ns)   --->   "%add_ln589_7 = add i46 %mul_ln589_8, i46 %mul_ln589_9" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 345 'add' 'add_ln589_7' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.87>
ST_10 : Operation 346 [1/2] (2.32ns)   --->   "%tqmf_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 346 'load' 'tqmf_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 347 [2/2] (2.32ns)   --->   "%tqmf_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 347 'load' 'tqmf_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 348 [2/5] (3.87ns)   --->   "%mul_ln267_1 = mul i43 %sext_ln267_3, i43 8796093021584" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 348 'mul' 'mul_ln267_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 349 [3/5] (3.87ns)   --->   "%mul_ln267_2 = mul i44 %sext_ln267_5, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 349 'mul' 'mul_ln267_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 350 [1/5] (3.87ns)   --->   "%mul_ln267_3 = mul i42 %sext_ln267_6, i42 4398046510264" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 350 'mul' 'mul_ln267_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 351 [1/5] (3.87ns)   --->   "%mul_ln266 = mul i44 %sext_ln266_5, i44 17592186041196" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 351 'mul' 'mul_ln266' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 352 [4/5] (3.87ns)   --->   "%mul_ln266_1 = mul i45 %sext_ln266_6, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 352 'mul' 'mul_ln266_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln267_9 = sext i45 %mul_ln266_3" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 353 'sext' 'sext_ln267_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln266_9 = sext i43 %mul_ln267_6" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 354 'sext' 'sext_ln266_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln266_10 = sext i32 %tqmf_load_16" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 355 'sext' 'sext_ln266_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 356 [5/5] (3.87ns)   --->   "%mul_ln266_4 = mul i44 %sext_ln266_10, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 356 'mul' 'mul_ln266_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln267_12 = sext i32 %tqmf_load_18" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 357 'sext' 'sext_ln267_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 358 [5/5] (3.87ns)   --->   "%mul_ln267_7 = mul i42 %sext_ln267_12, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 358 'mul' 'mul_ln267_7' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 359 [1/2] (2.32ns)   --->   "%tqmf_load_20 = load i32 20" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 359 'load' 'tqmf_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 360 [4/5] (3.87ns)   --->   "%tmp33 = mul i40 %tmp_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 360 'mul' 'tmp33' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 361 [2/2] (2.32ns)   --->   "%tqmf_load_23 = load i32 23" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 361 'load' 'tqmf_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 362 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load_21, i32 23" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 362 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 363 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load_2, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 363 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_10 : Operation 364 [1/1] (0.00ns)   --->   "%tmp34_cast = sext i33 %tmp34" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 364 'sext' 'tmp34_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 365 [5/5] (3.87ns)   --->   "%tmp35 = mul i40 %tmp34_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 365 'mul' 'tmp35' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 366 [1/1] (3.07ns)   --->   "%add_ln270_1 = add i47 %sext_ln267_9, i47 %mul_ln266_2" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 366 'add' 'add_ln270_1' <Predicate = true> <Delay = 3.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 367 [4/5] (3.87ns)   --->   "%zl = mul i46 %sext_ln587_3, i46 %sext_ln587_1" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 367 'mul' 'zl' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 368 [1/2] (2.32ns)   --->   "%delay_bpl_load_1 = load i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 368 'load' 'delay_bpl_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_10 : Operation 369 [4/5] (3.87ns)   --->   "%mul_ln589_1 = mul i46 %sext_ln589_7, i46 %sext_ln589_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 369 'mul' 'mul_ln589_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 370 [1/2] (2.32ns)   --->   "%delay_bpl_load_3 = load i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 370 'load' 'delay_bpl_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_10 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln589_13 = sext i32 %delay_bpl_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 371 'sext' 'sext_ln589_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln589_15 = sext i16 %delay_dltx_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 372 'sext' 'sext_ln589_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 373 [5/5] (3.87ns)   --->   "%mul_ln589_3 = mul i46 %sext_ln589_15, i46 %sext_ln589_13" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 373 'mul' 'mul_ln589_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 374 [1/1] (3.01ns)   --->   "%add_ln271_1 = add i45 %sext_ln266_9, i45 %mul_ln267_5" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 374 'add' 'add_ln271_1' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 375 [1/1] (3.04ns)   --->   "%add_ln589_6 = add i46 %add_ln589_5, i46 %mul_ln589_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 375 'add' 'add_ln589_6' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 376 [1/1] (3.04ns)   --->   "%add_ln589_8 = add i46 %add_ln589_7, i46 %mul_ln589_7" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 376 'add' 'add_ln589_8' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.87>
ST_11 : Operation 377 [1/1] (0.00ns)   --->   "%xin2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xin2" [benchmarks/chstone/adpcm/src/adpcm.c:250]   --->   Operation 377 'read' 'xin2_read' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 378 [2/2] (2.32ns)   --->   "%tqmf_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:261]   --->   Operation 378 'load' 'tqmf_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln267_1 = sext i32 %tqmf_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 379 'sext' 'sext_ln267_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 380 [5/5] (3.87ns)   --->   "%mul_ln267 = mul i41 %sext_ln267_1, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 380 'mul' 'mul_ln267' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 381 [1/2] (2.32ns)   --->   "%tqmf_load_4 = load i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 381 'load' 'tqmf_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 382 [1/5] (3.87ns)   --->   "%mul_ln267_1 = mul i43 %sext_ln267_3, i43 8796093021584" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 382 'mul' 'mul_ln267_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 383 [2/2] (2.32ns)   --->   "%tqmf_load_6 = load i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 383 'load' 'tqmf_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 384 [2/5] (3.87ns)   --->   "%mul_ln267_2 = mul i44 %sext_ln267_5, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 384 'mul' 'mul_ln267_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 385 [3/5] (3.87ns)   --->   "%mul_ln266_1 = mul i45 %sext_ln266_6, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 385 'mul' 'mul_ln266_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 386 [4/5] (3.87ns)   --->   "%mul_ln266_4 = mul i44 %sext_ln266_10, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 386 'mul' 'mul_ln266_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 387 [4/5] (3.87ns)   --->   "%mul_ln267_7 = mul i42 %sext_ln267_12, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 387 'mul' 'mul_ln267_7' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln266_13 = sext i32 %tqmf_load_20" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 388 'sext' 'sext_ln266_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 389 [5/5] (3.87ns)   --->   "%mul_ln266_5 = mul i41 %sext_ln266_13, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 389 'mul' 'mul_ln266_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 390 [3/5] (3.87ns)   --->   "%tmp33 = mul i40 %tmp_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 390 'mul' 'tmp33' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 391 [1/2] (2.32ns)   --->   "%tqmf_load_23 = load i32 23" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 391 'load' 'tqmf_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 392 [4/5] (3.87ns)   --->   "%tmp35 = mul i40 %tmp34_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 392 'mul' 'tmp35' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 393 [1/1] (2.32ns)   --->   "%store_ln278 = store i32 %xin2_read, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:278]   --->   Operation 393 'store' 'store_ln278' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_11 : Operation 394 [3/5] (3.87ns)   --->   "%zl = mul i46 %sext_ln587_3, i46 %sext_ln587_1" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 394 'mul' 'zl' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln589_1 = sext i32 %delay_bpl_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 395 'sext' 'sext_ln589_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln589_3 = sext i16 %delay_dltx_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 396 'sext' 'sext_ln589_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 397 [5/5] (3.87ns)   --->   "%mul_ln589 = mul i46 %sext_ln589_3, i46 %sext_ln589_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 397 'mul' 'mul_ln589' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 398 [3/5] (3.87ns)   --->   "%mul_ln589_1 = mul i46 %sext_ln589_7, i46 %sext_ln589_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 398 'mul' 'mul_ln589_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 399 [4/5] (3.87ns)   --->   "%mul_ln589_3 = mul i46 %sext_ln589_15, i46 %sext_ln589_13" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 399 'mul' 'mul_ln589_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln589_17 = sext i32 %delay_bpl_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 400 'sext' 'sext_ln589_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln589_19 = sext i16 %delay_dltx_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 401 'sext' 'sext_ln589_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 402 [5/5] (3.87ns)   --->   "%mul_ln589_4 = mul i46 %sext_ln589_19, i46 %sext_ln589_17" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 402 'mul' 'mul_ln589_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 403 [1/1] (3.04ns)   --->   "%zl_3 = add i46 %add_ln589_8, i46 %add_ln589_6" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 403 'add' 'zl_3' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln591_1 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %zl_3, i32 14, i32 45" [benchmarks/chstone/adpcm/src/adpcm.c:591->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 404 'partselect' 'trunc_ln591_1' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.87>
ST_12 : Operation 405 [1/2] (2.32ns)   --->   "%tqmf_load = load i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:261]   --->   Operation 405 'load' 'tqmf_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 406 [4/5] (3.87ns)   --->   "%mul_ln267 = mul i41 %sext_ln267_1, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 406 'mul' 'mul_ln267' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 407 [1/2] (2.32ns)   --->   "%tqmf_load_6 = load i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 407 'load' 'tqmf_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 408 [1/5] (3.87ns)   --->   "%mul_ln267_2 = mul i44 %sext_ln267_5, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 408 'mul' 'mul_ln267_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 409 [2/5] (3.87ns)   --->   "%mul_ln266_1 = mul i45 %sext_ln266_6, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 409 'mul' 'mul_ln266_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 410 [3/5] (3.87ns)   --->   "%mul_ln266_4 = mul i44 %sext_ln266_10, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 410 'mul' 'mul_ln266_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 411 [2/2] (2.32ns)   --->   "%tqmf_load_17 = load i32 17" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 411 'load' 'tqmf_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 412 [3/5] (3.87ns)   --->   "%mul_ln267_7 = mul i42 %sext_ln267_12, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 412 'mul' 'mul_ln267_7' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 413 [2/2] (2.32ns)   --->   "%tqmf_load_19 = load i32 19" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 413 'load' 'tqmf_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 414 [4/5] (3.87ns)   --->   "%mul_ln266_5 = mul i41 %sext_ln266_13, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 414 'mul' 'mul_ln266_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 415 [2/5] (3.87ns)   --->   "%tmp33 = mul i40 %tmp_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 415 'mul' 'tmp33' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 416 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load_15, i32 17" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 416 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_12 : Operation 417 [3/5] (3.87ns)   --->   "%tmp35 = mul i40 %tmp34_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 417 'mul' 'tmp35' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 418 [2/5] (3.87ns)   --->   "%zl = mul i46 %sext_ln587_3, i46 %sext_ln587_1" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 418 'mul' 'zl' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 419 [4/5] (3.87ns)   --->   "%mul_ln589 = mul i46 %sext_ln589_3, i46 %sext_ln589_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 419 'mul' 'mul_ln589' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 420 [2/5] (3.87ns)   --->   "%mul_ln589_1 = mul i46 %sext_ln589_7, i46 %sext_ln589_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 420 'mul' 'mul_ln589_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln589_9 = sext i32 %delay_bpl_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 421 'sext' 'sext_ln589_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln589_11 = sext i16 %delay_dltx_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 422 'sext' 'sext_ln589_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 423 [5/5] (3.87ns)   --->   "%mul_ln589_2 = mul i46 %sext_ln589_11, i46 %sext_ln589_9" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 423 'mul' 'mul_ln589_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 424 [3/5] (3.87ns)   --->   "%mul_ln589_3 = mul i46 %sext_ln589_15, i46 %sext_ln589_13" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 424 'mul' 'mul_ln589_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 425 [4/5] (3.87ns)   --->   "%mul_ln589_4 = mul i46 %sext_ln589_19, i46 %sext_ln589_17" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 425 'mul' 'mul_ln589_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 426 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load_23, i4 0" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 426 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln271 = sext i36 %shl_ln3" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 427 'sext' 'sext_ln271' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 428 [1/1] (0.00ns)   --->   "%shl_ln271_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tqmf_load_23, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 428 'bitconcatenate' 'shl_ln271_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln271_1 = sext i34 %shl_ln271_1" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 429 'sext' 'sext_ln271_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 430 [1/1] (2.71ns)   --->   "%sub_ln271 = sub i37 %sext_ln271, i37 %sext_ln271_1" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 430 'sub' 'sub_ln271' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 431 [1/1] (0.00ns)   --->   "%rlt2_load = load i31 %rlt2" [benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 431 'load' 'rlt2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 432 [1/1] (0.00ns)   --->   "%al2_load = load i15 %al2" [benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 432 'load' 'al2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 433 [1/1] (0.00ns)   --->   "%pl2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rlt2_load, i1 0" [benchmarks/chstone/adpcm/src/adpcm.c:603->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 433 'bitconcatenate' 'pl2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln600_2 = sext i32 %pl2" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 434 'sext' 'sext_ln600_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln604_1 = sext i15 %al2_load" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 435 'sext' 'sext_ln604_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 436 [5/5] (3.87ns)   --->   "%mul_ln604 = mul i47 %sext_ln604_1, i47 %sext_ln600_2" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 436 'mul' 'mul_ln604' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.87>
ST_13 : Operation 437 [3/5] (3.87ns)   --->   "%mul_ln267 = mul i41 %sext_ln267_1, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 437 'mul' 'mul_ln267' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln266_4 = sext i43 %mul_ln267_1" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 438 'sext' 'sext_ln266_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 439 [1/5] (3.87ns)   --->   "%mul_ln266_1 = mul i45 %sext_ln266_6, i45 3804" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 439 'mul' 'mul_ln266_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 440 [2/5] (3.87ns)   --->   "%mul_ln266_4 = mul i44 %sext_ln266_10, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 440 'mul' 'mul_ln266_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 441 [1/2] (2.32ns)   --->   "%tqmf_load_17 = load i32 17" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 441 'load' 'tqmf_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 442 [2/5] (3.87ns)   --->   "%mul_ln267_7 = mul i42 %sext_ln267_12, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 442 'mul' 'mul_ln267_7' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 443 [1/2] (2.32ns)   --->   "%tqmf_load_19 = load i32 19" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 443 'load' 'tqmf_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 444 [3/5] (3.87ns)   --->   "%mul_ln266_5 = mul i41 %sext_ln266_13, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 444 'mul' 'mul_ln266_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 445 [1/5] (3.87ns)   --->   "%tmp33 = mul i40 %tmp_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 445 'mul' 'tmp33' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 446 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load_20, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 446 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 447 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 447 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 448 [2/5] (3.87ns)   --->   "%tmp35 = mul i40 %tmp34_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 448 'mul' 'tmp35' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 449 [1/5] (3.87ns)   --->   "%zl = mul i46 %sext_ln587_3, i46 %sext_ln587_1" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 449 'mul' 'zl' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 450 [3/5] (3.87ns)   --->   "%mul_ln589 = mul i46 %sext_ln589_3, i46 %sext_ln589_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 450 'mul' 'mul_ln589' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 451 [1/5] (3.87ns)   --->   "%mul_ln589_1 = mul i46 %sext_ln589_7, i46 %sext_ln589_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 451 'mul' 'mul_ln589_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 452 [4/5] (3.87ns)   --->   "%mul_ln589_2 = mul i46 %sext_ln589_11, i46 %sext_ln589_9" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 452 'mul' 'mul_ln589_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 453 [2/5] (3.87ns)   --->   "%mul_ln589_3 = mul i46 %sext_ln589_15, i46 %sext_ln589_13" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 453 'mul' 'mul_ln589_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 454 [3/5] (3.87ns)   --->   "%mul_ln589_4 = mul i46 %sext_ln589_19, i46 %sext_ln589_17" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 454 'mul' 'mul_ln589_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln271_2 = sext i37 %sub_ln271" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 455 'sext' 'sext_ln271_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 456 [1/1] (2.98ns)   --->   "%add_ln271_4 = add i44 %sext_ln266_4, i44 %mul_ln267_2" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 456 'add' 'add_ln271_4' <Predicate = true> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 457 [1/1] (2.98ns)   --->   "%add_ln271_6 = add i44 %mul_ln266, i44 %sext_ln271_2" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 457 'add' 'add_ln271_6' <Predicate = true> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 458 [1/1] (0.00ns)   --->   "%rlt1_load = load i31 %rlt1" [benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 458 'load' 'rlt1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 459 [1/1] (0.00ns)   --->   "%al1_load = load i16 %al1" [benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 459 'load' 'al1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 460 [1/1] (0.00ns)   --->   "%pl = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rlt1_load, i1 0" [benchmarks/chstone/adpcm/src/adpcm.c:601->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 460 'bitconcatenate' 'pl' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln600 = sext i32 %pl" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 461 'sext' 'sext_ln600' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln600_1 = sext i16 %al1_load" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 462 'sext' 'sext_ln600_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 463 [5/5] (3.87ns)   --->   "%mul_ln600 = mul i47 %sext_ln600_1, i47 %sext_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 463 'mul' 'mul_ln600' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 464 [4/5] (3.87ns)   --->   "%mul_ln604 = mul i47 %sext_ln604_1, i47 %sext_ln600_2" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 464 'mul' 'mul_ln604' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 465 [1/1] (0.00ns)   --->   "%store_ln333 = store i31 %rlt1_load, i31 %rlt2" [benchmarks/chstone/adpcm/src/adpcm.c:333]   --->   Operation 465 'store' 'store_ln333' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.87>
ST_14 : Operation 466 [2/5] (3.87ns)   --->   "%mul_ln267 = mul i41 %sext_ln267_1, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 466 'mul' 'mul_ln267' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 467 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %tqmf_load_4, i6 0" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 467 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln266_2 = sext i38 %shl_ln1" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 468 'sext' 'sext_ln266_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 469 [1/1] (0.00ns)   --->   "%shl_ln266_1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load_4, i4 0" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 469 'bitconcatenate' 'shl_ln266_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln266_3 = sext i36 %shl_ln266_1" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 470 'sext' 'sext_ln266_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 471 [1/1] (2.79ns)   --->   "%sub_ln266 = sub i39 %sext_ln266_2, i39 %sext_ln266_3" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 471 'sub' 'sub_ln266' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 472 [1/5] (3.87ns)   --->   "%mul_ln266_4 = mul i44 %sext_ln266_10, i44 1448" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 472 'mul' 'mul_ln266_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 473 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %tqmf_load_17, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 473 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln266_11 = sext i39 %shl_ln2" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 474 'sext' 'sext_ln266_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 475 [1/5] (3.87ns)   --->   "%mul_ln267_7 = mul i42 %sext_ln267_12, i42 4398046510480" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 475 'mul' 'mul_ln267_7' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 476 [1/1] (0.00ns)   --->   "%shl_ln267_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %tqmf_load_19, i6 0" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 476 'bitconcatenate' 'shl_ln267_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln267_13 = sext i38 %shl_ln267_1" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 477 'sext' 'sext_ln267_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 478 [1/1] (0.00ns)   --->   "%shl_ln267_2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load_19, i4 0" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 478 'bitconcatenate' 'shl_ln267_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln267_14 = sext i36 %shl_ln267_2" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 479 'sext' 'sext_ln267_14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 480 [1/1] (2.79ns)   --->   "%sub_ln267 = sub i39 %sext_ln267_13, i39 %sext_ln267_14" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 480 'sub' 'sub_ln267' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 481 [2/5] (3.87ns)   --->   "%mul_ln266_5 = mul i41 %sext_ln266_13, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 481 'mul' 'mul_ln266_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 482 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load_19, i32 21" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 482 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_14 : Operation 483 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load_13, i32 15" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 483 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_14 : Operation 484 [1/5] (3.87ns)   --->   "%tmp35 = mul i40 %tmp34_cast, i40 1099511627732" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 484 'mul' 'tmp35' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 485 [2/5] (3.87ns)   --->   "%mul_ln589 = mul i46 %sext_ln589_3, i46 %sext_ln589_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 485 'mul' 'mul_ln589' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 486 [3/5] (3.87ns)   --->   "%mul_ln589_2 = mul i46 %sext_ln589_11, i46 %sext_ln589_9" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 486 'mul' 'mul_ln589_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 487 [1/5] (3.87ns)   --->   "%mul_ln589_3 = mul i46 %sext_ln589_15, i46 %sext_ln589_13" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 487 'mul' 'mul_ln589_3' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 488 [2/5] (3.87ns)   --->   "%mul_ln589_4 = mul i46 %sext_ln589_19, i46 %sext_ln589_17" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 488 'mul' 'mul_ln589_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 489 [1/1] (3.04ns)   --->   "%add_ln589 = add i46 %zl, i46 %mul_ln589_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 489 'add' 'add_ln589' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 490 [1/1] (3.01ns)   --->   "%add_ln271_2 = add i45 %add_ln271_1, i45 %sext_ln266_11" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 490 'add' 'add_ln271_2' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln271_6 = sext i44 %add_ln271_6" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 491 'sext' 'sext_ln271_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 492 [1/1] (3.07ns)   --->   "%add_ln271_7 = add i47 %sext_ln271_6, i47 %mul_ln267_4" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 492 'add' 'add_ln271_7' <Predicate = true> <Delay = 3.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 493 [4/5] (3.87ns)   --->   "%mul_ln600 = mul i47 %sext_ln600_1, i47 %sext_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 493 'mul' 'mul_ln600' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 494 [3/5] (3.87ns)   --->   "%mul_ln604 = mul i47 %sext_ln604_1, i47 %sext_ln600_2" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 494 'mul' 'mul_ln604' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.87>
ST_15 : Operation 495 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %tqmf_load, i4 0" [benchmarks/chstone/adpcm/src/adpcm.c:261]   --->   Operation 495 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln261 = sext i36 %shl_ln" [benchmarks/chstone/adpcm/src/adpcm.c:261]   --->   Operation 496 'sext' 'sext_ln261' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 497 [1/1] (0.00ns)   --->   "%shl_ln261_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tqmf_load, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:261]   --->   Operation 497 'bitconcatenate' 'shl_ln261_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln261_1 = sext i34 %shl_ln261_1" [benchmarks/chstone/adpcm/src/adpcm.c:261]   --->   Operation 498 'sext' 'sext_ln261_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 499 [1/1] (2.71ns)   --->   "%xa = sub i37 %sext_ln261, i37 %sext_ln261_1" [benchmarks/chstone/adpcm/src/adpcm.c:261]   --->   Operation 499 'sub' 'xa' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 500 [1/5] (3.87ns)   --->   "%mul_ln267 = mul i41 %sext_ln267_1, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 500 'mul' 'mul_ln267' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln267_2 = sext i39 %sub_ln266" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 501 'sext' 'sext_ln267_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 502 [1/1] (0.00ns)   --->   "%shl_ln266_2 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %tqmf_load_6, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 502 'bitconcatenate' 'shl_ln266_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln267_4 = sext i39 %shl_ln266_2" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 503 'sext' 'sext_ln267_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln267_11 = sext i44 %mul_ln266_4" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 504 'sext' 'sext_ln267_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln266_12 = sext i39 %sub_ln267" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 505 'sext' 'sext_ln266_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 506 [1/5] (3.87ns)   --->   "%mul_ln266_5 = mul i41 %sext_ln266_13, i41 212" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 506 'mul' 'mul_ln266_5' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 507 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load_12, i32 14" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 507 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_15 : Operation 508 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load_10, i32 12" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 508 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_15 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln270 = sext i40 %tmp35" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 509 'sext' 'sext_ln270' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 510 [1/1] (3.07ns)   --->   "%add_ln270_2 = add i47 %add_ln270_1, i47 %sext_ln267_11" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 510 'add' 'add_ln270_2' <Predicate = true> <Delay = 3.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 511 [1/1] (2.83ns)   --->   "%add_ln270_4 = add i40 %sext_ln267_2, i40 %sext_ln267_4" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 511 'add' 'add_ln270_4' <Predicate = true> <Delay = 2.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 512 [1/1] (2.93ns)   --->   "%add_ln270_6 = add i42 %mul_ln267_3, i42 %sext_ln270" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 512 'add' 'add_ln270_6' <Predicate = true> <Delay = 2.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 513 [1/5] (3.87ns)   --->   "%mul_ln589 = mul i46 %sext_ln589_3, i46 %sext_ln589_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 513 'mul' 'mul_ln589' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 514 [2/5] (3.87ns)   --->   "%mul_ln589_2 = mul i46 %sext_ln589_11, i46 %sext_ln589_9" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 514 'mul' 'mul_ln589_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 515 [1/5] (3.87ns)   --->   "%mul_ln589_4 = mul i46 %sext_ln589_19, i46 %sext_ln589_17" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 515 'mul' 'mul_ln589_4' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 516 [1/1] (2.87ns)   --->   "%add_ln271 = add i40 %sext_ln266_12, i40 %tmp33" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 516 'add' 'add_ln271' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 517 [3/5] (3.87ns)   --->   "%mul_ln600 = mul i47 %sext_ln600_1, i47 %sext_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 517 'mul' 'mul_ln600' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 518 [2/5] (3.87ns)   --->   "%mul_ln604 = mul i47 %sext_ln604_1, i47 %sext_ln600_2" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 518 'mul' 'mul_ln604' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.87>
ST_16 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln255 = sext i37 %xa" [benchmarks/chstone/adpcm/src/adpcm.c:255]   --->   Operation 519 'sext' 'sext_ln255' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln266_1 = sext i41 %mul_ln267" [benchmarks/chstone/adpcm/src/adpcm.c:266]   --->   Operation 520 'sext' 'sext_ln266_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln267_15 = sext i41 %mul_ln266_5" [benchmarks/chstone/adpcm/src/adpcm.c:267]   --->   Operation 521 'sext' 'sext_ln267_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 522 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load_7, i32 9" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 522 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_16 : Operation 523 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load_6, i32 8" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 523 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_16 : Operation 524 [1/1] (2.93ns)   --->   "%add_ln270 = add i42 %mul_ln267_7, i42 %sext_ln267_15" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 524 'add' 'add_ln270' <Predicate = true> <Delay = 2.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 525 [1/1] (2.87ns)   --->   "%add_ln270_5 = add i40 %add_ln270_4, i40 %sext_ln255" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 525 'add' 'add_ln270_5' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln270_3 = sext i42 %add_ln270_6" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 526 'sext' 'sext_ln270_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 527 [1/1] (3.01ns)   --->   "%add_ln270_7 = add i45 %sext_ln270_3, i45 %mul_ln266_1" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 527 'add' 'add_ln270_7' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 528 [1/5] (3.87ns)   --->   "%mul_ln589_2 = mul i46 %sext_ln589_11, i46 %sext_ln589_9" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 528 'mul' 'mul_ln589_2' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 529 [1/1] (3.04ns)   --->   "%add_ln589_1 = add i46 %add_ln589, i46 %mul_ln589" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 529 'add' 'add_ln589_1' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 530 [1/1] (3.04ns)   --->   "%add_ln589_2 = add i46 %mul_ln589_3, i46 %mul_ln589_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 530 'add' 'add_ln589_2' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln271_3 = sext i40 %add_ln271" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 531 'sext' 'sext_ln271_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 532 [1/1] (3.01ns)   --->   "%add_ln271_3 = add i45 %add_ln271_2, i45 %sext_ln271_3" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 532 'add' 'add_ln271_3' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 533 [1/1] (2.98ns)   --->   "%add_ln271_5 = add i44 %add_ln271_4, i44 %sext_ln266_1" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 533 'add' 'add_ln271_5' <Predicate = true> <Delay = 2.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 534 [2/5] (3.87ns)   --->   "%mul_ln600 = mul i47 %sext_ln600_1, i47 %sext_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 534 'mul' 'mul_ln600' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 535 [1/5] (3.87ns)   --->   "%mul_ln604 = mul i47 %sext_ln604_1, i47 %sext_ln600_2" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 535 'mul' 'mul_ln604' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.87>
ST_17 : Operation 536 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load_5, i32 7" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 536 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_17 : Operation 537 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load_3, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 537 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_17 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln270_1 = sext i42 %add_ln270" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 538 'sext' 'sext_ln270_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 539 [1/1] (3.07ns)   --->   "%add_ln270_3 = add i47 %add_ln270_2, i47 %sext_ln270_1" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 539 'add' 'add_ln270_3' <Predicate = true> <Delay = 3.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln270_2 = sext i40 %add_ln270_5" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 540 'sext' 'sext_ln270_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 541 [1/1] (3.01ns)   --->   "%add_ln270_8 = add i45 %add_ln270_7, i45 %sext_ln270_2" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 541 'add' 'add_ln270_8' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 542 [1/1] (3.04ns)   --->   "%add_ln589_3 = add i46 %add_ln589_2, i46 %mul_ln589_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 542 'add' 'add_ln589_3' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln271_5 = sext i44 %add_ln271_5" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 543 'sext' 'sext_ln271_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 544 [1/1] (3.07ns)   --->   "%add_ln271_8 = add i47 %add_ln271_7, i47 %sext_ln271_5" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 544 'add' 'add_ln271_8' <Predicate = true> <Delay = 3.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 545 [1/5] (3.87ns)   --->   "%mul_ln600 = mul i47 %sext_ln600_1, i47 %sext_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 545 'mul' 'mul_ln600' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.07>
ST_18 : Operation 546 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load_18, i32 20" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 546 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_18 : Operation 547 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load_16, i32 18" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 547 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_18 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln270_4 = sext i45 %add_ln270_8" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 548 'sext' 'sext_ln270_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 549 [1/1] (3.07ns)   --->   "%xa_2 = add i47 %sext_ln270_4, i47 %add_ln270_3" [benchmarks/chstone/adpcm/src/adpcm.c:270]   --->   Operation 549 'add' 'xa_2' <Predicate = true> <Delay = 3.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 550 [1/1] (3.04ns)   --->   "%zl_1 = add i46 %add_ln589_3, i46 %add_ln589_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 550 'add' 'zl_1' <Predicate = true> <Delay = 3.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln271_4 = sext i45 %add_ln271_3" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 551 'sext' 'sext_ln271_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 552 [1/1] (3.07ns)   --->   "%xb = add i47 %add_ln271_8, i47 %sext_ln271_4" [benchmarks/chstone/adpcm/src/adpcm.c:271]   --->   Operation 552 'add' 'xb' <Predicate = true> <Delay = 3.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %zl_1, i32 14, i32 45" [benchmarks/chstone/adpcm/src/adpcm.c:591->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 553 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 554 [1/1] (3.07ns)   --->   "%pl_1 = add i47 %mul_ln604, i47 %mul_ln600" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 554 'add' 'pl_1' <Predicate = true> <Delay = 3.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %pl_1, i32 15, i32 46" [benchmarks/chstone/adpcm/src/adpcm.c:605->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 555 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 3.07>
ST_19 : Operation 556 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load_17, i32 19" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 556 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_19 : Operation 557 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load_9, i32 11" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 557 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_19 : Operation 558 [1/1] (3.07ns)   --->   "%add_ln281 = add i47 %xb, i47 %xa_2" [benchmarks/chstone/adpcm/src/adpcm.c:281]   --->   Operation 558 'add' 'add_ln281' <Predicate = true> <Delay = 3.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 559 [1/1] (3.07ns)   --->   "%sub_ln282 = sub i47 %xa_2, i47 %xb" [benchmarks/chstone/adpcm/src/adpcm.c:282]   --->   Operation 559 'sub' 'sub_ln282' <Predicate = true> <Delay = 3.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %add_ln281, i32 15, i32 46" [benchmarks/chstone/adpcm/src/adpcm.c:281]   --->   Operation 560 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i47.i32.i32, i47 %sub_ln282, i32 15, i32 46" [benchmarks/chstone/adpcm/src/adpcm.c:282]   --->   Operation 561 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 562 [1/1] (2.55ns)   --->   "%add_ln295 = add i32 %trunc_ln3, i32 %trunc_ln2" [benchmarks/chstone/adpcm/src/adpcm.c:295]   --->   Operation 562 'add' 'add_ln295' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln296 = trunc i32 %add_ln295" [benchmarks/chstone/adpcm/src/adpcm.c:296]   --->   Operation 563 'trunc' 'trunc_ln296' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 564 [1/1] (2.55ns)   --->   "%add_ln345 = add i32 %trunc_ln605_1, i32 %trunc_ln591_1" [benchmarks/chstone/adpcm/src/adpcm.c:345]   --->   Operation 564 'add' 'add_ln345' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln347 = trunc i32 %add_ln345" [benchmarks/chstone/adpcm/src/adpcm.c:347]   --->   Operation 565 'trunc' 'trunc_ln347' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.55>
ST_20 : Operation 566 [1/1] (2.32ns)   --->   "%store_ln276 = store i32 %tqmf_load_4, i32 6" [benchmarks/chstone/adpcm/src/adpcm.c:276]   --->   Operation 566 'store' 'store_ln276' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_20 : Operation 567 [1/1] (2.55ns)   --->   "%sub_ln296 = sub i32 %trunc_ln, i32 %add_ln295" [benchmarks/chstone/adpcm/src/adpcm.c:296]   --->   Operation 567 'sub' 'sub_ln296' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln296, i32 31" [benchmarks/chstone/adpcm/src/adpcm.c:242->benchmarks/chstone/adpcm/src/adpcm.c:616->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 568 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 569 [1/1] (2.55ns)   --->   "%sub_ln347 = sub i32 %trunc_ln1, i32 %add_ln345" [benchmarks/chstone/adpcm/src/adpcm.c:347]   --->   Operation 569 'sub' 'sub_ln347' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln347, i32 31" [benchmarks/chstone/adpcm/src/adpcm.c:351]   --->   Operation 570 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 571 [1/1] (2.55ns)   --->   "%m = sub i32 0, i32 %sub_ln296" [benchmarks/chstone/adpcm/src/adpcm.c:245->benchmarks/chstone/adpcm/src/adpcm.c:616->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 571 'sub' 'm' <Predicate = (tmp_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 572 [1/1] (0.69ns)   --->   "%m_4 = select i1 %tmp_3, i32 %m, i32 %sub_ln296" [benchmarks/chstone/adpcm/src/adpcm.c:242->benchmarks/chstone/adpcm/src/adpcm.c:616->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 572 'select' 'm_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 573 [1/1] (2.55ns)   --->   "%m_2 = sub i32 0, i32 %sub_ln347" [benchmarks/chstone/adpcm/src/adpcm.c:245->benchmarks/chstone/adpcm/src/adpcm.c:360]   --->   Operation 573 'sub' 'm_2' <Predicate = (tmp_17)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.55>
ST_22 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln613 = zext i9 %decis" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 574 'zext' 'zext_ln613' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 575 [1/1] (2.55ns)   --->   "%icmp_ln621 = icmp_slt  i32 %zext_ln613, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 575 'icmp' 'icmp_ln621' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 576 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i15.i9, i15 %detl_load, i9 0" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 576 'bitconcatenate' 'shl_ln4' <Predicate = (icmp_ln621)> <Delay = 0.00>
ST_22 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln620_8 = zext i24 %shl_ln4" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 577 'zext' 'zext_ln620_8' <Predicate = (icmp_ln621)> <Delay = 0.00>
ST_22 : Operation 578 [1/1] (0.00ns)   --->   "%shl_ln620_1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i15.i6, i15 %detl_load, i6 0" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 578 'bitconcatenate' 'shl_ln620_1' <Predicate = (icmp_ln621)> <Delay = 0.00>
ST_22 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln620_9 = zext i21 %shl_ln620_1" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 579 'zext' 'zext_ln620_9' <Predicate = (icmp_ln621)> <Delay = 0.00>
ST_22 : Operation 580 [1/1] (2.31ns)   --->   "%add_ln620 = add i25 %zext_ln620_8, i25 %zext_ln620_9" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 580 'add' 'add_ln620' <Predicate = (icmp_ln621)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 581 [1/1] (0.00ns)   --->   "%decis_1 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %add_ln620, i32 15, i32 24" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 581 'partselect' 'decis_1' <Predicate = (icmp_ln621)> <Delay = 0.00>
ST_22 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln360)   --->   "%decis_29 = partselect i13 @_ssdm_op_PartSelect.i13.i25.i32.i32, i25 %mul_ln359, i32 12, i32 24" [benchmarks/chstone/adpcm/src/adpcm.c:359]   --->   Operation 582 'partselect' 'decis_29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln360)   --->   "%zext_ln359_2 = zext i13 %decis_29" [benchmarks/chstone/adpcm/src/adpcm.c:359]   --->   Operation 583 'zext' 'zext_ln359_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln360)   --->   "%m_3 = select i1 %tmp_17, i32 %m_2, i32 %sub_ln347" [benchmarks/chstone/adpcm/src/adpcm.c:242->benchmarks/chstone/adpcm/src/adpcm.c:360]   --->   Operation 584 'select' 'm_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 585 [1/1] (2.55ns) (out node of the LUT)   --->   "%icmp_ln360 = icmp_sgt  i32 %m_3, i32 %zext_ln359_2" [benchmarks/chstone/adpcm/src/adpcm.c:360]   --->   Operation 585 'icmp' 'icmp_ln360' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 586 [1/1] (0.00ns)   --->   "%nbh_load = load i15 %nbh" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 586 'load' 'nbh_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln759 = zext i15 %nbh_load" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 587 'zext' 'zext_ln759' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 588 [1/1] (0.00ns)   --->   "%shl_ln10 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %nbh_load, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 588 'bitconcatenate' 'shl_ln10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln759_1 = zext i22 %shl_ln10" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 589 'zext' 'zext_ln759_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 590 [1/1] (2.25ns)   --->   "%sub_ln759 = sub i23 %zext_ln759_1, i23 %zext_ln759" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 590 'sub' 'sub_ln759' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.64>
ST_23 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln620_6 = zext i15 %detl_load" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 591 'zext' 'zext_ln620_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 592 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621, void %for.end.i, void %for.inc.i23" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 592 'br' 'br_ln621' <Predicate = true> <Delay = 3.20>
ST_23 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln613_1 = zext i10 %decis_1" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 593 'zext' 'zext_ln613_1' <Predicate = (icmp_ln621)> <Delay = 0.00>
ST_23 : Operation 594 [1/1] (2.55ns)   --->   "%icmp_ln621_1 = icmp_slt  i32 %zext_ln613_1, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 594 'icmp' 'icmp_ln621_1' <Predicate = (icmp_ln621)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 595 [2/2] (3.34ns)   --->   "%mul_ln620_1 = mul i25 %zext_ln620_6, i25 880" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 595 'mul' 'mul_ln620_1' <Predicate = (icmp_ln621 & icmp_ln621_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node add_ln364)   --->   "%select_ln351 = select i1 %tmp_17, i2 2, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:351]   --->   Operation 596 'select' 'select_ln351' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node add_ln364)   --->   "%select_ln360 = select i1 %icmp_ln360, i2 2, i2 3" [benchmarks/chstone/adpcm/src/adpcm.c:360]   --->   Operation 597 'select' 'select_ln360' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 598 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln364 = add i2 %select_ln360, i2 %select_ln351" [benchmarks/chstone/adpcm/src/adpcm.c:364]   --->   Operation 598 'add' 'add_ln364' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 599 [1/1] (1.82ns)   --->   "%tmp_1 = mux i14 @_ssdm_op_Mux.ap_auto.4i14.i2, i14 8976, i14 14768, i14 7408, i14 1616, i2 %add_ln364" [benchmarks/chstone/adpcm/src/adpcm.c:364]   --->   Operation 599 'mux' 'tmp_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node add_ln760)   --->   "%wd_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln759, i32 7, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 600 'partselect' 'wd_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node add_ln760)   --->   "%sext_ln758 = sext i16 %wd_1" [benchmarks/chstone/adpcm/src/adpcm.c:758->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 601 'sext' 'sext_ln758' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node add_ln760)   --->   "%tmp_2 = mux i11 @_ssdm_op_Mux.ap_auto.4i11.i2, i11 798, i11 1834, i11 798, i11 1834, i2 %add_ln364" [benchmarks/chstone/adpcm/src/adpcm.c:760->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 602 'mux' 'tmp_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node add_ln760)   --->   "%sext_ln760 = sext i11 %tmp_2" [benchmarks/chstone/adpcm/src/adpcm.c:760->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 603 'sext' 'sext_ln760' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 604 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln760 = add i17 %sext_ln758, i17 %sext_ln760" [benchmarks/chstone/adpcm/src/adpcm.c:760->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 604 'add' 'add_ln760' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.64>
ST_24 : Operation 605 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_1, void %for.end.i, void %for.inc.i23.1" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 605 'br' 'br_ln621' <Predicate = (icmp_ln621)> <Delay = 3.20>
ST_24 : Operation 606 [1/2] (3.34ns)   --->   "%mul_ln620_1 = mul i25 %zext_ln620_6, i25 880" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 606 'mul' 'mul_ln620_1' <Predicate = (icmp_ln621 & icmp_ln621_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 607 [1/1] (0.00ns)   --->   "%decis_2 = partselect i10 @_ssdm_op_PartSelect.i10.i25.i32.i32, i25 %mul_ln620_1, i32 15, i32 24" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 607 'partselect' 'decis_2' <Predicate = (icmp_ln621 & icmp_ln621_1)> <Delay = 0.00>
ST_24 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln359 = zext i15 %deth_load" [benchmarks/chstone/adpcm/src/adpcm.c:359]   --->   Operation 608 'zext' 'zext_ln359' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln364 = sext i14 %tmp_1" [benchmarks/chstone/adpcm/src/adpcm.c:364]   --->   Operation 609 'sext' 'sext_ln364' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 610 [2/2] (3.34ns)   --->   "%mul_ln364 = mul i29 %sext_ln364, i29 %zext_ln359" [benchmarks/chstone/adpcm/src/adpcm.c:364]   --->   Operation 610 'mul' 'mul_ln364' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln756 = sext i17 %add_ln760" [benchmarks/chstone/adpcm/src/adpcm.c:756->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 611 'sext' 'sext_ln756' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln756, i32 31" [benchmarks/chstone/adpcm/src/adpcm.c:761->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 612 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 613 [1/1] (0.78ns)   --->   "%select_ln761 = select i1 %tmp_18, i17 0, i17 %add_ln760" [benchmarks/chstone/adpcm/src/adpcm.c:761->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 613 'select' 'select_ln761' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 614 [1/1] (0.00ns)   --->   "%trunc_ln756 = trunc i17 %select_ln761" [benchmarks/chstone/adpcm/src/adpcm.c:756->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 614 'trunc' 'trunc_ln756' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 615 [1/1] (2.10ns)   --->   "%icmp_ln763 = icmp_ugt  i17 %select_ln761, i17 22528" [benchmarks/chstone/adpcm/src/adpcm.c:763->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 615 'icmp' 'icmp_ln763' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 616 [1/1] (0.75ns)   --->   "%select_ln763 = select i1 %icmp_ln763, i15 22528, i15 %trunc_ln756" [benchmarks/chstone/adpcm/src/adpcm.c:763->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 616 'select' 'select_ln763' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 617 [1/1] (0.00ns)   --->   "%store_ln367 = store i15 %select_ln763, i15 %nbh" [benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 617 'store' 'store_ln367' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 618 [1/1] (0.00ns)   --->   "%wd1_1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln763, i32 6, i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:654->benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 618 'partselect' 'wd1_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln653_1 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln763, i32 11, i32 14" [benchmarks/chstone/adpcm/src/adpcm.c:653->benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 619 'partselect' 'trunc_ln653_1' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 3.34>
ST_25 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln620_5 = zext i15 %detl_load" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 620 'zext' 'zext_ln620_5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln613_2 = zext i10 %decis_2" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 621 'zext' 'zext_ln613_2' <Predicate = (icmp_ln621 & icmp_ln621_1)> <Delay = 0.00>
ST_25 : Operation 622 [1/1] (2.55ns)   --->   "%icmp_ln621_2 = icmp_slt  i32 %zext_ln613_2, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 622 'icmp' 'icmp_ln621_2' <Predicate = (icmp_ln621 & icmp_ln621_1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 623 [2/2] (3.34ns)   --->   "%mul_ln620_2 = mul i26 %zext_ln620_5, i26 1200" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 623 'mul' 'mul_ln620_2' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 624 [1/2] (3.34ns)   --->   "%mul_ln364 = mul i29 %sext_ln364, i29 %zext_ln359" [benchmarks/chstone/adpcm/src/adpcm.c:364]   --->   Operation 624 'mul' 'mul_ln364' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln364, i32 15, i32 28" [benchmarks/chstone/adpcm/src/adpcm.c:364]   --->   Operation 625 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln656_1 = zext i5 %wd1_1" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 626 'zext' 'zext_ln656_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 627 [1/1] (0.00ns)   --->   "%ilb_table_addr_1 = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln656_1" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 627 'getelementptr' 'ilb_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 628 [2/2] (2.32ns)   --->   "%ilb_table_load_1 = load i5 %ilb_table_addr_1" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 628 'load' 'ilb_table_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>

State 26 <SV = 25> <Delay = 3.34>
ST_26 : Operation 629 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_2, void %for.end.i, void %for.inc.i23.2" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 629 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1)> <Delay = 3.20>
ST_26 : Operation 630 [1/2] (3.34ns)   --->   "%mul_ln620_2 = mul i26 %zext_ln620_5, i26 1200" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 630 'mul' 'mul_ln620_2' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 631 [1/1] (0.00ns)   --->   "%decis_3 = partselect i11 @_ssdm_op_PartSelect.i11.i26.i32.i32, i26 %mul_ln620_2, i32 15, i32 25" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 631 'partselect' 'decis_3' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2)> <Delay = 0.00>
ST_26 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln587_4 = sext i32 %delay_bph_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 632 'sext' 'sext_ln587_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln587_6 = sext i14 %delay_dhx_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 633 'sext' 'sext_ln587_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln589_20 = sext i32 %delay_bph_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 634 'sext' 'sext_ln589_20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln589_22 = sext i14 %delay_dhx_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 635 'sext' 'sext_ln589_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln589_26 = sext i14 %delay_dhx_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 636 'sext' 'sext_ln589_26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln589_30 = sext i14 %delay_dhx_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 637 'sext' 'sext_ln589_30' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln589_34 = sext i14 %delay_dhx_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 638 'sext' 'sext_ln589_34' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln589_38 = sext i14 %delay_dhx_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 639 'sext' 'sext_ln589_38' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln364_1 = sext i14 %trunc_ln8" [benchmarks/chstone/adpcm/src/adpcm.c:364]   --->   Operation 640 'sext' 'sext_ln364_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln759 = sext i14 %trunc_ln8" [benchmarks/chstone/adpcm/src/adpcm.c:759->benchmarks/chstone/adpcm/src/adpcm.c:367]   --->   Operation 641 'sext' 'sext_ln759' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 642 [1/2] (2.32ns)   --->   "%ilb_table_load_1 = load i5 %ilb_table_addr_1" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 642 'load' 'ilb_table_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_26 : Operation 643 [1/1] (1.73ns)   --->   "%sub_ln656_1 = sub i4 11, i4 %trunc_ln653_1" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 643 'sub' 'sub_ln656_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 644 [1/1] (2.55ns)   --->   "%add_ln373 = add i32 %sext_ln364_1, i32 %trunc_ln591_1" [benchmarks/chstone/adpcm/src/adpcm.c:373]   --->   Operation 644 'add' 'add_ln373' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 645 [1/1] (1.81ns)   --->   "%icmp_ln668_1 = icmp_eq  i14 %trunc_ln8, i14 0" [benchmarks/chstone/adpcm/src/adpcm.c:668->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 645 'icmp' 'icmp_ln668_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 646 [1/1] (0.00ns)   --->   "%shl_ln672_6 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 646 'bitconcatenate' 'shl_ln672_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 647 [1/1] (2.87ns)   --->   "%sub_ln672_6 = sub i40 %shl_ln672_6, i40 %sext_ln587_4" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 647 'sub' 'sub_ln672_6' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 648 [1/1] (0.00ns)   --->   "%wd3_9 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_6, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 648 'partselect' 'wd3_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 649 [1/1] (0.00ns)   --->   "%shl_ln672_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load_1, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 649 'bitconcatenate' 'shl_ln672_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 650 [1/1] (2.87ns)   --->   "%sub_ln672_7 = sub i40 %shl_ln672_7, i40 %sext_ln589_20" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 650 'sub' 'sub_ln672_7' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 651 [1/1] (0.00ns)   --->   "%wd3_14 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_7, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 651 'partselect' 'wd3_14' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 652 [1/1] (0.00ns)   --->   "%br_ln668 = br i1 %icmp_ln668_1, void %upzero_label11.i134, void %for.inc.i132" [benchmarks/chstone/adpcm/src/adpcm.c:668->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 652 'br' 'br_ln668' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln679_6 = sext i14 %trunc_ln8" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 653 'sext' 'sext_ln679_6' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_26 : Operation 654 [2/2] (3.34ns)   --->   "%mul_ln679_6 = mul i28 %sext_ln679_6, i28 %sext_ln587_6" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 654 'mul' 'mul_ln679_6' <Predicate = (!icmp_ln668_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 655 [2/2] (3.34ns)   --->   "%mul_ln679_7 = mul i28 %sext_ln679_6, i28 %sext_ln589_22" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 655 'mul' 'mul_ln679_7' <Predicate = (!icmp_ln668_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 656 [2/2] (3.34ns)   --->   "%mul_ln679_8 = mul i28 %sext_ln679_6, i28 %sext_ln589_26" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 656 'mul' 'mul_ln679_8' <Predicate = (!icmp_ln668_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 657 [2/2] (3.34ns)   --->   "%mul_ln679_9 = mul i28 %sext_ln679_6, i28 %sext_ln589_30" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 657 'mul' 'mul_ln679_9' <Predicate = (!icmp_ln668_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 658 [2/2] (3.34ns)   --->   "%mul_ln679_10 = mul i28 %sext_ln679_6, i28 %sext_ln589_34" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 658 'mul' 'mul_ln679_10' <Predicate = (!icmp_ln668_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 659 [2/2] (3.34ns)   --->   "%mul_ln679_11 = mul i28 %sext_ln679_6, i28 %sext_ln589_38" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 659 'mul' 'mul_ln679_11' <Predicate = (!icmp_ln668_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 660 [1/1] (2.32ns)   --->   "%store_ln693 = store i14 %trunc_ln8, i14 0" [benchmarks/chstone/adpcm/src/adpcm.c:693->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 660 'store' 'store_ln693' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_26 : Operation 661 [1/1] (2.52ns)   --->   "%add_ln388 = add i31 %trunc_ln347, i31 %sext_ln759" [benchmarks/chstone/adpcm/src/adpcm.c:388]   --->   Operation 661 'add' 'add_ln388' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 662 [1/1] (0.00ns)   --->   "%store_ln392 = store i31 %add_ln388, i31 %rh1" [benchmarks/chstone/adpcm/src/adpcm.c:392]   --->   Operation 662 'store' 'store_ln392' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 3.87>
ST_27 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln613_3 = zext i11 %decis_3" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 663 'zext' 'zext_ln613_3' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2)> <Delay = 0.00>
ST_27 : Operation 664 [1/1] (2.55ns)   --->   "%icmp_ln621_3 = icmp_slt  i32 %zext_ln613_3, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 664 'icmp' 'icmp_ln621_3' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 665 [2/2] (3.34ns)   --->   "%mul_ln620_3 = mul i26 %zext_ln620_5, i26 1520" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 665 'mul' 'mul_ln620_3' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln589_36 = sext i32 %delay_bph_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:340]   --->   Operation 666 'sext' 'sext_ln589_36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 667 [1/1] (0.00ns)   --->   "%sub_ln656_1cast = zext i4 %sub_ln656_1" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 667 'zext' 'sub_ln656_1cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 668 [1/1] (3.56ns)   --->   "%wd3_8 = lshr i12 %ilb_table_load_1, i12 %sub_ln656_1cast" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 668 'lshr' 'wd3_8' <Predicate = true> <Delay = 3.56> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 669 [1/1] (0.00ns)   --->   "%shl_ln657_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3_8, i3 0" [benchmarks/chstone/adpcm/src/adpcm.c:657->benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 669 'bitconcatenate' 'shl_ln657_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 670 [1/1] (0.00ns)   --->   "%store_ln370 = store i15 %shl_ln657_1, i15 %deth" [benchmarks/chstone/adpcm/src/adpcm.c:370]   --->   Operation 670 'store' 'store_ln370' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 671 [1/1] (0.00ns)   --->   "%shl_ln672_10 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bph_load_5, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 671 'bitconcatenate' 'shl_ln672_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 672 [1/1] (2.87ns)   --->   "%sub_ln672_11 = sub i40 %shl_ln672_10, i40 %sext_ln589_36" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 672 'sub' 'sub_ln672_11' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 673 [1/1] (0.00ns)   --->   "%wd3_13 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_11, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 673 'partselect' 'wd3_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 674 [1/2] (3.34ns)   --->   "%mul_ln679_6 = mul i28 %sext_ln679_6, i28 %sext_ln587_6" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 674 'mul' 'mul_ln679_6' <Predicate = (!icmp_ln668_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 675 [1/2] (3.34ns)   --->   "%mul_ln679_7 = mul i28 %sext_ln679_6, i28 %sext_ln589_22" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 675 'mul' 'mul_ln679_7' <Predicate = (!icmp_ln668_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 676 [1/2] (3.34ns)   --->   "%mul_ln679_8 = mul i28 %sext_ln679_6, i28 %sext_ln589_26" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 676 'mul' 'mul_ln679_8' <Predicate = (!icmp_ln668_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 677 [1/2] (3.34ns)   --->   "%mul_ln679_9 = mul i28 %sext_ln679_6, i28 %sext_ln589_30" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 677 'mul' 'mul_ln679_9' <Predicate = (!icmp_ln668_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 678 [1/2] (3.34ns)   --->   "%mul_ln679_10 = mul i28 %sext_ln679_6, i28 %sext_ln589_34" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 678 'mul' 'mul_ln679_10' <Predicate = (!icmp_ln668_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 679 [1/2] (3.34ns)   --->   "%mul_ln679_11 = mul i28 %sext_ln679_6, i28 %sext_ln589_38" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 679 'mul' 'mul_ln679_11' <Predicate = (!icmp_ln668_1)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 680 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_9, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 680 'store' 'store_ln672' <Predicate = (icmp_ln668_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_27 : Operation 681 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_14, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 681 'store' 'store_ln672' <Predicate = (icmp_ln668_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_27 : Operation 682 [1/1] (0.00ns)   --->   "%ph1_load = load i32 %ph1" [benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 682 'load' 'ph1_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 683 [1/1] (0.00ns)   --->   "%ph2_load = load i32 %ph2" [benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 683 'load' 'ph2_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln705_2 = sext i32 %add_ln373" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 684 'sext' 'sext_ln705_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln705_3 = sext i32 %ph1_load" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 685 'sext' 'sext_ln705_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 686 [5/5] (3.87ns)   --->   "%mul_ln705_1 = mul i64 %sext_ln705_3, i64 %sext_ln705_2" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 686 'mul' 'mul_ln705_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i32 %ph2_load" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 687 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 688 [5/5] (3.87ns)   --->   "%mul_ln708_1 = mul i64 %sext_ln708_1, i64 %sext_ln705_2" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 688 'mul' 'mul_ln708_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 689 [1/1] (0.00ns)   --->   "%store_ln393 = store i32 %ph1_load, i32 %ph2" [benchmarks/chstone/adpcm/src/adpcm.c:393]   --->   Operation 689 'store' 'store_ln393' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 690 [1/1] (0.00ns)   --->   "%store_ln394 = store i32 %add_ln373, i32 %ph1" [benchmarks/chstone/adpcm/src/adpcm.c:394]   --->   Operation 690 'store' 'store_ln394' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 3.87>
ST_28 : Operation 691 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_3, void %for.end.i, void %for.inc.i23.3" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 691 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2)> <Delay = 3.20>
ST_28 : Operation 692 [1/2] (3.34ns)   --->   "%mul_ln620_3 = mul i26 %zext_ln620_5, i26 1520" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 692 'mul' 'mul_ln620_3' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 693 [1/1] (0.00ns)   --->   "%decis_4 = partselect i11 @_ssdm_op_PartSelect.i11.i26.i32.i32, i26 %mul_ln620_3, i32 15, i32 25" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 693 'partselect' 'decis_4' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3)> <Delay = 0.00>
ST_28 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_6)   --->   "%sext_ln679_7 = sext i28 %mul_ln679_6" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 694 'sext' 'sext_ln679_7' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_28 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_6)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_7, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 695 'bitselect' 'tmp_19' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_28 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_6)   --->   "%select_ln666_6 = select i1 %tmp_19, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 696 'select' 'select_ln666_6' <Predicate = (!icmp_ln668_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 697 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_6 = add i32 %select_ln666_6, i32 %wd3_9" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 697 'add' 'add_ln684_6' <Predicate = (!icmp_ln668_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_7)   --->   "%sext_ln679_8 = sext i28 %mul_ln679_7" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 698 'sext' 'sext_ln679_8' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_28 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_7)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_8, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 699 'bitselect' 'tmp_20' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_28 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_7)   --->   "%select_ln666_7 = select i1 %tmp_20, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 700 'select' 'select_ln666_7' <Predicate = (!icmp_ln668_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 701 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_7 = add i32 %select_ln666_7, i32 %wd3_14" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 701 'add' 'add_ln684_7' <Predicate = (!icmp_ln668_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_8)   --->   "%sext_ln679_9 = sext i28 %mul_ln679_8" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 702 'sext' 'sext_ln679_9' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_28 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_8)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_9, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 703 'bitselect' 'tmp_21' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_28 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_8)   --->   "%select_ln666_8 = select i1 %tmp_21, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 704 'select' 'select_ln666_8' <Predicate = (!icmp_ln668_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 705 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_8 = add i32 %select_ln666_8, i32 %wd3_10" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 705 'add' 'add_ln684_8' <Predicate = (!icmp_ln668_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_9)   --->   "%sext_ln679_10 = sext i28 %mul_ln679_9" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 706 'sext' 'sext_ln679_10' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_28 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_9)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_10, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 707 'bitselect' 'tmp_22' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_28 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_9)   --->   "%select_ln666_9 = select i1 %tmp_22, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 708 'select' 'select_ln666_9' <Predicate = (!icmp_ln668_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 709 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_9 = add i32 %select_ln666_9, i32 %wd3_11" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 709 'add' 'add_ln684_9' <Predicate = (!icmp_ln668_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_11)   --->   "%sext_ln679_12 = sext i28 %mul_ln679_11" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 710 'sext' 'sext_ln679_12' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_28 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_11)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_12, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 711 'bitselect' 'tmp_24' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_28 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_11)   --->   "%select_ln666_11 = select i1 %tmp_24, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 712 'select' 'select_ln666_11' <Predicate = (!icmp_ln668_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 713 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_11 = add i32 %select_ln666_11, i32 %wd3_13" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 713 'add' 'add_ln684_11' <Predicate = (!icmp_ln668_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 714 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_10, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 714 'store' 'store_ln672' <Predicate = (icmp_ln668_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_28 : Operation 715 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_11, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 715 'store' 'store_ln672' <Predicate = (icmp_ln668_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_28 : Operation 716 [1/1] (1.58ns)   --->   "%br_ln688 = br void %upzero.exit152" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 716 'br' 'br_ln688' <Predicate = (icmp_ln668_1)> <Delay = 1.58>
ST_28 : Operation 717 [4/5] (3.87ns)   --->   "%mul_ln705_1 = mul i64 %sext_ln705_3, i64 %sext_ln705_2" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 717 'mul' 'mul_ln705_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 718 [4/5] (3.87ns)   --->   "%mul_ln708_1 = mul i64 %sext_ln708_1, i64 %sext_ln705_2" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 718 'mul' 'mul_ln708_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.87>
ST_29 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln613_4 = zext i11 %decis_4" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 719 'zext' 'zext_ln613_4' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3)> <Delay = 0.00>
ST_29 : Operation 720 [1/1] (2.55ns)   --->   "%icmp_ln621_4 = icmp_slt  i32 %zext_ln613_4, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 720 'icmp' 'icmp_ln621_4' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 721 [2/2] (3.34ns)   --->   "%mul_ln620_4 = mul i26 %zext_ln620_5, i26 1864" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 721 'mul' 'mul_ln620_4' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 722 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_6, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 722 'store' 'store_ln684' <Predicate = (!icmp_ln668_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_29 : Operation 723 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_7, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 723 'store' 'store_ln684' <Predicate = (!icmp_ln668_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_29 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_10)   --->   "%sext_ln679_11 = sext i28 %mul_ln679_10" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 724 'sext' 'sext_ln679_11' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_29 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_10)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_11, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 725 'bitselect' 'tmp_23' <Predicate = (!icmp_ln668_1)> <Delay = 0.00>
ST_29 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_10)   --->   "%select_ln666_10 = select i1 %tmp_23, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 726 'select' 'select_ln666_10' <Predicate = (!icmp_ln668_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 727 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_10 = add i32 %select_ln666_10, i32 %wd3_12" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 727 'add' 'add_ln684_10' <Predicate = (!icmp_ln668_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 728 [1/1] (1.58ns)   --->   "%br_ln688 = br void %upzero.exit152" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 728 'br' 'br_ln688' <Predicate = (!icmp_ln668_1)> <Delay = 1.58>
ST_29 : Operation 729 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_12, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 729 'store' 'store_ln672' <Predicate = (icmp_ln668_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_29 : Operation 730 [3/5] (3.87ns)   --->   "%mul_ln705_1 = mul i64 %sext_ln705_3, i64 %sext_ln705_2" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 730 'mul' 'mul_ln705_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 731 [3/5] (3.87ns)   --->   "%mul_ln708_1 = mul i64 %sext_ln708_1, i64 %sext_ln705_2" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 731 'mul' 'mul_ln708_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.87>
ST_30 : Operation 732 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_4, void %for.end.i, void %for.inc.i23.4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 732 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3)> <Delay = 3.20>
ST_30 : Operation 733 [1/2] (3.34ns)   --->   "%mul_ln620_4 = mul i26 %zext_ln620_5, i26 1864" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 733 'mul' 'mul_ln620_4' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 734 [1/1] (0.00ns)   --->   "%decis_5 = partselect i11 @_ssdm_op_PartSelect.i11.i26.i32.i32, i26 %mul_ln620_4, i32 15, i32 25" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 734 'partselect' 'decis_5' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4)> <Delay = 0.00>
ST_30 : Operation 735 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_8, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 735 'store' 'store_ln684' <Predicate = (!icmp_ln668_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_30 : Operation 736 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_9, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 736 'store' 'store_ln684' <Predicate = (!icmp_ln668_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_30 : Operation 737 [1/1] (0.00ns)   --->   "%storemerge29 = phi i32 %add_ln684_11, void %upzero_label11.i134, i32 %wd3_13, void %for.inc.i132"   --->   Operation 737 'phi' 'storemerge29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 738 [2/5] (3.87ns)   --->   "%mul_ln705_1 = mul i64 %sext_ln705_3, i64 %sext_ln705_2" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 738 'mul' 'mul_ln705_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 739 [2/5] (3.87ns)   --->   "%mul_ln708_1 = mul i64 %sext_ln708_1, i64 %sext_ln705_2" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 739 'mul' 'mul_ln708_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.87>
ST_31 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln620_3 = zext i15 %detl_load" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 740 'zext' 'zext_ln620_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln613_5 = zext i11 %decis_5" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 741 'zext' 'zext_ln613_5' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4)> <Delay = 0.00>
ST_31 : Operation 742 [1/1] (2.55ns)   --->   "%icmp_ln621_5 = icmp_slt  i32 %zext_ln613_5, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 742 'icmp' 'icmp_ln621_5' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 743 [2/2] (3.34ns)   --->   "%mul_ln620_5 = mul i27 %zext_ln620_3, i27 2208" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 743 'mul' 'mul_ln620_5' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln604_2 = sext i15 %ah2_load" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 744 'sext' 'sext_ln604_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 745 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_10, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 745 'store' 'store_ln684' <Predicate = (!icmp_ln668_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_31 : Operation 746 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %storemerge29, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:378]   --->   Operation 746 'store' 'store_ln672' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_31 : Operation 747 [1/5] (3.87ns)   --->   "%mul_ln705_1 = mul i64 %sext_ln705_3, i64 %sext_ln705_2" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 747 'mul' 'mul_ln705_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln705_1, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 748 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 749 [1/5] (3.87ns)   --->   "%mul_ln708_1 = mul i64 %sext_ln708_1, i64 %sext_ln705_2" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 749 'mul' 'mul_ln708_1' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 750 [1/1] (0.00ns)   --->   "%shl_ln716_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %ah2_load, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 750 'bitconcatenate' 'shl_ln716_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 751 [1/1] (0.00ns)   --->   "%sext_ln716_2 = sext i22 %shl_ln716_1" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 751 'sext' 'sext_ln716_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 752 [1/1] (2.25ns)   --->   "%sub_ln716_1 = sub i23 %sext_ln716_2, i23 %sext_ln604_2" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 752 'sub' 'sub_ln716_1' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.34>
ST_32 : Operation 753 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_5, void %for.end.i, void %for.inc.i23.5" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 753 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4)> <Delay = 3.20>
ST_32 : Operation 754 [1/2] (3.34ns)   --->   "%mul_ln620_5 = mul i27 %zext_ln620_3, i27 2208" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 754 'mul' 'mul_ln620_5' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 755 [1/1] (0.00ns)   --->   "%decis_6 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %mul_ln620_5, i32 15, i32 26" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 755 'partselect' 'decis_6' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5)> <Delay = 0.00>
ST_32 : Operation 756 [1/1] (0.00ns)   --->   "%wd2_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %ah1_load, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:704->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 756 'bitconcatenate' 'wd2_1' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_32 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln702_1 = sext i18 %wd2_1" [benchmarks/chstone/adpcm/src/adpcm.c:702->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 757 'sext' 'sext_ln702_1' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_32 : Operation 758 [1/1] (2.13ns)   --->   "%sub_ln706_1 = sub i19 0, i19 %sext_ln702_1" [benchmarks/chstone/adpcm/src/adpcm.c:706->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 758 'sub' 'sub_ln706_1' <Predicate = (!tmp_25)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node add_ln716_2)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln708_1, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 759 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node add_ln716_2)   --->   "%trunc_ln716_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln716_1, i32 7, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 760 'partselect' 'trunc_ln716_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node add_ln716_2)   --->   "%sext_ln716_3 = sext i16 %trunc_ln716_1" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 761 'sext' 'sext_ln716_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node add_ln716_2)   --->   "%select_ln716_1 = select i1 %tmp_26, i17 130944, i17 128" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 762 'select' 'select_ln716_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 763 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln716_2 = add i17 %sext_ln716_3, i17 %select_ln716_1" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 763 'add' 'add_ln716_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.34>
ST_33 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln613_6 = zext i12 %decis_6" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 764 'zext' 'zext_ln613_6' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5)> <Delay = 0.00>
ST_33 : Operation 765 [1/1] (2.55ns)   --->   "%icmp_ln621_6 = icmp_slt  i32 %zext_ln613_6, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 765 'icmp' 'icmp_ln621_6' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 766 [2/2] (3.34ns)   --->   "%mul_ln620_6 = mul i27 %zext_ln620_3, i27 2584" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 766 'mul' 'mul_ln620_6' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node apl2_3)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %ah1_load, i32 5, i32 15" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 767 'partselect' 'tmp_7' <Predicate = (tmp_25)> <Delay = 0.00>
ST_33 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node apl2_3)   --->   "%sext_ln707_1 = sext i11 %tmp_7" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 768 'sext' 'sext_ln707_1' <Predicate = (tmp_25)> <Delay = 0.00>
ST_33 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node apl2_3)   --->   "%tmp_8 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln706_1, i32 7, i32 18" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 769 'partselect' 'tmp_8' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_33 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node apl2_3)   --->   "%select_ln705_1 = select i1 %tmp_25, i12 %sext_ln707_1, i12 %tmp_8" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 770 'select' 'select_ln705_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node apl2_3)   --->   "%sext_ln708_3 = sext i12 %select_ln705_1" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 771 'sext' 'sext_ln708_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 772 [1/1] (2.10ns) (out node of the LUT)   --->   "%apl2_3 = add i17 %add_ln716_2, i17 %sext_ln708_3" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 772 'add' 'apl2_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.34>
ST_34 : Operation 773 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_6, void %for.end.i, void %for.inc.i23.6" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 773 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5)> <Delay = 3.20>
ST_34 : Operation 774 [1/2] (3.34ns)   --->   "%mul_ln620_6 = mul i27 %zext_ln620_3, i27 2584" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 774 'mul' 'mul_ln620_6' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 775 [1/1] (0.00ns)   --->   "%decis_7 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %mul_ln620_6, i32 15, i32 26" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 775 'partselect' 'decis_7' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6)> <Delay = 0.00>
ST_34 : Operation 776 [1/1] (2.10ns)   --->   "%icmp_ln719_1 = icmp_sgt  i17 %apl2_3, i17 12288" [benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 776 'icmp' 'icmp_ln719_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.64>
ST_35 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln613_7 = zext i12 %decis_7" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 777 'zext' 'zext_ln613_7' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6)> <Delay = 0.00>
ST_35 : Operation 778 [1/1] (2.55ns)   --->   "%icmp_ln621_7 = icmp_slt  i32 %zext_ln613_7, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 778 'icmp' 'icmp_ln621_7' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 779 [2/2] (3.34ns)   --->   "%mul_ln620_7 = mul i27 %zext_ln620_3, i27 2960" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 779 'mul' 'mul_ln620_7' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln602_1 = sext i16 %ah1_load" [benchmarks/chstone/adpcm/src/adpcm.c:602->benchmarks/chstone/adpcm/src/adpcm.c:342]   --->   Operation 780 'sext' 'sext_ln602_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 781 [1/1] (0.78ns)   --->   "%apl2_4 = select i1 %icmp_ln719_1, i17 12288, i17 %apl2_3" [benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 781 'select' 'apl2_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 782 [1/1] (0.00ns)   --->   "%trunc_ln703_1 = trunc i17 %apl2_4" [benchmarks/chstone/adpcm/src/adpcm.c:703->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 782 'trunc' 'trunc_ln703_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 783 [1/1] (2.10ns)   --->   "%icmp_ln721_1 = icmp_slt  i17 %apl2_4, i17 118784" [benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 783 'icmp' 'icmp_ln721_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 784 [1/1] (0.75ns)   --->   "%apl2_5 = select i1 %icmp_ln721_1, i15 20480, i15 %trunc_ln703_1" [benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 784 'select' 'apl2_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 785 [1/1] (0.00ns)   --->   "%store_ln382 = store i15 %apl2_5, i15 %ah2" [benchmarks/chstone/adpcm/src/adpcm.c:382]   --->   Operation 785 'store' 'store_ln382' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 786 [1/1] (0.00ns)   --->   "%shl_ln734_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %ah1_load, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 786 'bitconcatenate' 'shl_ln734_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln734_1 = sext i24 %shl_ln734_1" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 787 'sext' 'sext_ln734_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 788 [1/1] (2.31ns)   --->   "%sub_ln734_1 = sub i25 %sext_ln734_1, i25 %sext_ln602_1" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 788 'sub' 'sub_ln734_1' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.34>
ST_36 : Operation 789 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_7, void %for.end.i, void %for.inc.i23.7" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 789 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6)> <Delay = 3.20>
ST_36 : Operation 790 [1/2] (3.34ns)   --->   "%mul_ln620_7 = mul i27 %zext_ln620_3, i27 2960" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 790 'mul' 'mul_ln620_7' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 791 [1/1] (0.00ns)   --->   "%decis_8 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %mul_ln620_7, i32 15, i32 26" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 791 'partselect' 'decis_8' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7)> <Delay = 0.00>
ST_36 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node apl1_4)   --->   "%trunc_ln734_1 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln734_1, i32 8, i32 24" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 792 'partselect' 'trunc_ln734_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node apl1_4)   --->   "%sext_ln735_1 = sext i17 %trunc_ln734_1" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 793 'sext' 'sext_ln735_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node apl1_4)   --->   "%select_ln735_1 = select i1 %tmp_25, i18 261952, i18 192" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 794 'select' 'select_ln735_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 795 [1/1] (2.10ns) (out node of the LUT)   --->   "%apl1_4 = add i18 %select_ln735_1, i18 %sext_ln735_1" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 795 'add' 'apl1_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 796 [1/1] (1.94ns)   --->   "%wd3_15 = sub i15 15360, i15 %apl2_5" [benchmarks/chstone/adpcm/src/adpcm.c:744->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 796 'sub' 'wd3_15' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.34>
ST_37 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln613_8 = zext i12 %decis_8" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 797 'zext' 'zext_ln613_8' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7)> <Delay = 0.00>
ST_37 : Operation 798 [1/1] (2.55ns)   --->   "%icmp_ln621_8 = icmp_slt  i32 %zext_ln613_8, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 798 'icmp' 'icmp_ln621_8' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 799 [2/2] (3.34ns)   --->   "%mul_ln620_8 = mul i27 %zext_ln620_3, i27 3376" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 799 'mul' 'mul_ln620_8' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln733_2 = zext i15 %wd3_15" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 800 'zext' 'zext_ln733_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln733_3 = zext i15 %wd3_15" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 801 'zext' 'zext_ln733_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 802 [1/1] (2.13ns)   --->   "%icmp_ln745_1 = icmp_sgt  i18 %apl1_4, i18 %zext_ln733_2" [benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 802 'icmp' 'icmp_ln745_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 803 [1/1] (0.75ns)   --->   "%apl1_5 = select i1 %icmp_ln745_1, i18 %zext_ln733_2, i18 %apl1_4" [benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 803 'select' 'apl1_5' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 804 [1/1] (0.00ns)   --->   "%trunc_ln733_1 = trunc i18 %apl1_5" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 804 'trunc' 'trunc_ln733_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 805 [1/1] (1.94ns)   --->   "%apl1_6 = sub i16 0, i16 %zext_ln733_3" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 805 'sub' 'apl1_6' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.34>
ST_38 : Operation 806 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_8, void %for.end.i, void %for.inc.i23.8" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 806 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7)> <Delay = 3.20>
ST_38 : Operation 807 [1/2] (3.34ns)   --->   "%mul_ln620_8 = mul i27 %zext_ln620_3, i27 3376" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 807 'mul' 'mul_ln620_8' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 808 [1/1] (0.00ns)   --->   "%decis_9 = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %mul_ln620_8, i32 15, i32 26" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 808 'partselect' 'decis_9' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8)> <Delay = 0.00>
ST_38 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln747_1 = sext i16 %apl1_6" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 809 'sext' 'sext_ln747_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 810 [1/1] (2.13ns)   --->   "%icmp_ln747_1 = icmp_slt  i18 %apl1_5, i18 %sext_ln747_1" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 810 'icmp' 'icmp_ln747_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 811 [1/1] (0.80ns)   --->   "%apl1_7 = select i1 %icmp_ln747_1, i16 %apl1_6, i16 %trunc_ln733_1" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 811 'select' 'apl1_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 812 [1/1] (0.00ns)   --->   "%store_ln385 = store i16 %apl1_7, i16 %ah1" [benchmarks/chstone/adpcm/src/adpcm.c:385]   --->   Operation 812 'store' 'store_ln385' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 3.34>
ST_39 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln613_9 = zext i12 %decis_9" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 813 'zext' 'zext_ln613_9' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8)> <Delay = 0.00>
ST_39 : Operation 814 [1/1] (2.55ns)   --->   "%icmp_ln621_9 = icmp_slt  i32 %zext_ln613_9, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 814 'icmp' 'icmp_ln621_9' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 815 [2/2] (3.34ns)   --->   "%mul_ln620_9 = mul i27 %zext_ln620_3, i27 3784" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 815 'mul' 'mul_ln620_9' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.34>
ST_40 : Operation 816 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_9, void %for.end.i, void %for.inc.i23.9" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 816 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8)> <Delay = 3.20>
ST_40 : Operation 817 [1/2] (3.34ns)   --->   "%mul_ln620_9 = mul i27 %zext_ln620_3, i27 3784" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 817 'mul' 'mul_ln620_9' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 818 [1/1] (0.00ns)   --->   "%decis_s = partselect i12 @_ssdm_op_PartSelect.i12.i27.i32.i32, i27 %mul_ln620_9, i32 15, i32 26" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 818 'partselect' 'decis_s' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9)> <Delay = 0.00>

State 41 <SV = 40> <Delay = 3.34>
ST_41 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln620_2 = zext i15 %detl_load" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 819 'zext' 'zext_ln620_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln613_10 = zext i12 %decis_s" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 820 'zext' 'zext_ln613_10' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9)> <Delay = 0.00>
ST_41 : Operation 821 [1/1] (2.55ns)   --->   "%icmp_ln621_10 = icmp_slt  i32 %zext_ln613_10, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 821 'icmp' 'icmp_ln621_10' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 822 [2/2] (3.34ns)   --->   "%mul_ln620_10 = mul i28 %zext_ln620_2, i28 4240" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 822 'mul' 'mul_ln620_10' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.34>
ST_42 : Operation 823 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_10, void %for.end.i, void %for.inc.i23.10" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 823 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9)> <Delay = 3.20>
ST_42 : Operation 824 [1/2] (3.34ns)   --->   "%mul_ln620_10 = mul i28 %zext_ln620_2, i28 4240" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 824 'mul' 'mul_ln620_10' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 825 [1/1] (0.00ns)   --->   "%decis_10 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln620_10, i32 15, i32 27" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 825 'partselect' 'decis_10' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 3.34>
ST_43 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln613_11 = zext i13 %decis_10" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 826 'zext' 'zext_ln613_11' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10)> <Delay = 0.00>
ST_43 : Operation 827 [1/1] (2.55ns)   --->   "%icmp_ln621_11 = icmp_slt  i32 %zext_ln613_11, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 827 'icmp' 'icmp_ln621_11' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 828 [2/2] (3.34ns)   --->   "%mul_ln620_11 = mul i28 %zext_ln620_2, i28 4696" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 828 'mul' 'mul_ln620_11' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.34>
ST_44 : Operation 829 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_11, void %for.end.i, void %for.inc.i23.11" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 829 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10)> <Delay = 3.20>
ST_44 : Operation 830 [1/2] (3.34ns)   --->   "%mul_ln620_11 = mul i28 %zext_ln620_2, i28 4696" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 830 'mul' 'mul_ln620_11' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 831 [1/1] (0.00ns)   --->   "%decis_11 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln620_11, i32 15, i32 27" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 831 'partselect' 'decis_11' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 3.34>
ST_45 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln613_12 = zext i13 %decis_11" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 832 'zext' 'zext_ln613_12' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11)> <Delay = 0.00>
ST_45 : Operation 833 [1/1] (2.55ns)   --->   "%icmp_ln621_12 = icmp_slt  i32 %zext_ln613_12, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 833 'icmp' 'icmp_ln621_12' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 834 [2/2] (3.34ns)   --->   "%mul_ln620_12 = mul i28 %zext_ln620_2, i28 5200" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 834 'mul' 'mul_ln620_12' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.34>
ST_46 : Operation 835 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_12, void %for.end.i, void %for.inc.i23.12" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 835 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11)> <Delay = 3.20>
ST_46 : Operation 836 [1/2] (3.34ns)   --->   "%mul_ln620_12 = mul i28 %zext_ln620_2, i28 5200" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 836 'mul' 'mul_ln620_12' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 837 [1/1] (0.00ns)   --->   "%decis_12 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln620_12, i32 15, i32 27" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 837 'partselect' 'decis_12' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 3.34>
ST_47 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln613_13 = zext i13 %decis_12" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 838 'zext' 'zext_ln613_13' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12)> <Delay = 0.00>
ST_47 : Operation 839 [1/1] (2.55ns)   --->   "%icmp_ln621_13 = icmp_slt  i32 %zext_ln613_13, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 839 'icmp' 'icmp_ln621_13' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 840 [2/2] (3.34ns)   --->   "%mul_ln620_13 = mul i28 %zext_ln620_2, i28 5712" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 840 'mul' 'mul_ln620_13' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.34>
ST_48 : Operation 841 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_13, void %for.end.i, void %for.inc.i23.13" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 841 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12)> <Delay = 3.20>
ST_48 : Operation 842 [1/2] (3.34ns)   --->   "%mul_ln620_13 = mul i28 %zext_ln620_2, i28 5712" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 842 'mul' 'mul_ln620_13' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 843 [1/1] (0.00ns)   --->   "%decis_13 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln620_13, i32 15, i32 27" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 843 'partselect' 'decis_13' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13)> <Delay = 0.00>

State 49 <SV = 48> <Delay = 3.34>
ST_49 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln613_14 = zext i13 %decis_13" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 844 'zext' 'zext_ln613_14' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13)> <Delay = 0.00>
ST_49 : Operation 845 [1/1] (2.55ns)   --->   "%icmp_ln621_14 = icmp_slt  i32 %zext_ln613_14, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 845 'icmp' 'icmp_ln621_14' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 846 [2/2] (3.34ns)   --->   "%mul_ln620_14 = mul i28 %zext_ln620_2, i28 6288" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 846 'mul' 'mul_ln620_14' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.34>
ST_50 : Operation 847 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_14, void %for.end.i, void %for.inc.i23.14" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 847 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13)> <Delay = 3.20>
ST_50 : Operation 848 [1/2] (3.34ns)   --->   "%mul_ln620_14 = mul i28 %zext_ln620_2, i28 6288" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 848 'mul' 'mul_ln620_14' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 849 [1/1] (0.00ns)   --->   "%decis_14 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln620_14, i32 15, i32 27" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 849 'partselect' 'decis_14' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14)> <Delay = 0.00>

State 51 <SV = 50> <Delay = 3.34>
ST_51 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln613_15 = zext i13 %decis_14" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 850 'zext' 'zext_ln613_15' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14)> <Delay = 0.00>
ST_51 : Operation 851 [1/1] (2.55ns)   --->   "%icmp_ln621_15 = icmp_slt  i32 %zext_ln613_15, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 851 'icmp' 'icmp_ln621_15' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 852 [2/2] (3.34ns)   --->   "%mul_ln620_15 = mul i28 %zext_ln620_2, i28 6864" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 852 'mul' 'mul_ln620_15' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.34>
ST_52 : Operation 853 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_15, void %for.end.i, void %for.inc.i23.15" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 853 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14)> <Delay = 3.20>
ST_52 : Operation 854 [1/2] (3.34ns)   --->   "%mul_ln620_15 = mul i28 %zext_ln620_2, i28 6864" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 854 'mul' 'mul_ln620_15' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 855 [1/1] (0.00ns)   --->   "%decis_15 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln620_15, i32 15, i32 27" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 855 'partselect' 'decis_15' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15)> <Delay = 0.00>

State 53 <SV = 52> <Delay = 3.34>
ST_53 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln613_16 = zext i13 %decis_15" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 856 'zext' 'zext_ln613_16' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15)> <Delay = 0.00>
ST_53 : Operation 857 [1/1] (2.55ns)   --->   "%icmp_ln621_16 = icmp_slt  i32 %zext_ln613_16, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 857 'icmp' 'icmp_ln621_16' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 858 [2/2] (3.34ns)   --->   "%mul_ln620_16 = mul i28 %zext_ln620_2, i28 7520" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 858 'mul' 'mul_ln620_16' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.34>
ST_54 : Operation 859 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_16, void %for.end.i, void %for.inc.i23.16" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 859 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15)> <Delay = 3.20>
ST_54 : Operation 860 [1/2] (3.34ns)   --->   "%mul_ln620_16 = mul i28 %zext_ln620_2, i28 7520" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 860 'mul' 'mul_ln620_16' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 861 [1/1] (0.00ns)   --->   "%decis_16 = partselect i13 @_ssdm_op_PartSelect.i13.i28.i32.i32, i28 %mul_ln620_16, i32 15, i32 27" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 861 'partselect' 'decis_16' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16)> <Delay = 0.00>

State 55 <SV = 54> <Delay = 2.55>
ST_55 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln613_17 = zext i13 %decis_16" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 862 'zext' 'zext_ln613_17' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16)> <Delay = 0.00>
ST_55 : Operation 863 [1/1] (2.55ns)   --->   "%icmp_ln621_17 = icmp_slt  i32 %zext_ln613_17, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 863 'icmp' 'icmp_ln621_17' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 864 [1/1] (0.00ns)   --->   "%shl_ln620_2 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i15.i13, i15 %detl_load, i13 0" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 864 'bitconcatenate' 'shl_ln620_2' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17)> <Delay = 0.00>
ST_55 : Operation 865 [1/1] (0.00ns)   --->   "%zext_ln620_10 = zext i28 %shl_ln620_2" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 865 'zext' 'zext_ln620_10' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17)> <Delay = 0.00>
ST_55 : Operation 866 [1/1] (0.00ns)   --->   "%shl_ln620_3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i15.i3, i15 %detl_load, i3 0" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 866 'bitconcatenate' 'shl_ln620_3' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17)> <Delay = 0.00>
ST_55 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln620_11 = zext i18 %shl_ln620_3" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 867 'zext' 'zext_ln620_11' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17)> <Delay = 0.00>
ST_55 : Operation 868 [1/1] (2.43ns)   --->   "%sub_ln620 = sub i29 %zext_ln620_10, i29 %zext_ln620_11" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 868 'sub' 'sub_ln620' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 869 [1/1] (0.00ns)   --->   "%decis_17 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %sub_ln620, i32 15, i32 28" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 869 'partselect' 'decis_17' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17)> <Delay = 0.00>

State 56 <SV = 55> <Delay = 3.34>
ST_56 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln620_1 = zext i15 %detl_load" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 870 'zext' 'zext_ln620_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 871 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_17, void %for.end.i, void %for.inc.i23.17" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 871 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16)> <Delay = 3.20>
ST_56 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln613 = sext i14 %decis_17" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 872 'sext' 'sext_ln613' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17)> <Delay = 0.00>
ST_56 : Operation 873 [1/1] (2.55ns)   --->   "%icmp_ln621_18 = icmp_slt  i32 %sext_ln613, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 873 'icmp' 'icmp_ln621_18' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 874 [2/2] (3.34ns)   --->   "%mul_ln620_17 = mul i29 %zext_ln620_1, i29 8968" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 874 'mul' 'mul_ln620_17' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.34>
ST_57 : Operation 875 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_18, void %for.end.i, void %for.inc.i23.18" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 875 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17)> <Delay = 3.20>
ST_57 : Operation 876 [1/2] (3.34ns)   --->   "%mul_ln620_17 = mul i29 %zext_ln620_1, i29 8968" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 876 'mul' 'mul_ln620_17' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 877 [1/1] (0.00ns)   --->   "%decis_18 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln620_17, i32 15, i32 28" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 877 'partselect' 'decis_18' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18)> <Delay = 0.00>

State 58 <SV = 57> <Delay = 3.34>
ST_58 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln613_18 = zext i14 %decis_18" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 878 'zext' 'zext_ln613_18' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18)> <Delay = 0.00>
ST_58 : Operation 879 [1/1] (2.55ns)   --->   "%icmp_ln621_19 = icmp_slt  i32 %zext_ln613_18, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 879 'icmp' 'icmp_ln621_19' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 880 [2/2] (3.34ns)   --->   "%mul_ln620_18 = mul i29 %zext_ln620_1, i29 9752" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 880 'mul' 'mul_ln620_18' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.34>
ST_59 : Operation 881 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_19, void %for.end.i, void %for.inc.i23.19" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 881 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18)> <Delay = 3.20>
ST_59 : Operation 882 [1/2] (3.34ns)   --->   "%mul_ln620_18 = mul i29 %zext_ln620_1, i29 9752" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 882 'mul' 'mul_ln620_18' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 883 [1/1] (0.00ns)   --->   "%decis_19 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln620_18, i32 15, i32 28" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 883 'partselect' 'decis_19' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19)> <Delay = 0.00>

State 60 <SV = 59> <Delay = 3.34>
ST_60 : Operation 884 [1/1] (0.00ns)   --->   "%zext_ln613_19 = zext i14 %decis_19" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 884 'zext' 'zext_ln613_19' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19)> <Delay = 0.00>
ST_60 : Operation 885 [1/1] (2.55ns)   --->   "%icmp_ln621_20 = icmp_slt  i32 %zext_ln613_19, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 885 'icmp' 'icmp_ln621_20' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 886 [2/2] (3.34ns)   --->   "%mul_ln620_19 = mul i29 %zext_ln620_1, i29 10712" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 886 'mul' 'mul_ln620_19' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.34>
ST_61 : Operation 887 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_20, void %for.end.i, void %for.inc.i23.20" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 887 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19)> <Delay = 3.20>
ST_61 : Operation 888 [1/2] (3.34ns)   --->   "%mul_ln620_19 = mul i29 %zext_ln620_1, i29 10712" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 888 'mul' 'mul_ln620_19' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 889 [1/1] (0.00ns)   --->   "%decis_20 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln620_19, i32 15, i32 28" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 889 'partselect' 'decis_20' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20)> <Delay = 0.00>

State 62 <SV = 61> <Delay = 3.34>
ST_62 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln613_20 = zext i14 %decis_20" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 890 'zext' 'zext_ln613_20' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20)> <Delay = 0.00>
ST_62 : Operation 891 [1/1] (2.55ns)   --->   "%icmp_ln621_21 = icmp_slt  i32 %zext_ln613_20, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 891 'icmp' 'icmp_ln621_21' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 892 [2/2] (3.34ns)   --->   "%mul_ln620_20 = mul i29 %zext_ln620_1, i29 11664" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 892 'mul' 'mul_ln620_20' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.34>
ST_63 : Operation 893 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_21, void %for.end.i, void %for.inc.i23.21" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 893 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20)> <Delay = 3.20>
ST_63 : Operation 894 [1/2] (3.34ns)   --->   "%mul_ln620_20 = mul i29 %zext_ln620_1, i29 11664" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 894 'mul' 'mul_ln620_20' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 895 [1/1] (0.00ns)   --->   "%decis_21 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln620_20, i32 15, i32 28" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 895 'partselect' 'decis_21' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21)> <Delay = 0.00>

State 64 <SV = 63> <Delay = 3.34>
ST_64 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln613_21 = zext i14 %decis_21" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 896 'zext' 'zext_ln613_21' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21)> <Delay = 0.00>
ST_64 : Operation 897 [1/1] (2.55ns)   --->   "%icmp_ln621_22 = icmp_slt  i32 %zext_ln613_21, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 897 'icmp' 'icmp_ln621_22' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 898 [2/2] (3.34ns)   --->   "%mul_ln620_21 = mul i29 %zext_ln620_1, i29 12896" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 898 'mul' 'mul_ln620_21' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.34>
ST_65 : Operation 899 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_22, void %for.end.i, void %for.inc.i23.22" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 899 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21)> <Delay = 3.20>
ST_65 : Operation 900 [1/2] (3.34ns)   --->   "%mul_ln620_21 = mul i29 %zext_ln620_1, i29 12896" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 900 'mul' 'mul_ln620_21' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 901 [1/1] (0.00ns)   --->   "%decis_22 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln620_21, i32 15, i32 28" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 901 'partselect' 'decis_22' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22)> <Delay = 0.00>

State 66 <SV = 65> <Delay = 3.34>
ST_66 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln613_22 = zext i14 %decis_22" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 902 'zext' 'zext_ln613_22' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22)> <Delay = 0.00>
ST_66 : Operation 903 [1/1] (2.55ns)   --->   "%icmp_ln621_23 = icmp_slt  i32 %zext_ln613_22, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 903 'icmp' 'icmp_ln621_23' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 904 [2/2] (3.34ns)   --->   "%mul_ln620_22 = mul i29 %zext_ln620_1, i29 14120" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 904 'mul' 'mul_ln620_22' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.34>
ST_67 : Operation 905 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_23, void %for.end.i, void %for.inc.i23.23" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 905 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22)> <Delay = 3.20>
ST_67 : Operation 906 [1/2] (3.34ns)   --->   "%mul_ln620_22 = mul i29 %zext_ln620_1, i29 14120" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 906 'mul' 'mul_ln620_22' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 907 [1/1] (0.00ns)   --->   "%decis_23 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln620_22, i32 15, i32 28" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 907 'partselect' 'decis_23' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23)> <Delay = 0.00>

State 68 <SV = 67> <Delay = 3.34>
ST_68 : Operation 908 [1/1] (0.00ns)   --->   "%zext_ln613_23 = zext i14 %decis_23" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 908 'zext' 'zext_ln613_23' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23)> <Delay = 0.00>
ST_68 : Operation 909 [1/1] (2.55ns)   --->   "%icmp_ln621_24 = icmp_slt  i32 %zext_ln613_23, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 909 'icmp' 'icmp_ln621_24' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 910 [2/2] (3.34ns)   --->   "%mul_ln620_23 = mul i29 %zext_ln620_1, i29 15840" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 910 'mul' 'mul_ln620_23' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.34>
ST_69 : Operation 911 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_24, void %for.end.i, void %for.inc.i23.24" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 911 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23)> <Delay = 3.20>
ST_69 : Operation 912 [1/2] (3.34ns)   --->   "%mul_ln620_23 = mul i29 %zext_ln620_1, i29 15840" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 912 'mul' 'mul_ln620_23' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 913 [1/1] (0.00ns)   --->   "%decis_24 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln620_23, i32 15, i32 28" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 913 'partselect' 'decis_24' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24)> <Delay = 0.00>

State 70 <SV = 69> <Delay = 3.34>
ST_70 : Operation 914 [1/1] (0.00ns)   --->   "%zext_ln620 = zext i15 %detl_load" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 914 'zext' 'zext_ln620' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln613_24 = zext i14 %decis_24" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 915 'zext' 'zext_ln613_24' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24)> <Delay = 0.00>
ST_70 : Operation 916 [1/1] (2.55ns)   --->   "%icmp_ln621_25 = icmp_slt  i32 %zext_ln613_24, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 916 'icmp' 'icmp_ln621_25' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 917 [2/2] (3.34ns)   --->   "%mul_ln620_24 = mul i30 %zext_ln620, i30 17560" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 917 'mul' 'mul_ln620_24' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.34>
ST_71 : Operation 918 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_25, void %for.end.i, void %for.inc.i23.25" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 918 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24)> <Delay = 3.20>
ST_71 : Operation 919 [1/2] (3.34ns)   --->   "%mul_ln620_24 = mul i30 %zext_ln620, i30 17560" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 919 'mul' 'mul_ln620_24' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 920 [1/1] (0.00ns)   --->   "%decis_25 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln620_24, i32 15, i32 29" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 920 'partselect' 'decis_25' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25)> <Delay = 0.00>

State 72 <SV = 71> <Delay = 3.34>
ST_72 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln613_25 = zext i15 %decis_25" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 921 'zext' 'zext_ln613_25' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25)> <Delay = 0.00>
ST_72 : Operation 922 [1/1] (2.55ns)   --->   "%icmp_ln621_26 = icmp_slt  i32 %zext_ln613_25, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 922 'icmp' 'icmp_ln621_26' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 923 [2/2] (3.34ns)   --->   "%mul_ln620_25 = mul i30 %zext_ln620, i30 20456" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 923 'mul' 'mul_ln620_25' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.34>
ST_73 : Operation 924 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_26, void %for.end.i, void %for.inc.i23.26" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 924 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25)> <Delay = 3.20>
ST_73 : Operation 925 [1/2] (3.34ns)   --->   "%mul_ln620_25 = mul i30 %zext_ln620, i30 20456" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 925 'mul' 'mul_ln620_25' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 926 [1/1] (0.00ns)   --->   "%decis_26 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln620_25, i32 15, i32 29" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 926 'partselect' 'decis_26' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26)> <Delay = 0.00>

State 74 <SV = 73> <Delay = 3.34>
ST_74 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln613_26 = zext i15 %decis_26" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 927 'zext' 'zext_ln613_26' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26)> <Delay = 0.00>
ST_74 : Operation 928 [1/1] (2.55ns)   --->   "%icmp_ln621_27 = icmp_slt  i32 %zext_ln613_26, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 928 'icmp' 'icmp_ln621_27' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 929 [2/2] (3.34ns)   --->   "%mul_ln620_26 = mul i30 %zext_ln620, i30 23352" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 929 'mul' 'mul_ln620_26' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.34>
ST_75 : Operation 930 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_27, void %for.end.i, void %for.inc.i23.27" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 930 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26)> <Delay = 3.20>
ST_75 : Operation 931 [1/2] (3.34ns)   --->   "%mul_ln620_26 = mul i30 %zext_ln620, i30 23352" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 931 'mul' 'mul_ln620_26' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 932 [1/1] (0.00ns)   --->   "%decis_27 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln620_26, i32 15, i32 29" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 932 'partselect' 'decis_27' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27)> <Delay = 0.00>

State 76 <SV = 75> <Delay = 2.55>
ST_76 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln620_4 = zext i15 %detl_load" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 933 'zext' 'zext_ln620_4' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln613_27 = zext i15 %decis_27" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 934 'zext' 'zext_ln613_27' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27)> <Delay = 0.00>
ST_76 : Operation 935 [1/1] (2.55ns)   --->   "%icmp_ln621_28 = icmp_slt  i32 %zext_ln613_27, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 935 'icmp' 'icmp_ln621_28' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 936 [1/1] (0.00ns)   --->   "%shl_ln620_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i15.i15, i15 %detl_load, i15 0" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 936 'bitconcatenate' 'shl_ln620_4' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27 & icmp_ln621_28)> <Delay = 0.00>
ST_76 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln620_12 = zext i30 %shl_ln620_4" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 937 'zext' 'zext_ln620_12' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27 & icmp_ln621_28)> <Delay = 0.00>
ST_76 : Operation 938 [1/1] (2.49ns)   --->   "%sub_ln620_1 = sub i31 %zext_ln620_12, i31 %zext_ln620_4" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 938 'sub' 'sub_ln620_1' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27 & icmp_ln621_28)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 939 [1/1] (0.00ns)   --->   "%decis_28 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %sub_ln620_1, i32 15, i32 30" [benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 939 'partselect' 'decis_28' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27 & icmp_ln621_28)> <Delay = 0.00>

State 77 <SV = 76> <Delay = 3.53>
ST_77 : Operation 940 [1/1] (3.20ns)   --->   "%br_ln621 = br i1 %icmp_ln621_28, void %for.end.i, void %for.inc.i23.28" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 940 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27)> <Delay = 3.20>
ST_77 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln613_1 = sext i16 %decis_28" [benchmarks/chstone/adpcm/src/adpcm.c:613->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 941 'sext' 'sext_ln613_1' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27 & icmp_ln621_28)> <Delay = 0.00>
ST_77 : Operation 942 [1/1] (2.55ns)   --->   "%icmp_ln621_29 = icmp_slt  i32 %sext_ln613_1, i32 %m_4" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 942 'icmp' 'icmp_ln621_29' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27 & icmp_ln621_28)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 943 [1/1] (0.98ns)   --->   "%select_ln621 = select i1 %icmp_ln621_29, i5 30, i5 29" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 943 'select' 'select_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27 & icmp_ln621_28)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.20>
ST_78 : Operation 944 [1/1] (3.20ns)   --->   "%br_ln621 = br void %for.end.i" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 944 'br' 'br_ln621' <Predicate = (icmp_ln621 & icmp_ln621_1 & icmp_ln621_2 & icmp_ln621_3 & icmp_ln621_4 & icmp_ln621_5 & icmp_ln621_6 & icmp_ln621_7 & icmp_ln621_8 & icmp_ln621_9 & icmp_ln621_10 & icmp_ln621_11 & icmp_ln621_12 & icmp_ln621_13 & icmp_ln621_14 & icmp_ln621_15 & icmp_ln621_16 & icmp_ln621_17 & icmp_ln621_18 & icmp_ln621_19 & icmp_ln621_20 & icmp_ln621_21 & icmp_ln621_22 & icmp_ln621_23 & icmp_ln621_24 & icmp_ln621_25 & icmp_ln621_26 & icmp_ln621_27 & icmp_ln621_28)> <Delay = 3.20>

State 79 <SV = 78> <Delay = 2.32>
ST_79 : Operation 945 [1/1] (0.00ns)   --->   "%mil_02_i = phi i5 0, void %entry, i5 1, void %for.inc.i23, i5 2, void %for.inc.i23.1, i5 3, void %for.inc.i23.2, i5 4, void %for.inc.i23.3, i5 5, void %for.inc.i23.4, i5 6, void %for.inc.i23.5, i5 7, void %for.inc.i23.6, i5 8, void %for.inc.i23.7, i5 9, void %for.inc.i23.8, i5 10, void %for.inc.i23.9, i5 11, void %for.inc.i23.10, i5 12, void %for.inc.i23.11, i5 13, void %for.inc.i23.12, i5 14, void %for.inc.i23.13, i5 15, void %for.inc.i23.14, i5 16, void %for.inc.i23.15, i5 17, void %for.inc.i23.16, i5 18, void %for.inc.i23.17, i5 19, void %for.inc.i23.18, i5 20, void %for.inc.i23.19, i5 21, void %for.inc.i23.20, i5 22, void %for.inc.i23.21, i5 23, void %for.inc.i23.22, i5 24, void %for.inc.i23.23, i5 25, void %for.inc.i23.24, i5 26, void %for.inc.i23.25, i5 27, void %for.inc.i23.26, i5 28, void %for.inc.i23.27, i5 %select_ln621, void %for.inc.i23.28" [benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 945 'phi' 'mil_02_i' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i5 %mil_02_i" [benchmarks/chstone/adpcm/src/adpcm.c:628->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 946 'zext' 'zext_ln628' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 947 [1/1] (0.00ns)   --->   "%br_ln625 = br i1 %tmp_3, void %if.then5.i, void %if.else.i" [benchmarks/chstone/adpcm/src/adpcm.c:625->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 947 'br' 'br_ln625' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 948 [1/1] (0.00ns)   --->   "%quant26bt_pos_addr = getelementptr i6 %quant26bt_pos, i64 0, i64 %zext_ln628" [benchmarks/chstone/adpcm/src/adpcm.c:626->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 948 'getelementptr' 'quant26bt_pos_addr' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_79 : Operation 949 [2/2] (2.32ns)   --->   "%ril = load i5 %quant26bt_pos_addr" [benchmarks/chstone/adpcm/src/adpcm.c:626->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 949 'load' 'ril' <Predicate = (!tmp_3)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>
ST_79 : Operation 950 [1/1] (0.00ns)   --->   "%quant26bt_neg_addr = getelementptr i6 %quant26bt_neg, i64 0, i64 %zext_ln628" [benchmarks/chstone/adpcm/src/adpcm.c:628->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 950 'getelementptr' 'quant26bt_neg_addr' <Predicate = (tmp_3)> <Delay = 0.00>
ST_79 : Operation 951 [2/2] (2.32ns)   --->   "%ril_1 = load i5 %quant26bt_neg_addr" [benchmarks/chstone/adpcm/src/adpcm.c:628->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 951 'load' 'ril_1' <Predicate = (tmp_3)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>

State 80 <SV = 79> <Delay = 2.32>
ST_80 : Operation 952 [1/2] (2.32ns)   --->   "%ril = load i5 %quant26bt_pos_addr" [benchmarks/chstone/adpcm/src/adpcm.c:626->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 952 'load' 'ril' <Predicate = (!tmp_3)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>
ST_80 : Operation 953 [1/2] (2.32ns)   --->   "%ril_1 = load i5 %quant26bt_neg_addr" [benchmarks/chstone/adpcm/src/adpcm.c:628->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 953 'load' 'ril_1' <Predicate = (tmp_3)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 31> <ROM>

State 81 <SV = 80> <Delay = 1.58>
ST_81 : Operation 954 [1/1] (1.58ns)   --->   "%br_ln626 = br void %quantl.exit" [benchmarks/chstone/adpcm/src/adpcm.c:626->benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 954 'br' 'br_ln626' <Predicate = (!tmp_3)> <Delay = 1.58>
ST_81 : Operation 955 [1/1] (1.58ns)   --->   "%br_ln0 = br void %quantl.exit"   --->   Operation 955 'br' 'br_ln0' <Predicate = (tmp_3)> <Delay = 1.58>

State 82 <SV = 81> <Delay = 2.32>
ST_82 : Operation 956 [1/1] (0.00ns)   --->   "%ril_2 = phi i6 %ril, void %if.then5.i, i6 %ril_1, void %if.else.i"   --->   Operation 956 'phi' 'ril_2' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 957 [1/1] (0.00ns)   --->   "%store_ln299 = store i6 %ril_2, i6 %il" [benchmarks/chstone/adpcm/src/adpcm.c:299]   --->   Operation 957 'store' 'store_ln299' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 958 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %ril_2, i32 2, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:303]   --->   Operation 958 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 959 [1/1] (0.00ns)   --->   "%zext_ln303 = zext i4 %lshr_ln" [benchmarks/chstone/adpcm/src/adpcm.c:303]   --->   Operation 959 'zext' 'zext_ln303' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 960 [1/1] (0.00ns)   --->   "%qq4_code4_table_addr = getelementptr i16 %qq4_code4_table, i64 0, i64 %zext_ln303" [benchmarks/chstone/adpcm/src/adpcm.c:303]   --->   Operation 960 'getelementptr' 'qq4_code4_table_addr' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 961 [2/2] (2.32ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:303]   --->   Operation 961 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_82 : Operation 962 [1/1] (0.00ns)   --->   "%wl_code_table_addr = getelementptr i13 %wl_code_table, i64 0, i64 %zext_ln303" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 962 'getelementptr' 'wl_code_table_addr' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 963 [2/2] (2.32ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 963 'load' 'wl_code_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>

State 83 <SV = 82> <Delay = 2.32>
ST_83 : Operation 964 [1/2] (2.32ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:303]   --->   Operation 964 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_83 : Operation 965 [1/1] (0.00ns)   --->   "%nbl_load = load i15 %nbl" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 965 'load' 'nbl_load' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln639 = zext i15 %nbl_load" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 966 'zext' 'zext_ln639' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 967 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %nbl_load, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 967 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln639_1 = zext i22 %shl_ln5" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 968 'zext' 'zext_ln639_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 969 [1/1] (2.25ns)   --->   "%sub_ln639 = sub i23 %zext_ln639_1, i23 %zext_ln639" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 969 'sub' 'sub_ln639' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 970 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln639, i32 7, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 970 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 971 [1/2] (2.32ns)   --->   "%wl_code_table_load = load i4 %wl_code_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 971 'load' 'wl_code_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 16> <ROM>

State 84 <SV = 83> <Delay = 3.34>
ST_84 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln303 = sext i16 %qq4_code4_table_load" [benchmarks/chstone/adpcm/src/adpcm.c:303]   --->   Operation 972 'sext' 'sext_ln303' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 973 [2/2] (3.34ns)   --->   "%mul_ln303 = mul i31 %sext_ln303, i31 %zext_ln620_4" [benchmarks/chstone/adpcm/src/adpcm.c:303]   --->   Operation 973 'mul' 'mul_ln303' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln640 = sext i16 %trunc_ln7" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 974 'sext' 'sext_ln640' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 975 [1/1] (0.00ns)   --->   "%sext_ln640_1 = sext i13 %wl_code_table_load" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 975 'sext' 'sext_ln640_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 976 [1/1] (2.07ns)   --->   "%add_ln640 = add i17 %sext_ln640_1, i17 %sext_ln640" [benchmarks/chstone/adpcm/src/adpcm.c:640->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 976 'add' 'add_ln640' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.64>
ST_85 : Operation 977 [1/2] (3.34ns)   --->   "%mul_ln303 = mul i31 %sext_ln303, i31 %zext_ln620_4" [benchmarks/chstone/adpcm/src/adpcm.c:303]   --->   Operation 977 'mul' 'mul_ln303' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 978 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln303, i32 15, i32 30" [benchmarks/chstone/adpcm/src/adpcm.c:303]   --->   Operation 978 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 979 [1/1] (0.00ns)   --->   "%sext_ln636 = sext i17 %add_ln640" [benchmarks/chstone/adpcm/src/adpcm.c:636->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 979 'sext' 'sext_ln636' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln636, i32 31" [benchmarks/chstone/adpcm/src/adpcm.c:641->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 980 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 981 [1/1] (0.78ns)   --->   "%select_ln641 = select i1 %tmp_6, i17 0, i17 %add_ln640" [benchmarks/chstone/adpcm/src/adpcm.c:641->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 981 'select' 'select_ln641' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 982 [1/1] (0.00ns)   --->   "%trunc_ln636 = trunc i17 %select_ln641" [benchmarks/chstone/adpcm/src/adpcm.c:636->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 982 'trunc' 'trunc_ln636' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 983 [1/1] (2.10ns)   --->   "%icmp_ln643 = icmp_ugt  i17 %select_ln641, i17 18432" [benchmarks/chstone/adpcm/src/adpcm.c:643->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 983 'icmp' 'icmp_ln643' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 984 [1/1] (0.75ns)   --->   "%select_ln643 = select i1 %icmp_ln643, i15 18432, i15 %trunc_ln636" [benchmarks/chstone/adpcm/src/adpcm.c:643->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 984 'select' 'select_ln643' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 985 [1/1] (0.00ns)   --->   "%store_ln306 = store i15 %select_ln643, i15 %nbl" [benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 985 'store' 'store_ln306' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 986 [1/1] (0.00ns)   --->   "%wd1 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %select_ln643, i32 6, i32 10" [benchmarks/chstone/adpcm/src/adpcm.c:654->benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 986 'partselect' 'wd1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 987 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %select_ln643, i32 11, i32 14" [benchmarks/chstone/adpcm/src/adpcm.c:653->benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 987 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>

State 86 <SV = 85> <Delay = 3.34>
ST_86 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln587 = sext i32 %delay_bpl_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 988 'sext' 'sext_ln587' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 989 [1/1] (0.00ns)   --->   "%sext_ln587_2 = sext i16 %delay_dltx_load" [benchmarks/chstone/adpcm/src/adpcm.c:587->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 989 'sext' 'sext_ln587_2' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln589_2 = sext i16 %delay_dltx_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 990 'sext' 'sext_ln589_2' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln589_4 = sext i32 %delay_bpl_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 991 'sext' 'sext_ln589_4' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln589_6 = sext i16 %delay_dltx_load_2" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 992 'sext' 'sext_ln589_6' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln589_10 = sext i16 %delay_dltx_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 993 'sext' 'sext_ln589_10' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 994 [1/1] (0.00ns)   --->   "%sext_ln589_14 = sext i16 %delay_dltx_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 994 'sext' 'sext_ln589_14' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln589_18 = sext i16 %delay_dltx_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 995 'sext' 'sext_ln589_18' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln303_1 = sext i16 %trunc_ln6" [benchmarks/chstone/adpcm/src/adpcm.c:303]   --->   Operation 996 'sext' 'sext_ln303_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln639 = sext i16 %trunc_ln6" [benchmarks/chstone/adpcm/src/adpcm.c:639->benchmarks/chstone/adpcm/src/adpcm.c:306]   --->   Operation 997 'sext' 'sext_ln639' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln656 = zext i5 %wd1" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 998 'zext' 'zext_ln656' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 999 [1/1] (0.00ns)   --->   "%ilb_table_addr = getelementptr i12 %ilb_table, i64 0, i64 %zext_ln656" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 999 'getelementptr' 'ilb_table_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1000 [2/2] (2.32ns)   --->   "%ilb_table_load = load i5 %ilb_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 1000 'load' 'ilb_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_86 : Operation 1001 [1/1] (2.55ns)   --->   "%add_ln313 = add i32 %sext_ln303_1, i32 %trunc_ln2" [benchmarks/chstone/adpcm/src/adpcm.c:313]   --->   Operation 1001 'add' 'add_ln313' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1002 [1/1] (2.07ns)   --->   "%icmp_ln668 = icmp_eq  i16 %trunc_ln6, i16 0" [benchmarks/chstone/adpcm/src/adpcm.c:668->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1002 'icmp' 'icmp_ln668' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1003 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1003 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1004 [1/1] (2.87ns)   --->   "%sub_ln672 = sub i40 %shl_ln7, i40 %sext_ln587" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1004 'sub' 'sub_ln672' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1005 [1/1] (0.00ns)   --->   "%wd3_1 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1005 'partselect' 'wd3_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1006 [1/1] (0.00ns)   --->   "%shl_ln672_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load_2, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1006 'bitconcatenate' 'shl_ln672_2' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1007 [1/1] (2.87ns)   --->   "%sub_ln672_2 = sub i40 %shl_ln672_2, i40 %sext_ln589_4" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1007 'sub' 'sub_ln672_2' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1008 [1/1] (0.00ns)   --->   "%wd3_3 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_2, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1008 'partselect' 'wd3_3' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1009 [1/1] (0.00ns)   --->   "%br_ln668 = br i1 %icmp_ln668, void %upzero_label11.i, void %for.inc.i44" [benchmarks/chstone/adpcm/src/adpcm.c:668->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1009 'br' 'br_ln668' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1010 [2/2] (3.34ns)   --->   "%mul_ln679 = mul i32 %sext_ln303_1, i32 %sext_ln587_2" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1010 'mul' 'mul_ln679' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1011 [2/2] (3.34ns)   --->   "%mul_ln679_1 = mul i32 %sext_ln303_1, i32 %sext_ln589_2" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1011 'mul' 'mul_ln679_1' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1012 [2/2] (3.34ns)   --->   "%mul_ln679_2 = mul i32 %sext_ln303_1, i32 %sext_ln589_6" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1012 'mul' 'mul_ln679_2' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1013 [2/2] (3.34ns)   --->   "%mul_ln679_3 = mul i32 %sext_ln303_1, i32 %sext_ln589_10" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1013 'mul' 'mul_ln679_3' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1014 [2/2] (3.34ns)   --->   "%mul_ln679_4 = mul i32 %sext_ln303_1, i32 %sext_ln589_14" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1014 'mul' 'mul_ln679_4' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1015 [2/2] (3.34ns)   --->   "%mul_ln679_5 = mul i32 %sext_ln303_1, i32 %sext_ln589_18" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1015 'mul' 'mul_ln679_5' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1016 [1/1] (2.32ns)   --->   "%store_ln693 = store i16 %trunc_ln6, i16 0" [benchmarks/chstone/adpcm/src/adpcm.c:693->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1016 'store' 'store_ln693' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_86 : Operation 1017 [1/1] (2.52ns)   --->   "%add_ln330 = add i31 %sext_ln639, i31 %trunc_ln296" [benchmarks/chstone/adpcm/src/adpcm.c:330]   --->   Operation 1017 'add' 'add_ln330' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1018 [1/1] (0.00ns)   --->   "%store_ln334 = store i31 %add_ln330, i31 %rlt1" [benchmarks/chstone/adpcm/src/adpcm.c:334]   --->   Operation 1018 'store' 'store_ln334' <Predicate = true> <Delay = 0.00>

State 87 <SV = 86> <Delay = 3.87>
ST_87 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln589 = sext i32 %delay_bpl_load_1" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 1019 'sext' 'sext_ln589' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln589_8 = sext i32 %delay_bpl_load_3" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 1020 'sext' 'sext_ln589_8' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1021 [1/1] (0.00ns)   --->   "%sext_ln589_12 = sext i32 %delay_bpl_load_4" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 1021 'sext' 'sext_ln589_12' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln589_16 = sext i32 %delay_bpl_load_5" [benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289]   --->   Operation 1022 'sext' 'sext_ln589_16' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1023 [1/2] (2.32ns)   --->   "%ilb_table_load = load i5 %ilb_table_addr" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 1023 'load' 'ilb_table_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 32> <ROM>
ST_87 : Operation 1024 [1/1] (1.73ns)   --->   "%sub_ln656 = sub i4 9, i4 %trunc_ln9" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 1024 'sub' 'sub_ln656' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1025 [1/1] (0.00ns)   --->   "%shl_ln672_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load_1, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1025 'bitconcatenate' 'shl_ln672_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1026 [1/1] (2.87ns)   --->   "%sub_ln672_1 = sub i40 %shl_ln672_1, i40 %sext_ln589" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1026 'sub' 'sub_ln672_1' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1027 [1/1] (0.00ns)   --->   "%wd3_2 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_1, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1027 'partselect' 'wd3_2' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1028 [1/1] (0.00ns)   --->   "%shl_ln672_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load_3, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1028 'bitconcatenate' 'shl_ln672_3' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1029 [1/1] (2.87ns)   --->   "%sub_ln672_3 = sub i40 %shl_ln672_3, i40 %sext_ln589_8" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1029 'sub' 'sub_ln672_3' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1030 [1/1] (0.00ns)   --->   "%wd3_4 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_3, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1030 'partselect' 'wd3_4' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1031 [1/1] (0.00ns)   --->   "%shl_ln672_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load_4, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1031 'bitconcatenate' 'shl_ln672_4' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1032 [1/1] (2.87ns)   --->   "%sub_ln672_4 = sub i40 %shl_ln672_4, i40 %sext_ln589_12" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1032 'sub' 'sub_ln672_4' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1033 [1/1] (0.00ns)   --->   "%wd3_5 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_4, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1033 'partselect' 'wd3_5' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1034 [1/1] (0.00ns)   --->   "%shl_ln672_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %delay_bpl_load_5, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1034 'bitconcatenate' 'shl_ln672_5' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1035 [1/1] (2.87ns)   --->   "%sub_ln672_5 = sub i40 %shl_ln672_5, i40 %sext_ln589_16" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1035 'sub' 'sub_ln672_5' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1036 [1/1] (0.00ns)   --->   "%wd3_6 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %sub_ln672_5, i32 8, i32 39" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1036 'partselect' 'wd3_6' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1037 [1/2] (3.34ns)   --->   "%mul_ln679 = mul i32 %sext_ln303_1, i32 %sext_ln587_2" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1037 'mul' 'mul_ln679' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1038 [1/2] (3.34ns)   --->   "%mul_ln679_1 = mul i32 %sext_ln303_1, i32 %sext_ln589_2" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1038 'mul' 'mul_ln679_1' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1039 [1/2] (3.34ns)   --->   "%mul_ln679_2 = mul i32 %sext_ln303_1, i32 %sext_ln589_6" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1039 'mul' 'mul_ln679_2' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1040 [1/2] (3.34ns)   --->   "%mul_ln679_3 = mul i32 %sext_ln303_1, i32 %sext_ln589_10" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1040 'mul' 'mul_ln679_3' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1041 [1/2] (3.34ns)   --->   "%mul_ln679_4 = mul i32 %sext_ln303_1, i32 %sext_ln589_14" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1041 'mul' 'mul_ln679_4' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1042 [1/2] (3.34ns)   --->   "%mul_ln679_5 = mul i32 %sext_ln303_1, i32 %sext_ln589_18" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1042 'mul' 'mul_ln679_5' <Predicate = (!icmp_ln668)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1043 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_1, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1043 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_87 : Operation 1044 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_3, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1044 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_87 : Operation 1045 [1/1] (0.00ns)   --->   "%plt1_load = load i32 %plt1" [benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1045 'load' 'plt1_load' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1046 [1/1] (0.00ns)   --->   "%plt2_load = load i32 %plt2" [benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1046 'load' 'plt2_load' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1047 [1/1] (0.00ns)   --->   "%sext_ln705 = sext i32 %add_ln313" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1047 'sext' 'sext_ln705' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln705_1 = sext i32 %plt1_load" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1048 'sext' 'sext_ln705_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1049 [5/5] (3.87ns)   --->   "%mul_ln705 = mul i64 %sext_ln705_1, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1049 'mul' 'mul_ln705' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1050 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i32 %plt2_load" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1050 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1051 [5/5] (3.87ns)   --->   "%mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1051 'mul' 'mul_ln708' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1052 [1/1] (0.00ns)   --->   "%store_ln335 = store i32 %plt1_load, i32 %plt2" [benchmarks/chstone/adpcm/src/adpcm.c:335]   --->   Operation 1052 'store' 'store_ln335' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1053 [1/1] (0.00ns)   --->   "%store_ln336 = store i32 %add_ln313, i32 %plt1" [benchmarks/chstone/adpcm/src/adpcm.c:336]   --->   Operation 1053 'store' 'store_ln336' <Predicate = true> <Delay = 0.00>

State 88 <SV = 87> <Delay = 3.87>
ST_88 : Operation 1054 [1/1] (0.00ns)   --->   "%sub_ln656cast = zext i4 %sub_ln656" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 1054 'zext' 'sub_ln656cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1055 [1/1] (3.56ns)   --->   "%wd3 = lshr i12 %ilb_table_load, i12 %sub_ln656cast" [benchmarks/chstone/adpcm/src/adpcm.c:656->benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 1055 'lshr' 'wd3' <Predicate = true> <Delay = 3.56> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1056 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %wd3, i3 0" [benchmarks/chstone/adpcm/src/adpcm.c:657->benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 1056 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1057 [1/1] (0.00ns)   --->   "%store_ln310 = store i15 %shl_ln6, i15 %detl" [benchmarks/chstone/adpcm/src/adpcm.c:310]   --->   Operation 1057 'store' 'store_ln310' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node add_ln684)   --->   "%sext_ln679 = sext i32 %mul_ln679" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1058 'sext' 'sext_ln679' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_88 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node add_ln684)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1059 'bitselect' 'tmp_9' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_88 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node add_ln684)   --->   "%select_ln666 = select i1 %tmp_9, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1060 'select' 'select_ln666' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 1061 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684 = add i32 %select_ln666, i32 %wd3_1" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1061 'add' 'add_ln684' <Predicate = (!icmp_ln668)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_1)   --->   "%sext_ln679_1 = sext i32 %mul_ln679_1" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1062 'sext' 'sext_ln679_1' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_88 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_1)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_1, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1063 'bitselect' 'tmp_10' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_88 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_1)   --->   "%select_ln666_1 = select i1 %tmp_10, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1064 'select' 'select_ln666_1' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 1065 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_1 = add i32 %select_ln666_1, i32 %wd3_2" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1065 'add' 'add_ln684_1' <Predicate = (!icmp_ln668)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_2)   --->   "%sext_ln679_2 = sext i32 %mul_ln679_2" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1066 'sext' 'sext_ln679_2' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_88 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_2)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_2, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1067 'bitselect' 'tmp_11' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_88 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_2)   --->   "%select_ln666_2 = select i1 %tmp_11, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1068 'select' 'select_ln666_2' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 1069 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_2 = add i32 %select_ln666_2, i32 %wd3_3" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1069 'add' 'add_ln684_2' <Predicate = (!icmp_ln668)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_3)   --->   "%sext_ln679_3 = sext i32 %mul_ln679_3" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1070 'sext' 'sext_ln679_3' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_88 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_3)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_3, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1071 'bitselect' 'tmp_12' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_88 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_3)   --->   "%select_ln666_3 = select i1 %tmp_12, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1072 'select' 'select_ln666_3' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 1073 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_3 = add i32 %select_ln666_3, i32 %wd3_4" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1073 'add' 'add_ln684_3' <Predicate = (!icmp_ln668)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_4)   --->   "%sext_ln679_4 = sext i32 %mul_ln679_4" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1074 'sext' 'sext_ln679_4' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_88 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_4)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_4, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1075 'bitselect' 'tmp_13' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_88 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_4)   --->   "%select_ln666_4 = select i1 %tmp_13, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1076 'select' 'select_ln666_4' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 1077 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_4 = add i32 %select_ln666_4, i32 %wd3_5" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1077 'add' 'add_ln684_4' <Predicate = (!icmp_ln668)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_5)   --->   "%sext_ln679_5 = sext i32 %mul_ln679_5" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1078 'sext' 'sext_ln679_5' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_88 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_5)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sext_ln679_5, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1079 'bitselect' 'tmp_14' <Predicate = (!icmp_ln668)> <Delay = 0.00>
ST_88 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node add_ln684_5)   --->   "%select_ln666_5 = select i1 %tmp_14, i32 4294967168, i32 128" [benchmarks/chstone/adpcm/src/adpcm.c:666->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1080 'select' 'select_ln666_5' <Predicate = (!icmp_ln668)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 1081 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln684_5 = add i32 %select_ln666_5, i32 %wd3_6" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1081 'add' 'add_ln684_5' <Predicate = (!icmp_ln668)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1082 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_2, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1082 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_88 : Operation 1083 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_5, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1083 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_88 : Operation 1084 [1/1] (1.58ns)   --->   "%br_ln688 = br void %upzero.exit" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1084 'br' 'br_ln688' <Predicate = (icmp_ln668)> <Delay = 1.58>
ST_88 : Operation 1085 [4/5] (3.87ns)   --->   "%mul_ln705 = mul i64 %sext_ln705_1, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1085 'mul' 'mul_ln705' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1086 [4/5] (3.87ns)   --->   "%mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1086 'mul' 'mul_ln708' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 3.87>
ST_89 : Operation 1087 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_1, i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1087 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_89 : Operation 1088 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_3, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1088 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_89 : Operation 1089 [1/1] (1.58ns)   --->   "%br_ln688 = br void %upzero.exit" [benchmarks/chstone/adpcm/src/adpcm.c:688->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1089 'br' 'br_ln688' <Predicate = (!icmp_ln668)> <Delay = 1.58>
ST_89 : Operation 1090 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %wd3_4, i32 3" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1090 'store' 'store_ln672' <Predicate = (icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_89 : Operation 1091 [3/5] (3.87ns)   --->   "%mul_ln705 = mul i64 %sext_ln705_1, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1091 'mul' 'mul_ln705' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1092 [3/5] (3.87ns)   --->   "%mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1092 'mul' 'mul_ln708' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.87>
ST_90 : Operation 1093 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684, i32 0" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1093 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_90 : Operation 1094 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln684_5, void %upzero_label11.i, i32 %wd3_6, void %for.inc.i44"   --->   Operation 1094 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1095 [1/1] (2.32ns)   --->   "%store_ln672 = store i32 %storemerge, i32 5" [benchmarks/chstone/adpcm/src/adpcm.c:672->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1095 'store' 'store_ln672' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_90 : Operation 1096 [2/5] (3.87ns)   --->   "%mul_ln705 = mul i64 %sext_ln705_1, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1096 'mul' 'mul_ln705' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1097 [2/5] (3.87ns)   --->   "%mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1097 'mul' 'mul_ln708' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 3.87>
ST_91 : Operation 1098 [1/1] (0.00ns)   --->   "%sext_ln604 = sext i15 %al2_load" [benchmarks/chstone/adpcm/src/adpcm.c:604->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 1098 'sext' 'sext_ln604' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1099 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_2, i32 2" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1099 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_91 : Operation 1100 [1/1] (2.32ns)   --->   "%store_ln684 = store i32 %add_ln684_4, i32 4" [benchmarks/chstone/adpcm/src/adpcm.c:684->benchmarks/chstone/adpcm/src/adpcm.c:319]   --->   Operation 1100 'store' 'store_ln684' <Predicate = (!icmp_ln668)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_91 : Operation 1101 [1/5] (3.87ns)   --->   "%mul_ln705 = mul i64 %sext_ln705_1, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1101 'mul' 'mul_ln705' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1102 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln705, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1102 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1103 [1/5] (3.87ns)   --->   "%mul_ln708 = mul i64 %sext_ln708, i64 %sext_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1103 'mul' 'mul_ln708' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1104 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %al2_load, i7 0" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1104 'bitconcatenate' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1105 [1/1] (0.00ns)   --->   "%sext_ln716 = sext i22 %shl_ln8" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1105 'sext' 'sext_ln716' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1106 [1/1] (2.25ns)   --->   "%sub_ln716 = sub i23 %sext_ln716, i23 %sext_ln604" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1106 'sub' 'sub_ln716' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 2.13>
ST_92 : Operation 1107 [1/1] (0.00ns)   --->   "%wd2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %al1_load, i2 0" [benchmarks/chstone/adpcm/src/adpcm.c:704->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1107 'bitconcatenate' 'wd2' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_92 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln702 = sext i18 %wd2" [benchmarks/chstone/adpcm/src/adpcm.c:702->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1108 'sext' 'sext_ln702' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_92 : Operation 1109 [1/1] (2.13ns)   --->   "%sub_ln706 = sub i19 0, i19 %sext_ln702" [benchmarks/chstone/adpcm/src/adpcm.c:706->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1109 'sub' 'sub_ln706' <Predicate = (!tmp_15)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node add_ln716)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln708, i32 63" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1110 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node add_ln716)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln716, i32 7, i32 22" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1111 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node add_ln716)   --->   "%sext_ln716_1 = sext i16 %trunc_ln4" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1112 'sext' 'sext_ln716_1' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node add_ln716)   --->   "%select_ln716 = select i1 %tmp_16, i17 130944, i17 128" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1113 'select' 'select_ln716' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 1114 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln716 = add i17 %sext_ln716_1, i17 %select_ln716" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1114 'add' 'add_ln716' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 2.10>
ST_93 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node apl2)   --->   "%tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %al1_load, i32 5, i32 15" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1115 'partselect' 'tmp_4' <Predicate = (tmp_15)> <Delay = 0.00>
ST_93 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node apl2)   --->   "%sext_ln707 = sext i11 %tmp_4" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1116 'sext' 'sext_ln707' <Predicate = (tmp_15)> <Delay = 0.00>
ST_93 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node apl2)   --->   "%tmp_5 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln706, i32 7, i32 18" [benchmarks/chstone/adpcm/src/adpcm.c:707->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1117 'partselect' 'tmp_5' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_93 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node apl2)   --->   "%select_ln705 = select i1 %tmp_15, i12 %sext_ln707, i12 %tmp_5" [benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1118 'select' 'select_ln705' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node apl2)   --->   "%sext_ln708_2 = sext i12 %select_ln705" [benchmarks/chstone/adpcm/src/adpcm.c:708->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1119 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1120 [1/1] (2.10ns) (out node of the LUT)   --->   "%apl2 = add i17 %add_ln716, i17 %sext_ln708_2" [benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1120 'add' 'apl2' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 2.10>
ST_94 : Operation 1121 [1/1] (2.10ns)   --->   "%icmp_ln719 = icmp_sgt  i17 %apl2, i17 12288" [benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1121 'icmp' 'icmp_ln719' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 3.64>
ST_95 : Operation 1122 [1/1] (0.00ns)   --->   "%sext_ln602 = sext i16 %al1_load" [benchmarks/chstone/adpcm/src/adpcm.c:602->benchmarks/chstone/adpcm/src/adpcm.c:292]   --->   Operation 1122 'sext' 'sext_ln602' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1123 [1/1] (0.78ns)   --->   "%apl2_1 = select i1 %icmp_ln719, i17 12288, i17 %apl2" [benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1123 'select' 'apl2_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1124 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i17 %apl2_1" [benchmarks/chstone/adpcm/src/adpcm.c:703->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1124 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1125 [1/1] (2.10ns)   --->   "%icmp_ln721 = icmp_slt  i17 %apl2_1, i17 118784" [benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1125 'icmp' 'icmp_ln721' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1126 [1/1] (0.75ns)   --->   "%apl2_2 = select i1 %icmp_ln721, i15 20480, i15 %trunc_ln703" [benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1126 'select' 'apl2_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 1127 [1/1] (0.00ns)   --->   "%store_ln323 = store i15 %apl2_2, i15 %al2" [benchmarks/chstone/adpcm/src/adpcm.c:323]   --->   Operation 1127 'store' 'store_ln323' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1128 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %al1_load, i8 0" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 1128 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln734 = sext i24 %shl_ln9" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 1129 'sext' 'sext_ln734' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1130 [1/1] (2.31ns)   --->   "%sub_ln734 = sub i25 %sext_ln734, i25 %sext_ln602" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 1130 'sub' 'sub_ln734' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 2.10>
ST_96 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%trunc_ln5 = partselect i17 @_ssdm_op_PartSelect.i17.i25.i32.i32, i25 %sub_ln734, i32 8, i32 24" [benchmarks/chstone/adpcm/src/adpcm.c:734->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 1131 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%sext_ln735 = sext i17 %trunc_ln5" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 1132 'sext' 'sext_ln735' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node apl1)   --->   "%select_ln735 = select i1 %tmp_15, i18 261952, i18 192" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 1133 'select' 'select_ln735' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 1134 [1/1] (2.10ns) (out node of the LUT)   --->   "%apl1 = add i18 %select_ln735, i18 %sext_ln735" [benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 1134 'add' 'apl1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1135 [1/1] (1.94ns)   --->   "%wd3_7 = sub i15 15360, i15 %apl2_2" [benchmarks/chstone/adpcm/src/adpcm.c:744->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 1135 'sub' 'wd3_7' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 2.89>
ST_97 : Operation 1136 [1/1] (0.00ns)   --->   "%zext_ln733 = zext i15 %wd3_7" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 1136 'zext' 'zext_ln733' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1137 [1/1] (0.00ns)   --->   "%zext_ln733_1 = zext i15 %wd3_7" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 1137 'zext' 'zext_ln733_1' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1138 [1/1] (2.13ns)   --->   "%icmp_ln745 = icmp_sgt  i18 %apl1, i18 %zext_ln733" [benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 1138 'icmp' 'icmp_ln745' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1139 [1/1] (0.75ns)   --->   "%apl1_1 = select i1 %icmp_ln745, i18 %zext_ln733, i18 %apl1" [benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 1139 'select' 'apl1_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 1140 [1/1] (0.00ns)   --->   "%trunc_ln733 = trunc i18 %apl1_1" [benchmarks/chstone/adpcm/src/adpcm.c:733->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 1140 'trunc' 'trunc_ln733' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1141 [1/1] (1.94ns)   --->   "%apl1_2 = sub i16 0, i16 %zext_ln733_1" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 1141 'sub' 'apl1_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 2.94>
ST_98 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln747 = sext i16 %apl1_2" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 1142 'sext' 'sext_ln747' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1143 [1/1] (2.13ns)   --->   "%icmp_ln747 = icmp_slt  i18 %apl1_1, i18 %sext_ln747" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 1143 'icmp' 'icmp_ln747' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1144 [1/1] (0.80ns)   --->   "%apl1_3 = select i1 %icmp_ln747, i16 %apl1_2, i16 %trunc_ln733" [benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 1144 'select' 'apl1_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 1145 [1/1] (0.00ns)   --->   "%store_ln327 = store i16 %apl1_3, i16 %al1" [benchmarks/chstone/adpcm/src/adpcm.c:327]   --->   Operation 1145 'store' 'store_ln327' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1146 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %add_ln364, i6 %ril_2" [benchmarks/chstone/adpcm/src/adpcm.c:397]   --->   Operation 1146 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1147 [1/1] (0.00ns)   --->   "%ret_ln397 = ret i8 %or_ln" [benchmarks/chstone/adpcm/src/adpcm.c:397]   --->   Operation 1147 'ret' 'ret_ln397' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.871ns
The critical path consists of the following:
	'load' operation 31 bit ('rlt1', benchmarks/chstone/adpcm/src/adpcm.c:342) on static variable 'rh1' [677]  (0.000 ns)
	'mul' operation 47 bit ('mul_ln600_1', benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:342) [685]  (3.871 ns)

 <State 2>: 3.871ns
The critical path consists of the following:
	'mul' operation 47 bit ('mul_ln600_1', benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:342) [685]  (3.871 ns)

 <State 3>: 3.871ns
The critical path consists of the following:
	'mul' operation 47 bit ('mul_ln267_4', benchmarks/chstone/adpcm/src/adpcm.c:267) [70]  (3.871 ns)

 <State 4>: 3.871ns
The critical path consists of the following:
	'mul' operation 47 bit ('mul_ln267_4', benchmarks/chstone/adpcm/src/adpcm.c:267) [70]  (3.871 ns)

 <State 5>: 3.871ns
The critical path consists of the following:
	'mul' operation 47 bit ('mul_ln267_4', benchmarks/chstone/adpcm/src/adpcm.c:267) [70]  (3.871 ns)

 <State 6>: 3.871ns
The critical path consists of the following:
	'mul' operation 42 bit ('mul_ln267_3', benchmarks/chstone/adpcm/src/adpcm.c:267) [61]  (3.871 ns)

 <State 7>: 3.871ns
The critical path consists of the following:
	'mul' operation 43 bit ('mul_ln267_1', benchmarks/chstone/adpcm/src/adpcm.c:267) [51]  (3.871 ns)

 <State 8>: 3.871ns
The critical path consists of the following:
	'mul' operation 43 bit ('mul_ln267_1', benchmarks/chstone/adpcm/src/adpcm.c:267) [51]  (3.871 ns)

 <State 9>: 3.871ns
The critical path consists of the following:
	'mul' operation 43 bit ('mul_ln267_1', benchmarks/chstone/adpcm/src/adpcm.c:267) [51]  (3.871 ns)

 <State 10>: 3.871ns
The critical path consists of the following:
	'mul' operation 43 bit ('mul_ln267_1', benchmarks/chstone/adpcm/src/adpcm.c:267) [51]  (3.871 ns)

 <State 11>: 3.871ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln267', benchmarks/chstone/adpcm/src/adpcm.c:267) [40]  (3.871 ns)

 <State 12>: 3.871ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln267', benchmarks/chstone/adpcm/src/adpcm.c:267) [40]  (3.871 ns)

 <State 13>: 3.871ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln267', benchmarks/chstone/adpcm/src/adpcm.c:267) [40]  (3.871 ns)

 <State 14>: 3.871ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln267', benchmarks/chstone/adpcm/src/adpcm.c:267) [40]  (3.871 ns)

 <State 15>: 3.871ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln267', benchmarks/chstone/adpcm/src/adpcm.c:267) [40]  (3.871 ns)

 <State 16>: 3.871ns
The critical path consists of the following:
	'mul' operation 46 bit ('mul_ln589_2', benchmarks/chstone/adpcm/src/adpcm.c:589->benchmarks/chstone/adpcm/src/adpcm.c:289) [183]  (3.871 ns)

 <State 17>: 3.871ns
The critical path consists of the following:
	'mul' operation 47 bit ('mul_ln600', benchmarks/chstone/adpcm/src/adpcm.c:600->benchmarks/chstone/adpcm/src/adpcm.c:292) [236]  (3.871 ns)

 <State 18>: 3.074ns
The critical path consists of the following:
	'add' operation 47 bit ('xa_2', benchmarks/chstone/adpcm/src/adpcm.c:270) [153]  (3.074 ns)

 <State 19>: 3.074ns
The critical path consists of the following:
	'add' operation 47 bit ('add_ln281', benchmarks/chstone/adpcm/src/adpcm.c:281) [223]  (3.074 ns)

 <State 20>: 2.552ns
The critical path consists of the following:
	'sub' operation 32 bit ('n', benchmarks/chstone/adpcm/src/adpcm.c:347) [695]  (2.552 ns)

 <State 21>: 3.250ns
The critical path consists of the following:
	'sub' operation 32 bit ('m', benchmarks/chstone/adpcm/src/adpcm.c:245->benchmarks/chstone/adpcm/src/adpcm.c:616->benchmarks/chstone/adpcm/src/adpcm.c:299) [249]  (2.552 ns)
	'select' operation 32 bit ('m', benchmarks/chstone/adpcm/src/adpcm.c:242->benchmarks/chstone/adpcm/src/adpcm.c:616->benchmarks/chstone/adpcm/src/adpcm.c:299) [250]  (0.698 ns)

 <State 22>: 2.552ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln360', benchmarks/chstone/adpcm/src/adpcm.c:360) [706]  (2.552 ns)

 <State 23>: 3.642ns
The critical path consists of the following:
	'select' operation 2 bit ('select_ln351', benchmarks/chstone/adpcm/src/adpcm.c:351) [697]  (0.000 ns)
	'add' operation 2 bit ('ih', benchmarks/chstone/adpcm/src/adpcm.c:364) [708]  (1.565 ns)
	'mux' operation 11 bit ('tmp_2', benchmarks/chstone/adpcm/src/adpcm.c:760->benchmarks/chstone/adpcm/src/adpcm.c:367) [722]  (0.000 ns)
	'add' operation 17 bit ('nbh', benchmarks/chstone/adpcm/src/adpcm.c:760->benchmarks/chstone/adpcm/src/adpcm.c:367) [724]  (2.077 ns)

 <State 24>: 3.641ns
The critical path consists of the following:
	'select' operation 17 bit ('nbh', benchmarks/chstone/adpcm/src/adpcm.c:761->benchmarks/chstone/adpcm/src/adpcm.c:367) [727]  (0.781 ns)
	'icmp' operation 1 bit ('icmp_ln763', benchmarks/chstone/adpcm/src/adpcm.c:763->benchmarks/chstone/adpcm/src/adpcm.c:367) [729]  (2.107 ns)
	'select' operation 15 bit ('nbh', benchmarks/chstone/adpcm/src/adpcm.c:763->benchmarks/chstone/adpcm/src/adpcm.c:367) [730]  (0.754 ns)

 <State 25>: 3.349ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln620_2', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [281]  (3.349 ns)

 <State 26>: 3.349ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln620_2', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [281]  (3.349 ns)

 <State 27>: 3.871ns
The critical path consists of the following:
	'load' operation 32 bit ('plt1', benchmarks/chstone/adpcm/src/adpcm.c:382) on static variable 'ph1' [817]  (0.000 ns)
	'mul' operation 64 bit ('mul_ln705_1', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382) [823]  (3.871 ns)

 <State 28>: 3.871ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln705_1', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382) [823]  (3.871 ns)

 <State 29>: 3.871ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln705_1', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382) [823]  (3.871 ns)

 <State 30>: 3.871ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln705_1', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382) [823]  (3.871 ns)

 <State 31>: 3.871ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln705_1', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:382) [823]  (3.871 ns)

 <State 32>: 3.349ns
The critical path consists of the following:
	'mul' operation 27 bit ('mul_ln620_5', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [299]  (3.349 ns)

 <State 33>: 3.349ns
The critical path consists of the following:
	'mul' operation 27 bit ('mul_ln620_6', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [305]  (3.349 ns)

 <State 34>: 3.349ns
The critical path consists of the following:
	'mul' operation 27 bit ('mul_ln620_6', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [305]  (3.349 ns)

 <State 35>: 3.641ns
The critical path consists of the following:
	'select' operation 17 bit ('apl2', benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:382) [843]  (0.781 ns)
	'icmp' operation 1 bit ('icmp_ln721_1', benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:382) [845]  (2.107 ns)
	'select' operation 15 bit ('apl2', benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:382) [846]  (0.754 ns)

 <State 36>: 3.349ns
The critical path consists of the following:
	'mul' operation 27 bit ('mul_ln620_7', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [311]  (3.349 ns)

 <State 37>: 3.349ns
The critical path consists of the following:
	'mul' operation 27 bit ('mul_ln620_8', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [317]  (3.349 ns)

 <State 38>: 3.349ns
The critical path consists of the following:
	'mul' operation 27 bit ('mul_ln620_8', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [317]  (3.349 ns)

 <State 39>: 3.349ns
The critical path consists of the following:
	'mul' operation 27 bit ('mul_ln620_9', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [323]  (3.349 ns)

 <State 40>: 3.349ns
The critical path consists of the following:
	'mul' operation 27 bit ('mul_ln620_9', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [323]  (3.349 ns)

 <State 41>: 3.349ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln620_10', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [329]  (3.349 ns)

 <State 42>: 3.349ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln620_10', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [329]  (3.349 ns)

 <State 43>: 3.349ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln620_11', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [335]  (3.349 ns)

 <State 44>: 3.349ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln620_11', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [335]  (3.349 ns)

 <State 45>: 3.349ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln620_12', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [341]  (3.349 ns)

 <State 46>: 3.349ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln620_12', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [341]  (3.349 ns)

 <State 47>: 3.349ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln620_13', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [347]  (3.349 ns)

 <State 48>: 3.349ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln620_13', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [347]  (3.349 ns)

 <State 49>: 3.349ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln620_14', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [353]  (3.349 ns)

 <State 50>: 3.349ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln620_14', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [353]  (3.349 ns)

 <State 51>: 3.349ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln620_15', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [359]  (3.349 ns)

 <State 52>: 3.349ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln620_15', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [359]  (3.349 ns)

 <State 53>: 3.349ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln620_16', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [365]  (3.349 ns)

 <State 54>: 3.349ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln620_16', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [365]  (3.349 ns)

 <State 55>: 2.552ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln621_17', benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299) [368]  (2.552 ns)

 <State 56>: 3.349ns
The critical path consists of the following:
	'mul' operation 29 bit ('mul_ln620_17', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [381]  (3.349 ns)

 <State 57>: 3.349ns
The critical path consists of the following:
	'mul' operation 29 bit ('mul_ln620_17', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [381]  (3.349 ns)

 <State 58>: 3.349ns
The critical path consists of the following:
	'mul' operation 29 bit ('mul_ln620_18', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [387]  (3.349 ns)

 <State 59>: 3.349ns
The critical path consists of the following:
	'mul' operation 29 bit ('mul_ln620_18', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [387]  (3.349 ns)

 <State 60>: 3.349ns
The critical path consists of the following:
	'mul' operation 29 bit ('mul_ln620_19', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [393]  (3.349 ns)

 <State 61>: 3.349ns
The critical path consists of the following:
	'mul' operation 29 bit ('mul_ln620_19', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [393]  (3.349 ns)

 <State 62>: 3.349ns
The critical path consists of the following:
	'mul' operation 29 bit ('mul_ln620_20', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [399]  (3.349 ns)

 <State 63>: 3.349ns
The critical path consists of the following:
	'mul' operation 29 bit ('mul_ln620_20', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [399]  (3.349 ns)

 <State 64>: 3.349ns
The critical path consists of the following:
	'mul' operation 29 bit ('mul_ln620_21', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [405]  (3.349 ns)

 <State 65>: 3.349ns
The critical path consists of the following:
	'mul' operation 29 bit ('mul_ln620_21', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [405]  (3.349 ns)

 <State 66>: 3.349ns
The critical path consists of the following:
	'mul' operation 29 bit ('mul_ln620_22', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [411]  (3.349 ns)

 <State 67>: 3.349ns
The critical path consists of the following:
	'mul' operation 29 bit ('mul_ln620_22', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [411]  (3.349 ns)

 <State 68>: 3.349ns
The critical path consists of the following:
	'mul' operation 29 bit ('mul_ln620_23', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [417]  (3.349 ns)

 <State 69>: 3.349ns
The critical path consists of the following:
	'mul' operation 29 bit ('mul_ln620_23', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [417]  (3.349 ns)

 <State 70>: 3.349ns
The critical path consists of the following:
	'mul' operation 30 bit ('mul_ln620_24', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [423]  (3.349 ns)

 <State 71>: 3.349ns
The critical path consists of the following:
	'mul' operation 30 bit ('mul_ln620_24', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [423]  (3.349 ns)

 <State 72>: 3.349ns
The critical path consists of the following:
	'mul' operation 30 bit ('mul_ln620_25', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [429]  (3.349 ns)

 <State 73>: 3.349ns
The critical path consists of the following:
	'mul' operation 30 bit ('mul_ln620_25', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [429]  (3.349 ns)

 <State 74>: 3.349ns
The critical path consists of the following:
	'mul' operation 30 bit ('mul_ln620_26', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [435]  (3.349 ns)

 <State 75>: 3.349ns
The critical path consists of the following:
	'mul' operation 30 bit ('mul_ln620_26', benchmarks/chstone/adpcm/src/adpcm.c:620->benchmarks/chstone/adpcm/src/adpcm.c:299) [435]  (3.349 ns)

 <State 76>: 2.552ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln621_28', benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299) [438]  (2.552 ns)

 <State 77>: 3.532ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln621_29', benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299) [446]  (2.552 ns)
	'select' operation 5 bit ('select_ln621', benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299) [447]  (0.980 ns)

 <State 78>: 3.205ns
The critical path consists of the following:
	multiplexor before 'phi' operation 5 bit ('mil_02_i', benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299) with incoming values : ('select_ln621', benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299) [450]  (3.205 ns)

 <State 79>: 2.322ns
The critical path consists of the following:
	'phi' operation 5 bit ('mil_02_i', benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299) with incoming values : ('select_ln621', benchmarks/chstone/adpcm/src/adpcm.c:621->benchmarks/chstone/adpcm/src/adpcm.c:299) [450]  (0.000 ns)
	'getelementptr' operation 5 bit ('quant26bt_pos_addr', benchmarks/chstone/adpcm/src/adpcm.c:626->benchmarks/chstone/adpcm/src/adpcm.c:299) [454]  (0.000 ns)
	'load' operation 6 bit ('ril', benchmarks/chstone/adpcm/src/adpcm.c:626->benchmarks/chstone/adpcm/src/adpcm.c:299) on array 'quant26bt_pos' [455]  (2.322 ns)

 <State 80>: 2.322ns
The critical path consists of the following:
	'load' operation 6 bit ('ril', benchmarks/chstone/adpcm/src/adpcm.c:626->benchmarks/chstone/adpcm/src/adpcm.c:299) on array 'quant26bt_pos' [455]  (2.322 ns)

 <State 81>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation 6 bit ('ril') with incoming values : ('ril', benchmarks/chstone/adpcm/src/adpcm.c:626->benchmarks/chstone/adpcm/src/adpcm.c:299) ('ril', benchmarks/chstone/adpcm/src/adpcm.c:628->benchmarks/chstone/adpcm/src/adpcm.c:299) [462]  (1.588 ns)

 <State 82>: 2.322ns
The critical path consists of the following:
	'phi' operation 6 bit ('ril') with incoming values : ('ril', benchmarks/chstone/adpcm/src/adpcm.c:626->benchmarks/chstone/adpcm/src/adpcm.c:299) ('ril', benchmarks/chstone/adpcm/src/adpcm.c:628->benchmarks/chstone/adpcm/src/adpcm.c:299) [462]  (0.000 ns)
	'getelementptr' operation 4 bit ('qq4_code4_table_addr', benchmarks/chstone/adpcm/src/adpcm.c:303) [466]  (0.000 ns)
	'load' operation 16 bit ('qq4_code4_table_load', benchmarks/chstone/adpcm/src/adpcm.c:303) on array 'qq4_code4_table' [467]  (2.322 ns)

 <State 83>: 2.322ns
The critical path consists of the following:
	'load' operation 16 bit ('qq4_code4_table_load', benchmarks/chstone/adpcm/src/adpcm.c:303) on array 'qq4_code4_table' [467]  (2.322 ns)

 <State 84>: 3.349ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln303', benchmarks/chstone/adpcm/src/adpcm.c:303) [469]  (3.349 ns)

 <State 85>: 3.641ns
The critical path consists of the following:
	'select' operation 17 bit ('nbl', benchmarks/chstone/adpcm/src/adpcm.c:641->benchmarks/chstone/adpcm/src/adpcm.c:306) [486]  (0.781 ns)
	'icmp' operation 1 bit ('icmp_ln643', benchmarks/chstone/adpcm/src/adpcm.c:643->benchmarks/chstone/adpcm/src/adpcm.c:306) [488]  (2.107 ns)
	'select' operation 15 bit ('nbl', benchmarks/chstone/adpcm/src/adpcm.c:643->benchmarks/chstone/adpcm/src/adpcm.c:306) [489]  (0.754 ns)

 <State 86>: 3.349ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln679', benchmarks/chstone/adpcm/src/adpcm.c:679->benchmarks/chstone/adpcm/src/adpcm.c:319) [523]  (3.349 ns)

 <State 87>: 3.871ns
The critical path consists of the following:
	'load' operation 32 bit ('plt1', benchmarks/chstone/adpcm/src/adpcm.c:323) on static variable 'plt1' [575]  (0.000 ns)
	'mul' operation 64 bit ('mul_ln705', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323) [581]  (3.871 ns)

 <State 88>: 3.871ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln705', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323) [581]  (3.871 ns)

 <State 89>: 3.871ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln705', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323) [581]  (3.871 ns)

 <State 90>: 3.871ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln705', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323) [581]  (3.871 ns)

 <State 91>: 3.871ns
The critical path consists of the following:
	'mul' operation 64 bit ('mul_ln705', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323) [581]  (3.871 ns)

 <State 92>: 2.136ns
The critical path consists of the following:
	'sub' operation 19 bit ('sub_ln706', benchmarks/chstone/adpcm/src/adpcm.c:706->benchmarks/chstone/adpcm/src/adpcm.c:323) [583]  (2.136 ns)

 <State 93>: 2.107ns
The critical path consists of the following:
	'select' operation 12 bit ('select_ln705', benchmarks/chstone/adpcm/src/adpcm.c:705->benchmarks/chstone/adpcm/src/adpcm.c:323) [587]  (0.000 ns)
	'add' operation 17 bit ('apl2', benchmarks/chstone/adpcm/src/adpcm.c:716->benchmarks/chstone/adpcm/src/adpcm.c:323) [599]  (2.107 ns)

 <State 94>: 2.107ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln719', benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:323) [600]  (2.107 ns)

 <State 95>: 3.641ns
The critical path consists of the following:
	'select' operation 17 bit ('apl2', benchmarks/chstone/adpcm/src/adpcm.c:719->benchmarks/chstone/adpcm/src/adpcm.c:323) [601]  (0.781 ns)
	'icmp' operation 1 bit ('icmp_ln721', benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:323) [603]  (2.107 ns)
	'select' operation 15 bit ('apl2', benchmarks/chstone/adpcm/src/adpcm.c:721->benchmarks/chstone/adpcm/src/adpcm.c:323) [604]  (0.754 ns)

 <State 96>: 2.107ns
The critical path consists of the following:
	'add' operation 18 bit ('apl1', benchmarks/chstone/adpcm/src/adpcm.c:735->benchmarks/chstone/adpcm/src/adpcm.c:327) [612]  (2.107 ns)

 <State 97>: 2.893ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln745', benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:327) [616]  (2.136 ns)
	'select' operation 18 bit ('apl1', benchmarks/chstone/adpcm/src/adpcm.c:745->benchmarks/chstone/adpcm/src/adpcm.c:327) [617]  (0.756 ns)

 <State 98>: 2.941ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln747', benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:327) [621]  (2.136 ns)
	'select' operation 16 bit ('apl1', benchmarks/chstone/adpcm/src/adpcm.c:747->benchmarks/chstone/adpcm/src/adpcm.c:327) [622]  (0.805 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
