\hypertarget{group__RCCEx__LPUART1__Clock__Source}{}\doxysection{LPUART1 Clock Source}
\label{group__RCCEx__LPUART1__Clock__Source}\index{LPUART1 Clock Source@{LPUART1 Clock Source}}
Collaboration diagram for LPUART1 Clock Source\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCCEx__LPUART1__Clock__Source_ga8158f86dafbb5879aed91b766f64f360}\label{group__RCCEx__LPUART1__Clock__Source_ga8158f86dafbb5879aed91b766f64f360}} 
\#define {\bfseries RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+PCLK1}~0x00000000U
\item 
\mbox{\Hypertarget{group__RCCEx__LPUART1__Clock__Source_gaec4723bf0172e21fcd0a1f85404c370d}\label{group__RCCEx__LPUART1__Clock__Source_gaec4723bf0172e21fcd0a1f85404c370d}} 
\#define {\bfseries RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+SYSCLK}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc899330ac150c5a6c3c491df3cbcd15}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+0}}
\item 
\mbox{\Hypertarget{group__RCCEx__LPUART1__Clock__Source_gacbe5b8226a6804b33af9409d3de4986d}\label{group__RCCEx__LPUART1__Clock__Source_gacbe5b8226a6804b33af9409d3de4986d}} 
\#define {\bfseries RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+HSI}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d0b151d2b2b4ccac4bc4e7417d462de}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+1}}
\item 
\mbox{\Hypertarget{group__RCCEx__LPUART1__Clock__Source_gaf12ce77cb8bf9ec5b4053c7c3df8d8a0}\label{group__RCCEx__LPUART1__Clock__Source_gaf12ce77cb8bf9ec5b4053c7c3df8d8a0}} 
\#define {\bfseries RCC\+\_\+\+LPUART1\+CLKSOURCE\+\_\+\+LSE}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadc899330ac150c5a6c3c491df3cbcd15}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+0}} $\vert$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5d0b151d2b2b4ccac4bc4e7417d462de}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+1}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
