<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="connect_four.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="connect_four_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="connect_four_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="connect_four_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="connect_four_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="connect_four_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="connect_four_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="connect_four_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="connect_four_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="connect_four_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="connect_four_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="connect_four_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="connect_four_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="connect_four_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="connect_four_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="connect_four_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="connect_four_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="connect_four_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="connect_four_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="connect_four_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="connect_four_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="connect_four_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="connect_four_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="connect_four_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="connect_four_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="connect_four_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="connect_four_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="connect_four_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="connect_four_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="connect_four_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="connect_four_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="connect_four_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="connect_four_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="connect_four_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="connect_four_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="connect_four_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="connect_four_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="connect_four_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="connect_four_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="connect_four_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="connect_four_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="connect_four_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="connect_four_top_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="connect_four_top_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="connect_four_top_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="connect_four_top_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="connect_four_top_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="connect_four_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="connect_four_top_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="connect_four_vga_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="connect_four_vga_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="deb_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="deb_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_5"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sync_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sync_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1385666525" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1385666525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385666677" xil_pn:in_ck="6426085618595888349" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1385666677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="connect_four.v"/>
      <outfile xil_pn:name="connect_four_tb.v"/>
      <outfile xil_pn:name="connect_four_top.v"/>
      <outfile xil_pn:name="connect_four_top_tb.v"/>
      <outfile xil_pn:name="connect_four_vga.v"/>
      <outfile xil_pn:name="connect_four_vga_tb.v"/>
      <outfile xil_pn:name="deb.v"/>
      <outfile xil_pn:name="deb_tb.v"/>
      <outfile xil_pn:name="sync.v"/>
      <outfile xil_pn:name="sync_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1385666525" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6470167109793703363" xil_pn:start_ts="1385666525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385666525" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2456735137900818629" xil_pn:start_ts="1385666525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385666525" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6697109866287479359" xil_pn:start_ts="1385666525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385666677" xil_pn:in_ck="6426085618595888349" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1385666677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="connect_four.v"/>
      <outfile xil_pn:name="connect_four_tb.v"/>
      <outfile xil_pn:name="connect_four_top.v"/>
      <outfile xil_pn:name="connect_four_top_tb.v"/>
      <outfile xil_pn:name="connect_four_vga.v"/>
      <outfile xil_pn:name="connect_four_vga_tb.v"/>
      <outfile xil_pn:name="deb.v"/>
      <outfile xil_pn:name="deb_tb.v"/>
      <outfile xil_pn:name="sync.v"/>
      <outfile xil_pn:name="sync_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1385666689" xil_pn:in_ck="6426085618595888349" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="482887983737859367" xil_pn:start_ts="1385666677">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="connect_four_top_tb_beh.prj"/>
      <outfile xil_pn:name="connect_four_top_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1385666689" xil_pn:in_ck="-5972442787796517690" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3291290306835710134" xil_pn:start_ts="1385666689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="connect_four_top_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1385593963" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1385593963">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385593963" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8165884294658657104" xil_pn:start_ts="1385593963">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385593963" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6697109866287479359" xil_pn:start_ts="1385593963">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385593963" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1385593963">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385593963" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2427491733394097298" xil_pn:start_ts="1385593963">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385593963" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252397519575" xil_pn:start_ts="1385593963">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385593963" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2498832360758329015" xil_pn:start_ts="1385593963">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1385661339" xil_pn:in_ck="-7663402351841910054" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="7590709736678445106" xil_pn:start_ts="1385661320">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="connect_four_top.lso"/>
      <outfile xil_pn:name="connect_four_top.ngc"/>
      <outfile xil_pn:name="connect_four_top.ngr"/>
      <outfile xil_pn:name="connect_four_top.prj"/>
      <outfile xil_pn:name="connect_four_top.syr"/>
      <outfile xil_pn:name="connect_four_top.xst"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1385438866" xil_pn:in_ck="-4533377834179257501" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8089461486802588903" xil_pn:start_ts="1385438866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1385594001" xil_pn:in_ck="1192413756080945664" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1297923590014169346" xil_pn:start_ts="1385593995">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="connect_four_top.bld"/>
      <outfile xil_pn:name="connect_four_top.ngd"/>
      <outfile xil_pn:name="connect_four_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1385594007" xil_pn:in_ck="-2930439475860638591" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-4426187071945941580" xil_pn:start_ts="1385594001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="connect_four_top.pcf"/>
      <outfile xil_pn:name="connect_four_top_map.map"/>
      <outfile xil_pn:name="connect_four_top_map.mrp"/>
      <outfile xil_pn:name="connect_four_top_map.ncd"/>
      <outfile xil_pn:name="connect_four_top_map.ngm"/>
      <outfile xil_pn:name="connect_four_top_map.xrpt"/>
      <outfile xil_pn:name="connect_four_top_summary.xml"/>
      <outfile xil_pn:name="connect_four_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1385594040" xil_pn:in_ck="2184706809391407258" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1385594007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="connect_four_top.ncd"/>
      <outfile xil_pn:name="connect_four_top.pad"/>
      <outfile xil_pn:name="connect_four_top.par"/>
      <outfile xil_pn:name="connect_four_top.ptwx"/>
      <outfile xil_pn:name="connect_four_top.unroutes"/>
      <outfile xil_pn:name="connect_four_top.xpi"/>
      <outfile xil_pn:name="connect_four_top_pad.csv"/>
      <outfile xil_pn:name="connect_four_top_pad.txt"/>
      <outfile xil_pn:name="connect_four_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1385597834" xil_pn:in_ck="-4533377834179265126" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1385594043">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="connect_four_top.bgn"/>
      <outfile xil_pn:name="connect_four_top.bit"/>
      <outfile xil_pn:name="connect_four_top.drc"/>
      <outfile xil_pn:name="connect_four_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1385594040" xil_pn:in_ck="6330609002851486205" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1385594036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="connect_four_top.twr"/>
      <outfile xil_pn:name="connect_four_top.twx"/>
    </transform>
    <transform xil_pn:end_ts="1385183812" xil_pn:in_ck="-2930439475860638591" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1385183810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
