#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01169518 .scope module, "tb_power_gating" "tb_power_gating" 2 3;
 .timescale -9 -12;
v0109F520_0 .var "ack_from_block_tb", 0 0;
v0109F418_0 .var "clk", 0 0;
v0109F890_0 .net "isolate_en", 0 0, v01055298_0; 1 drivers
v0109F2B8_0 .net "power_off_ack", 0 0, v01055088_0; 1 drivers
v0109F628_0 .var "power_off_req", 0 0;
v0109FAF8_0 .net "power_on_ack", 0 0, v010551E8_0; 1 drivers
v0109F838_0 .var/i "power_on_cycles", 31 0;
v0109F578_0 .var "power_on_req", 0 0;
v0109F158_0 .net "power_switch_en", 0 0, v010555B0_0; 1 drivers
v0109F8E8_0 .net "restore_state", 0 0, v01055608_0; 1 drivers
v0109F310_0 .var "rst_n", 0 0;
v0109F470_0 .net "save_state", 0 0, v01054ED0_0; 1 drivers
v0109F998_0 .var/real "savings_percentage", 0 0;
v0109F4C8_0 .var/i "total_simulation_cycles", 31 0;
E_01053FE0 .event posedge, v01055088_0;
E_01053DA0 .event posedge, v01055190_0;
E_01053CC0 .event posedge, v010551E8_0;
E_01054040 .event posedge, v01055450_0;
S_01169160 .scope module, "uut" "top" 2 24, 3 3, S_01169518;
 .timescale -9 -12;
v01054F28_0 .net "ack_from_block_dummy", 0 0, v01054FD8_0; 1 drivers
v01055138_0 .net "ack_from_block_tb", 0 0, v0109F520_0; 1 drivers
v0109F368_0 .net "clk", 0 0, v0109F418_0; 1 drivers
v0109F3C0_0 .alias "isolate_en", 0 0, v0109F890_0;
v0109F100_0 .alias "power_off_ack", 0 0, v0109F2B8_0;
v0109F5D0_0 .net "power_off_req", 0 0, v0109F628_0; 1 drivers
v0109FAA0_0 .alias "power_on_ack", 0 0, v0109FAF8_0;
v0109F940_0 .net "power_on_req", 0 0, v0109F578_0; 1 drivers
v0109F7E0_0 .alias "power_switch_en", 0 0, v0109F158_0;
v0109FA48_0 .alias "restore_state", 0 0, v0109F8E8_0;
v0109F260_0 .net "rst_n", 0 0, v0109F310_0; 1 drivers
v0109F0A8_0 .alias "save_state", 0 0, v0109F470_0;
S_01169848 .scope module, "pgc_inst" "power_gating_controller" 3 19, 4 11, S_01169160;
 .timescale -9 -12;
P_0105B564 .param/l "IDLE_OFF" 4 31, C4<000>;
P_0105B578 .param/l "IDLE_ON" 4 34, C4<011>;
P_0105B58C .param/l "PWR_DN_SEQ_1" 4 35, C4<100>;
P_0105B5A0 .param/l "PWR_DN_SEQ_2" 4 36, C4<101>;
P_0105B5B4 .param/l "PWR_DN_SEQ_3" 4 37, C4<110>;
P_0105B5C8 .param/l "PWR_UP_SEQ" 4 32, C4<001>;
P_0105B5DC .param/l "WAIT_STABLE" 4 33, C4<010>;
v010553A0_0 .alias "ack_from_block", 0 0, v01055138_0;
v01055348_0 .alias "clk", 0 0, v0109F368_0;
v010554A8_0 .var "current_state", 2 0;
v01055298_0 .var "isolate_en", 0 0;
v01055030_0 .var "next_state", 2 0;
v01055088_0 .var "power_off_ack", 0 0;
v01055500_0 .alias "power_off_req", 0 0, v0109F5D0_0;
v010551E8_0 .var "power_on_ack", 0 0;
v01055558_0 .alias "power_on_req", 0 0, v0109F940_0;
v010555B0_0 .var "power_switch_en", 0 0;
v01055608_0 .var "restore_state", 0 0;
v01055240_0 .alias "rst_n", 0 0, v0109F260_0;
v01054ED0_0 .var "save_state", 0 0;
v010550E0_0 .var "stable_counter", 3 0;
E_01053EC0/0 .event edge, v010554A8_0, v01055558_0, v010550E0_0, v01055500_0;
E_01053EC0/1 .event edge, v010553A0_0;
E_01053EC0 .event/or E_01053EC0/0, E_01053EC0/1;
S_01169C88 .scope module, "dummy_inst" "gated_block_dummy" 3 33, 5 3, S_01169160;
 .timescale -9 -12;
v01054FD8_0 .var "ack_from_block", 0 0;
v01055450_0 .alias "clk", 0 0, v0109F368_0;
v010552F0_0 .alias "rst_n", 0 0, v0109F260_0;
v01055190_0 .alias "save_state", 0 0, v0109F470_0;
v01054F80_0 .var "save_state_dly", 1 0;
E_01053F20/0 .event negedge, v010552F0_0;
E_01053F20/1 .event posedge, v01055450_0;
E_01053F20 .event/or E_01053F20/0, E_01053F20/1;
    .scope S_01169848;
T_0 ;
    %wait E_01053F20;
    %load/v 8, v01055240_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v010554A8_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v01055030_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v010554A8_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_01169848;
T_1 ;
    %wait E_01053F20;
    %load/v 8, v01055240_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v010550E0_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v010554A8_0, 3;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_1.2, 4;
    %movi 8, 10, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v010550E0_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v010554A8_0, 3;
    %cmpi/u 8, 2, 3;
    %mov 8, 4, 1;
    %load/v 9, v010550E0_0, 4;
    %mov 13, 0, 1;
    %cmp/u 0, 9, 5;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %load/v 8, v010550E0_0, 4;
    %mov 12, 0, 28;
    %subi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v010550E0_0, 0, 8;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_01169848;
T_2 ;
    %wait E_01053EC0;
    %load/v 8, v010554A8_0, 3;
    %set/v v01055030_0, 8, 3;
    %set/v v01055298_0, 1, 1;
    %set/v v01054ED0_0, 0, 1;
    %set/v v01055608_0, 0, 1;
    %set/v v010555B0_0, 1, 1;
    %set/v v010551E8_0, 0, 1;
    %set/v v01055088_0, 0, 1;
    %load/v 8, v010554A8_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_2.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_2.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_2.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_2.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_2.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_2.5, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_2.6, 6;
    %set/v v01055030_0, 0, 3;
    %jmp T_2.8;
T_2.0 ;
    %set/v v010555B0_0, 0, 1;
    %load/v 8, v01055558_0, 1;
    %jmp/0xz  T_2.9, 8;
    %movi 8, 1, 3;
    %set/v v01055030_0, 8, 3;
T_2.9 ;
    %jmp T_2.8;
T_2.1 ;
    %movi 8, 2, 3;
    %set/v v01055030_0, 8, 3;
    %jmp T_2.8;
T_2.2 ;
    %load/v 8, v010550E0_0, 4;
    %mov 12, 0, 1;
    %cmpi/u 8, 0, 5;
    %jmp/0xz  T_2.11, 4;
    %set/v v01055608_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v01055030_0, 8, 3;
T_2.11 ;
    %jmp T_2.8;
T_2.3 ;
    %set/v v01055298_0, 0, 1;
    %set/v v010551E8_0, 1, 1;
    %load/v 8, v01055500_0, 1;
    %jmp/0xz  T_2.13, 8;
    %movi 8, 4, 3;
    %set/v v01055030_0, 8, 3;
T_2.13 ;
    %jmp T_2.8;
T_2.4 ;
    %movi 8, 5, 3;
    %set/v v01055030_0, 8, 3;
    %jmp T_2.8;
T_2.5 ;
    %set/v v01054ED0_0, 1, 1;
    %load/v 8, v010553A0_0, 1;
    %jmp/0xz  T_2.15, 8;
    %movi 8, 6, 3;
    %set/v v01055030_0, 8, 3;
T_2.15 ;
    %jmp T_2.8;
T_2.6 ;
    %set/v v010555B0_0, 0, 1;
    %set/v v01055088_0, 1, 1;
    %set/v v01055030_0, 0, 3;
    %jmp T_2.8;
T_2.8 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_01169C88;
T_3 ;
    %wait E_01053F20;
    %load/v 8, v010552F0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v01054F80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01054FD8_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v01055190_0, 1;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v01054F80_0, 0, 8;
    %load/v 8, v01054F80_0, 1; Only need 1 of 2 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 1, 0;
    %ix/load 1, 1, 0;
    %assign/v0/x1 v01054F80_0, 0, 8;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_3.2, 4;
    %load/x1p 8, v01054F80_0, 1;
    %jmp T_3.3;
T_3.2 ;
    %mov 8, 2, 1;
T_3.3 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v01054FD8_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v01054FD8_0, 0, 0;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_01169518;
T_4 ;
    %set/v v0109F4C8_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_01169518;
T_5 ;
    %set/v v0109F838_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_01169518;
T_6 ;
T_6.0 ;
    %delay 5000, 0;
    %load/v 8, v0109F418_0, 1;
    %inv 8, 1;
    %set/v v0109F418_0, 8, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_01169518;
T_7 ;
    %wait E_01054040;
    %load/v 8, v0109F310_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v0109F4C8_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0109F4C8_0, 8, 32;
    %load/v 8, v0109F158_0, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v0109F838_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0109F838_0, 8, 32;
T_7.2 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_01169518;
T_8 ;
    %vpi_call 2 47 "$dumpfile", "power_gating_metrics.vcd";
    %vpi_call 2 48 "$dumpvars", 1'sb0, S_01169518;
    %set/v v0109F418_0, 0, 1;
    %set/v v0109F310_0, 0, 1;
    %set/v v0109F578_0, 0, 1;
    %set/v v0109F628_0, 0, 1;
    %set/v v0109F520_0, 0, 1;
    %delay 20000, 0;
    %set/v v0109F310_0, 1, 1;
    %vpi_call 2 51 "$display", "[%0t ns] Reset released. System is in POWER_OFF state.", $time;
    %delay 100000, 0;
    %vpi_call 2 55 "$display", "\012--- PHASE 1: Running Happy Path Test ---";
    %vpi_call 2 56 "$display", "[%0t ns] Asserting power_on_req.", $time;
    %set/v v0109F578_0, 1, 1;
    %wait E_01053CC0;
    %set/v v0109F578_0, 0, 1;
    %vpi_call 2 60 "$display", "[%0t ns] Power-up sequence complete (power_on_ack received).", $time;
    %delay 50000, 0;
    %vpi_call 2 64 "$display", "\012--- PHASE 2: Running Redundant Request Test ---";
    %vpi_call 2 65 "$display", "[%0t ns] Sending redundant power_on_req while already ON...", $time;
    %set/v v0109F578_0, 1, 1;
    %delay 20000, 0;
    %set/v v0109F578_0, 0, 1;
    %load/v 8, v010554A8_0, 3;
    %cmpi/u 8, 3, 3;
    %jmp/0xz  T_8.0, 6;
    %vpi_call 2 72 "$display", "PASS: Controller correctly ignored the redundant request.";
    %jmp T_8.1;
T_8.0 ;
    %vpi_call 2 74 "$error", "FAIL: Controller state was disturbed by the redundant request!";
T_8.1 ;
    %delay 430000, 0;
    %vpi_call 2 79 "$display", "\012--- PHASE 3: Continuing to Power-Down ---";
    %vpi_call 2 80 "$display", "[%0t ns] Asserting power_off_req.", $time;
    %set/v v0109F628_0, 1, 1;
    %wait E_01053DA0;
    %delay 10000, 0;
    %set/v v0109F520_0, 1, 1;
    %wait E_01053FE0;
    %set/v v0109F628_0, 0, 1;
    %set/v v0109F520_0, 0, 1;
    %vpi_call 2 87 "$display", "[%0t ns] Power-down sequence complete (power_off_ack received).", $time;
    %delay 1000000, 0;
    %vpi_call 2 92 "$display", "\012----------------- SIMULATION COMPLETE -----------------\012";
    %loadi/wr 4, 1073741824, 4066; load=1.00000
    %vpi_func/r 2 93 "$itor", 5, v0109F838_0;
    %vpi_func/r 2 93 "$itor", 6, v0109F4C8_0;
    %div/wr 5, 6;
    %sub/wr 4, 5;
    %loadi/wr 5, 1677721600, 4072; load=100.000
    %mul/wr 4, 5;
    %set/wr v0109F998_0, 4;
    %vpi_call 2 94 "$display", "           PERFORMANCE METRICS";
    %vpi_call 2 95 "$display", "--------------------------------------------------";
    %vpi_call 2 96 "$display", "Total Simulation Duration   : %0d clock cycles", v0109F4C8_0;
    %vpi_call 2 97 "$display", "Cycles in Power-ON State    : %0d clock cycles", v0109F838_0;
    %vpi_call 2 98 "$display", "\000";
    %vpi_call 2 99 "$display", "--> Leakage Energy Saved    : %0.2f %%", v0109F998_0;
    %vpi_call 2 100 "$display", "--------------------------------------------------";
    %vpi_call 2 101 "$finish";
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_power_gating.v";
    "top.v";
    "power_gating_controller.v";
    "gated_block_dummy.v";
