<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1759153059" />
    <testcase name="basic_rw" classname="test_axil" file="/mnt/d/BS_ES/EL_FPGA/coco_tb/sim/week01_axil/tests/test_axil.py" lineno="36" time="0.052686452865600586" sim_time_ns="170.001" ratio_time="3226.654875279999" />
    <testcase name="partial_write_and_readback" classname="test_axil" file="/mnt/d/BS_ES/EL_FPGA/coco_tb/sim/week01_axil/tests/test_axil.py" lineno="55" time="0.03083324432373047" sim_time_ns="180.001" ratio_time="5837.887123070737" />
  </testsuite>
</testsuites>
