module wideexpr_00966(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed(2'sb10);
  assign y1 = 1'sb1;
  assign y2 = (3'sb100)|((ctrl[0]?$signed(+(($signed((1'sb1)>>(&(u2))))<<<(|(((s0)<<(s3))>>>({3'sb011,2'sb10,5'sb10101,3'sb100}))))):(ctrl[3]?$signed({4{+(|((s2)+(s2)))}}):($signed((ctrl[3]?s1:+(1'sb0))))>>((((-(6'sb110011))|(5'sb01010))-(+((2'sb10)>>(6'sb111101))))<<((3'sb101)<<<($signed(-(s3))))))));
  assign y3 = (s2)-(((ctrl[2]?((ctrl[5]?-(((s1)<<(1'sb1))|(+(3'b100))):(3'sb011)+(4'sb0001)))+($signed($signed((ctrl[3]?(u7)&(s4):(ctrl[7]?6'sb011010:4'sb1100))))):s2))+((1'sb0)>>($signed((4'sb0101)>>>((1'sb0)<<((ctrl[4]?s2:6'b000000)))))));
  assign y4 = 4'sb0000;
  assign y5 = ((-((s0)|($signed(u5))))>>>(-(({5'sb00101,(s2)<<<(s7)})>({(ctrl[2]?5'sb11001:s4),2'sb11,s4}))))-(s2);
  assign y6 = ({1{~^(s0)}})&(((ctrl[6]?(u1)^((((3'sb000)<=({3{(3'sb001)>>(s2)}}))==((ctrl[6]?(ctrl[6]?(ctrl[6]?2'b10:s6):{3'sb011,6'sb110001}):~((ctrl[0]?4'sb0111:s4)))))<<((ctrl[2]?5'sb11011:$unsigned(2'sb10)))):{({((ctrl[6]?(u2)-(s2):{1{2'sb10}}))>($unsigned($signed(2'sb00))),(s2)<<((s1)<=((ctrl[2]?s7:6'sb100010))),((ctrl[6]?!(u1):(5'b00010)>>(s2)))<<<({4{(1'sb1)-(4'sb1100)}})})<<<(3'sb001),-(s5)}))>>>({4{$signed(3'b000)}}));
  assign y7 = (4'sb1110)>=((ctrl[5]?((((ctrl[1]?s3:1'sb0))>>((s2)<<<(4'sb1011)))+(4'sb1001))&((+((ctrl[1]?s1:3'sb111)))>>($signed((5'b00000)&(3'sb100)))):$signed(s4)));
endmodule
