

================================================================
== Vivado HLS Report for 'disparityMap'
================================================================
* Date:           Thu Jul 30 11:06:28 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        stereo_2020
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         2|          2|          2|     ?|    yes   |
        |- Loop_Row_Loop_Col  |    ?|    ?|        29|         18|          1|     ?|    yes   |
        |- Loop 3             |    ?|    ?|         4|          4|          4|     ?|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 18, depth = 29
  * Pipeline-2: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 3
  Pipeline-0 : II = 2, D = 2, States = { 3 4 }
  Pipeline-1 : II = 18, D = 29, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
  Pipeline-2 : II = 4, D = 4, States = { 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	5  / (!tmp)
	4  / (tmp)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	35  / (exitcond_flatten)
	14  / (!exitcond_flatten)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	6  / true
35 --> 
	36  / true
36 --> 
	40  / (!tmp_8)
	37  / (tmp_8)
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	36  / true
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%cols_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %cols_V)"   --->   Operation 41 'read' 'cols_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%rows_V_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %rows_V)"   --->   Operation 42 'read' 'rows_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%dMap_V = alloca [110592 x i8], align 1" [stereo_2020/disparity_map.cpp:95]   --->   Operation 43 'alloca' 'dMap_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%leftImage_V = alloca [110592 x i8], align 1" [stereo_2020/disparity_map.cpp:98]   --->   Operation 44 'alloca' 'leftImage_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%rightImage_V = alloca [110592 x i8], align 1" [stereo_2020/disparity_map.cpp:99]   --->   Operation 45 'alloca' 'rightImage_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%pixel_values_left_V = alloca [384 x i8], align 1" [stereo_2020/disparity_map.cpp:117]   --->   Operation 46 'alloca' 'pixel_values_left_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%cost_last_line_0_V = alloca [384 x i9], align 2" [stereo_2020/disparity_map.cpp:123]   --->   Operation 47 'alloca' 'cost_last_line_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%cost_last_line_1_V = alloca [384 x i9], align 2" [stereo_2020/disparity_map.cpp:123]   --->   Operation 48 'alloca' 'cost_last_line_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%cost_last_line_2_V = alloca [384 x i9], align 2" [stereo_2020/disparity_map.cpp:123]   --->   Operation 49 'alloca' 'cost_last_line_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%cost_last_line_3_V = alloca [384 x i9], align 2" [stereo_2020/disparity_map.cpp:123]   --->   Operation 50 'alloca' 'cost_last_line_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%cost_last_line_4_V = alloca [384 x i9], align 2" [stereo_2020/disparity_map.cpp:123]   --->   Operation 51 'alloca' 'cost_last_line_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%cost_last_line_5_V = alloca [384 x i9], align 2" [stereo_2020/disparity_map.cpp:123]   --->   Operation 52 'alloca' 'cost_last_line_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%cost_last_line_6_V = alloca [384 x i9], align 2" [stereo_2020/disparity_map.cpp:123]   --->   Operation 53 'alloca' 'cost_last_line_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%cost_last_line_7_V = alloca [384 x i9], align 2" [stereo_2020/disparity_map.cpp:123]   --->   Operation 54 'alloca' 'cost_last_line_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%cost_last_line_8_V = alloca [384 x i9], align 2" [stereo_2020/disparity_map.cpp:123]   --->   Operation 55 'alloca' 'cost_last_line_8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%cost_last_line_9_V = alloca [384 x i9], align 2" [stereo_2020/disparity_map.cpp:123]   --->   Operation 56 'alloca' 'cost_last_line_9_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%cost_last_line_10_V = alloca [384 x i9], align 2" [stereo_2020/disparity_map.cpp:123]   --->   Operation 57 'alloca' 'cost_last_line_10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%cost_last_line_11_V = alloca [384 x i9], align 2" [stereo_2020/disparity_map.cpp:123]   --->   Operation 58 'alloca' 'cost_last_line_11_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%cost_last_line_12_V = alloca [384 x i9], align 2" [stereo_2020/disparity_map.cpp:123]   --->   Operation 59 'alloca' 'cost_last_line_12_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%cost_last_line_13_V = alloca [384 x i9], align 2" [stereo_2020/disparity_map.cpp:123]   --->   Operation 60 'alloca' 'cost_last_line_13_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%cost_last_line_14_V = alloca [384 x i9], align 2" [stereo_2020/disparity_map.cpp:123]   --->   Operation 61 'alloca' 'cost_last_line_14_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%cost_last_line_15_V = alloca [384 x i9], align 2" [stereo_2020/disparity_map.cpp:123]   --->   Operation 62 'alloca' 'cost_last_line_15_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%col_packets = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %cols_V_read, i32 1, i32 31)" [stereo_2020/disparity_map.cpp:101]   --->   Operation 63 'partselect' 'col_packets' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_data_V), !map !143"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_user_V), !map !147"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_last_V), !map !151"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_data_V), !map !155"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_user_V), !map !159"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_last_V), !map !163"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows_V), !map !167"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols_V), !map !173"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @disparityMap_str) nounwind"   --->   Operation 72 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_data_V, i1* %INPUT_user_V, i1* %INPUT_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:83]   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_data_V, i1* %OUTPUT_user_V, i1* %OUTPUT_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str4, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:84]   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [12 x i8]* @p_str6, [5 x i8]* @p_str7, [13 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:86]   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [12 x i8]* @p_str6, [5 x i8]* @p_str9, [13 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:87]   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [12 x i8]* @p_str6, [1 x i8]* @p_str3, [13 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:88]   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %rows_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:90]   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %cols_V, [10 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:91]   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%col_packets_1 = zext i31 %col_packets to i32" [stereo_2020/disparity_map.cpp:101]   --->   Operation 80 'zext' 'col_packets_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (8.51ns)   --->   "%packets = mul i32 %col_packets_1, %rows_V_read" [stereo_2020/disparity_map.cpp:102]   --->   Operation 81 'mul' 'packets' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.76ns)   --->   "br label %0" [stereo_2020/disparity_map.cpp:105]   --->   Operation 82 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%r = phi i31 [ 0, %arrayctor.loop1.preheader ], [ %r_1, %1 ]"   --->   Operation 83 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%r_cast = zext i31 %r to i32" [stereo_2020/disparity_map.cpp:105]   --->   Operation 84 'zext' 'r_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (2.47ns)   --->   "%tmp = icmp slt i32 %r_cast, %packets" [stereo_2020/disparity_map.cpp:105]   --->   Operation 85 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (2.52ns)   --->   "%r_1 = add i31 %r, 1" [stereo_2020/disparity_map.cpp:105]   --->   Operation 86 'add' 'r_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge1621.preheader" [stereo_2020/disparity_map.cpp:105]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %r, i1 false)" [stereo_2020/disparity_map.cpp:108]   --->   Operation 88 'bitconcatenate' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [stereo_2020/disparity_map.cpp:105]   --->   Operation 89 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:106]   --->   Operation 90 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%empty = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %INPUT_data_V, i1* %INPUT_user_V, i1* %INPUT_last_V)"   --->   Operation 91 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%dat_V_1 = extractvalue { i32, i1, i1 } %empty, 0"   --->   Operation 92 'extractvalue' 'dat_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_2 = sext i32 %tmp_1 to i64" [stereo_2020/disparity_map.cpp:108]   --->   Operation 93 'sext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i32 %dat_V_1 to i8" [stereo_2020/disparity_map.cpp:108]   --->   Operation 94 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%leftImage_V_addr = getelementptr [110592 x i8]* %leftImage_V, i64 0, i64 %tmp_2" [stereo_2020/disparity_map.cpp:108]   --->   Operation 95 'getelementptr' 'leftImage_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (3.25ns)   --->   "store i8 %tmp_9, i8* %leftImage_V_addr, align 2" [stereo_2020/disparity_map.cpp:108]   --->   Operation 96 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_3 = or i32 %tmp_1, 1" [stereo_2020/disparity_map.cpp:109]   --->   Operation 97 'or' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_4 = sext i32 %tmp_3 to i64" [stereo_2020/disparity_map.cpp:109]   --->   Operation 98 'sext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dat_V_1, i32 8, i32 15)" [stereo_2020/disparity_map.cpp:109]   --->   Operation 99 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%leftImage_V_addr_1 = getelementptr [110592 x i8]* %leftImage_V, i64 0, i64 %tmp_4" [stereo_2020/disparity_map.cpp:109]   --->   Operation 100 'getelementptr' 'leftImage_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (3.25ns)   --->   "store i8 %p_Result_1, i8* %leftImage_V_addr_1, align 1" [stereo_2020/disparity_map.cpp:109]   --->   Operation 101 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dat_V_1, i32 16, i32 23)" [stereo_2020/disparity_map.cpp:110]   --->   Operation 102 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%rightImage_V_addr = getelementptr [110592 x i8]* %rightImage_V, i64 0, i64 %tmp_2" [stereo_2020/disparity_map.cpp:110]   --->   Operation 103 'getelementptr' 'rightImage_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (3.25ns)   --->   "store i8 %p_Result_s, i8* %rightImage_V_addr, align 2" [stereo_2020/disparity_map.cpp:110]   --->   Operation 104 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dat_V_1, i32 24, i32 31)" [stereo_2020/disparity_map.cpp:111]   --->   Operation 105 'partselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%rightImage_V_addr_1 = getelementptr [110592 x i8]* %rightImage_V, i64 0, i64 %tmp_4" [stereo_2020/disparity_map.cpp:111]   --->   Operation 106 'getelementptr' 'rightImage_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (3.25ns)   --->   "store i8 %p_Result_10, i8* %rightImage_V_addr_1, align 1" [stereo_2020/disparity_map.cpp:111]   --->   Operation 107 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_6)" [stereo_2020/disparity_map.cpp:113]   --->   Operation 108 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "br label %0" [stereo_2020/disparity_map.cpp:105]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 8.51>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%mu_diagonal_V_3 = alloca i10"   --->   Operation 110 'alloca' 'mu_diagonal_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%mu_right_V_2 = alloca i10"   --->   Operation 111 'alloca' 'mu_right_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i32 %cols_V_read to i18" [stereo_2020/disparity_map.cpp:164]   --->   Operation 112 'trunc' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%lhs_V_1_cast = zext i32 %cols_V_read to i33" [stereo_2020/disparity_map.cpp:164]   --->   Operation 113 'zext' 'lhs_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (2.55ns)   --->   "%ret_V = add i33 -1, %lhs_V_1_cast" [stereo_2020/disparity_map.cpp:164]   --->   Operation 114 'add' 'ret_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%cast = zext i32 %rows_V_read to i64"   --->   Operation 115 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %cols_V_read to i64"   --->   Operation 116 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast1, %cast"   --->   Operation 117 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (1.76ns)   --->   "br label %2" [stereo_2020/disparity_map.cpp:144]   --->   Operation 118 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 4> <Delay = 3.75>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %._crit_edge1621.preheader ], [ %indvar_flatten_next, %._crit_edge1625.15 ]"   --->   Operation 119 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ 0, %._crit_edge1621.preheader ], [ %ret_V_mid2_v_v, %._crit_edge1625.15 ]" [stereo_2020/disparity_map.cpp:151]   --->   Operation 120 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i32 [ 0, %._crit_edge1621.preheader ], [ %col, %._crit_edge1625.15 ]"   --->   Operation 121 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (2.77ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound"   --->   Operation 122 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %i_op_assign_2, %cols_V_read" [stereo_2020/disparity_map.cpp:147]   --->   Operation 123 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (2.55ns)   --->   "%row3 = add nsw i32 1, %i_op_assign" [stereo_2020/disparity_map.cpp:144]   --->   Operation 124 'add' 'row3' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (2.47ns)   --->   "%tmp_34 = icmp sgt i32 %i_op_assign, 0" [stereo_2020/disparity_map.cpp:164]   --->   Operation 125 'icmp' 'tmp_34' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.69ns)   --->   "%ret_V_mid2_v_v = select i1 %exitcond, i32 %row3, i32 %i_op_assign" [stereo_2020/disparity_map.cpp:151]   --->   Operation 126 'select' 'ret_V_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i32 %ret_V_mid2_v_v to i18" [stereo_2020/disparity_map.cpp:151]   --->   Operation 127 'trunc' 'tmp_35' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 9.63>
ST_7 : Operation 128 [1/1] (0.69ns)   --->   "%i_op_assign_2_mid2 = select i1 %exitcond, i32 0, i32 %i_op_assign_2" [stereo_2020/disparity_map.cpp:147]   --->   Operation 128 'select' 'i_op_assign_2_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (3.36ns) (grouped into DSP with root node tmp_13)   --->   "%ret_V_mid2 = mul i18 %tmp_31, %tmp_35" [stereo_2020/disparity_map.cpp:151]   --->   Operation 129 'mul' 'ret_V_mid2' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i32 %i_op_assign_2_mid2 to i18" [stereo_2020/disparity_map.cpp:151]   --->   Operation 130 'trunc' 'tmp_36' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_13 = add i18 %ret_V_mid2, %tmp_36" [stereo_2020/disparity_map.cpp:151]   --->   Operation 131 'add' 'tmp_13' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i18 %tmp_13 to i64" [stereo_2020/disparity_map.cpp:151]   --->   Operation 132 'zext' 'tmp_13_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%leftImage_V_addr_2 = getelementptr [110592 x i8]* %leftImage_V, i64 0, i64 %tmp_13_cast" [stereo_2020/disparity_map.cpp:151]   --->   Operation 133 'getelementptr' 'leftImage_V_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 134 [2/2] (3.25ns)   --->   "%leftImage_V_load = load i8* %leftImage_V_addr_2, align 1" [stereo_2020/disparity_map.cpp:151]   --->   Operation 134 'load' 'leftImage_V_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%rightImage_V_addr_2 = getelementptr [110592 x i8]* %rightImage_V, i64 0, i64 %tmp_13_cast" [stereo_2020/disparity_map.cpp:156]   --->   Operation 135 'getelementptr' 'rightImage_V_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 136 [2/2] (3.25ns)   --->   "%rightImage_V_load = load i8* %rightImage_V_addr_2, align 1" [stereo_2020/disparity_map.cpp:156]   --->   Operation 136 'load' 'rightImage_V_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_7 : Operation 137 [1/1] (2.55ns)   --->   "%tmp_24 = add nsw i32 -1, %i_op_assign_2_mid2" [stereo_2020/disparity_map.cpp:160]   --->   Operation 137 'add' 'tmp_24' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_25 = zext i32 %tmp_24 to i64" [stereo_2020/disparity_map.cpp:160]   --->   Operation 138 'zext' 'tmp_25' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%pixel_values_left_V_1 = getelementptr [384 x i8]* %pixel_values_left_V, i64 0, i64 %tmp_25" [stereo_2020/disparity_map.cpp:160]   --->   Operation 139 'getelementptr' 'pixel_values_left_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 140 [2/2] (3.25ns)   --->   "%pixel_values_left_V_2 = load i8* %pixel_values_left_V_1, align 1" [stereo_2020/disparity_map.cpp:160]   --->   Operation 140 'load' 'pixel_values_left_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i32 %i_op_assign_2_mid2 to i33" [stereo_2020/disparity_map.cpp:164]   --->   Operation 141 'sext' 'tmp_27_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (2.48ns)   --->   "%tmp_26 = icmp slt i33 %tmp_27_cast, %ret_V" [stereo_2020/disparity_map.cpp:164]   --->   Operation 142 'icmp' 'tmp_26' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (2.55ns)   --->   "%col = add nsw i32 1, %i_op_assign_2_mid2" [stereo_2020/disparity_map.cpp:165]   --->   Operation 143 'add' 'col' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_27 = sext i32 %col to i64" [stereo_2020/disparity_map.cpp:165]   --->   Operation 144 'sext' 'tmp_27' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%pixel_values_left_V_3 = getelementptr [384 x i8]* %pixel_values_left_V, i64 0, i64 %tmp_27" [stereo_2020/disparity_map.cpp:165]   --->   Operation 145 'getelementptr' 'pixel_values_left_V_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 146 [2/2] (3.25ns)   --->   "%pixel_values_left_V_4 = load i8* %pixel_values_left_V_3, align 1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 146 'load' 'pixel_values_left_V_4' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%cost_last_line_0_V_1 = getelementptr [384 x i9]* %cost_last_line_0_V, i64 0, i64 %tmp_27" [stereo_2020/disparity_map.cpp:174]   --->   Operation 147 'getelementptr' 'cost_last_line_0_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 148 [2/2] (3.25ns)   --->   "%cost_last_line_0_V_2 = load i9* %cost_last_line_0_V_1, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 148 'load' 'cost_last_line_0_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_op_assign_2_mid2, i32 31)" [stereo_2020/disparity_map.cpp:176]   --->   Operation 149 'bitselect' 'tmp_37' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%cost_last_line_1_V_s = getelementptr [384 x i9]* %cost_last_line_1_V, i64 0, i64 %tmp_27" [stereo_2020/disparity_map.cpp:174]   --->   Operation 150 'getelementptr' 'cost_last_line_1_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 151 [2/2] (3.25ns)   --->   "%cost_last_line_1_V_1 = load i9* %cost_last_line_1_V_s, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 151 'load' 'cost_last_line_1_V_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%cost_last_line_2_V_s = getelementptr [384 x i9]* %cost_last_line_2_V, i64 0, i64 %tmp_27" [stereo_2020/disparity_map.cpp:174]   --->   Operation 152 'getelementptr' 'cost_last_line_2_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 153 [2/2] (3.25ns)   --->   "%cost_last_line_2_V_1 = load i9* %cost_last_line_2_V_s, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 153 'load' 'cost_last_line_2_V_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%cost_last_line_3_V_s = getelementptr [384 x i9]* %cost_last_line_3_V, i64 0, i64 %tmp_27" [stereo_2020/disparity_map.cpp:174]   --->   Operation 154 'getelementptr' 'cost_last_line_3_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 155 [2/2] (3.25ns)   --->   "%cost_last_line_3_V_1 = load i9* %cost_last_line_3_V_s, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 155 'load' 'cost_last_line_3_V_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%cost_last_line_4_V_s = getelementptr [384 x i9]* %cost_last_line_4_V, i64 0, i64 %tmp_27" [stereo_2020/disparity_map.cpp:174]   --->   Operation 156 'getelementptr' 'cost_last_line_4_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 157 [2/2] (3.25ns)   --->   "%cost_last_line_4_V_1 = load i9* %cost_last_line_4_V_s, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 157 'load' 'cost_last_line_4_V_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%cost_last_line_5_V_s = getelementptr [384 x i9]* %cost_last_line_5_V, i64 0, i64 %tmp_27" [stereo_2020/disparity_map.cpp:174]   --->   Operation 158 'getelementptr' 'cost_last_line_5_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 159 [2/2] (3.25ns)   --->   "%cost_last_line_5_V_1 = load i9* %cost_last_line_5_V_s, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 159 'load' 'cost_last_line_5_V_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%cost_last_line_6_V_s = getelementptr [384 x i9]* %cost_last_line_6_V, i64 0, i64 %tmp_27" [stereo_2020/disparity_map.cpp:174]   --->   Operation 160 'getelementptr' 'cost_last_line_6_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 161 [2/2] (3.25ns)   --->   "%cost_last_line_6_V_1 = load i9* %cost_last_line_6_V_s, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 161 'load' 'cost_last_line_6_V_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%cost_last_line_7_V_s = getelementptr [384 x i9]* %cost_last_line_7_V, i64 0, i64 %tmp_27" [stereo_2020/disparity_map.cpp:174]   --->   Operation 162 'getelementptr' 'cost_last_line_7_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 163 [2/2] (3.25ns)   --->   "%cost_last_line_7_V_1 = load i9* %cost_last_line_7_V_s, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 163 'load' 'cost_last_line_7_V_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%cost_last_line_8_V_s = getelementptr [384 x i9]* %cost_last_line_8_V, i64 0, i64 %tmp_27" [stereo_2020/disparity_map.cpp:174]   --->   Operation 164 'getelementptr' 'cost_last_line_8_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 165 [2/2] (3.25ns)   --->   "%cost_last_line_8_V_1 = load i9* %cost_last_line_8_V_s, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 165 'load' 'cost_last_line_8_V_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%cost_last_line_9_V_s = getelementptr [384 x i9]* %cost_last_line_9_V, i64 0, i64 %tmp_27" [stereo_2020/disparity_map.cpp:174]   --->   Operation 166 'getelementptr' 'cost_last_line_9_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 167 [2/2] (3.25ns)   --->   "%cost_last_line_9_V_1 = load i9* %cost_last_line_9_V_s, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 167 'load' 'cost_last_line_9_V_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>

State 8 <SV = 6> <Delay = 6.50>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_12 = sext i32 %i_op_assign_2_mid2 to i64" [stereo_2020/disparity_map.cpp:151]   --->   Operation 168 'sext' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 169 [1/2] (3.25ns)   --->   "%leftImage_V_load = load i8* %leftImage_V_addr_2, align 1" [stereo_2020/disparity_map.cpp:151]   --->   Operation 169 'load' 'leftImage_V_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%pixel_values_left_V_s = getelementptr [384 x i8]* %pixel_values_left_V, i64 0, i64 %tmp_12" [stereo_2020/disparity_map.cpp:151]   --->   Operation 170 'getelementptr' 'pixel_values_left_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (3.25ns)   --->   "store i8 %leftImage_V_load, i8* %pixel_values_left_V_s, align 1" [stereo_2020/disparity_map.cpp:151]   --->   Operation 171 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_8 : Operation 172 [1/2] (3.25ns)   --->   "%rightImage_V_load = load i8* %rightImage_V_addr_2, align 1" [stereo_2020/disparity_map.cpp:156]   --->   Operation 172 'load' 'rightImage_V_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_8 : Operation 173 [1/2] (3.25ns)   --->   "%pixel_values_left_V_2 = load i8* %pixel_values_left_V_1, align 1" [stereo_2020/disparity_map.cpp:160]   --->   Operation 173 'load' 'pixel_values_left_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_8 : Operation 174 [1/2] (3.25ns)   --->   "%pixel_values_left_V_4 = load i8* %pixel_values_left_V_3, align 1" [stereo_2020/disparity_map.cpp:165]   --->   Operation 174 'load' 'pixel_values_left_V_4' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_8 : Operation 175 [1/2] (3.25ns)   --->   "%cost_last_line_0_V_2 = load i9* %cost_last_line_0_V_1, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 175 'load' 'cost_last_line_0_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_8 : Operation 176 [1/2] (3.25ns)   --->   "%cost_last_line_1_V_1 = load i9* %cost_last_line_1_V_s, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 176 'load' 'cost_last_line_1_V_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_8 : Operation 177 [1/2] (3.25ns)   --->   "%cost_last_line_2_V_1 = load i9* %cost_last_line_2_V_s, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 177 'load' 'cost_last_line_2_V_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_8 : Operation 178 [1/2] (3.25ns)   --->   "%cost_last_line_3_V_1 = load i9* %cost_last_line_3_V_s, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 178 'load' 'cost_last_line_3_V_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_8 : Operation 179 [1/2] (3.25ns)   --->   "%cost_last_line_4_V_1 = load i9* %cost_last_line_4_V_s, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 179 'load' 'cost_last_line_4_V_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_8 : Operation 180 [1/2] (3.25ns)   --->   "%cost_last_line_5_V_1 = load i9* %cost_last_line_5_V_s, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 180 'load' 'cost_last_line_5_V_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_8 : Operation 181 [1/2] (3.25ns)   --->   "%cost_last_line_6_V_1 = load i9* %cost_last_line_6_V_s, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 181 'load' 'cost_last_line_6_V_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_8 : Operation 182 [1/2] (3.25ns)   --->   "%cost_last_line_7_V_1 = load i9* %cost_last_line_7_V_s, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 182 'load' 'cost_last_line_7_V_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_8 : Operation 183 [1/2] (3.25ns)   --->   "%cost_last_line_8_V_1 = load i9* %cost_last_line_8_V_s, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 183 'load' 'cost_last_line_8_V_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_8 : Operation 184 [1/2] (3.25ns)   --->   "%cost_last_line_9_V_1 = load i9* %cost_last_line_9_V_s, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 184 'load' 'cost_last_line_9_V_1' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>

State 9 <SV = 7> <Delay = 6.41>
ST_9 : Operation 185 [1/1] (1.55ns)   --->   "%tmp_i_i = icmp ult i8 %leftImage_V_load, %pixel_values_left_V_2" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:160]   --->   Operation 185 'icmp' 'tmp_i_i' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (1.91ns)   --->   "%tmp_36_i_i = sub i8 %leftImage_V_load, %pixel_values_left_V_2" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:160]   --->   Operation 186 'sub' 'tmp_36_i_i' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [1/1] (1.91ns)   --->   "%tmp_i_i_44 = sub i8 %pixel_values_left_V_2, %leftImage_V_load" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:160]   --->   Operation 187 'sub' 'tmp_i_i_44' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (1.24ns)   --->   "%agg_result_V_i_i = select i1 %tmp_i_i, i8 %tmp_i_i_44, i8 %tmp_36_i_i" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:160]   --->   Operation 188 'select' 'agg_result_V_i_i' <Predicate = (!exitcond_flatten)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_i = zext i8 %agg_result_V_i_i to i64" [stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:160]   --->   Operation 189 'zext' 'tmp_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%exponentials_V_addr = getelementptr [256 x i10]* @exponentials_V, i64 0, i64 %tmp_i" [stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:160]   --->   Operation 190 'getelementptr' 'exponentials_V_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 191 [2/2] (3.25ns)   --->   "%mu_right_V = load i10* %exponentials_V_addr, align 2" [stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:160]   --->   Operation 191 'load' 'mu_right_V' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 256> <ROM>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%cost_last_line_10_V_1 = getelementptr [384 x i9]* %cost_last_line_10_V, i64 0, i64 %tmp_27" [stereo_2020/disparity_map.cpp:174]   --->   Operation 192 'getelementptr' 'cost_last_line_10_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_9 : Operation 193 [2/2] (3.25ns)   --->   "%cost_last_line_10_V_2 = load i9* %cost_last_line_10_V_1, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 193 'load' 'cost_last_line_10_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>

State 10 <SV = 8> <Delay = 6.41>
ST_10 : Operation 194 [1/1] (2.47ns)   --->   "%tmp_23 = icmp sgt i32 %i_op_assign_2_mid2, 0" [stereo_2020/disparity_map.cpp:159]   --->   Operation 194 'icmp' 'tmp_23' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [1/2] (3.25ns)   --->   "%mu_right_V = load i10* %exponentials_V_addr, align 2" [stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:160]   --->   Operation 195 'load' 'mu_right_V' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 256> <ROM>
ST_10 : Operation 196 [1/1] (1.55ns)   --->   "%tmp_i_i1 = icmp ult i8 %leftImage_V_load, %pixel_values_left_V_4" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:165]   --->   Operation 196 'icmp' 'tmp_i_i1' <Predicate = (!exitcond_flatten)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (1.91ns)   --->   "%tmp_36_i_i1 = sub i8 %leftImage_V_load, %pixel_values_left_V_4" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:165]   --->   Operation 197 'sub' 'tmp_36_i_i1' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (1.91ns)   --->   "%tmp_i_i1_45 = sub i8 %pixel_values_left_V_4, %leftImage_V_load" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:165]   --->   Operation 198 'sub' 'tmp_i_i1_45' <Predicate = (!exitcond_flatten)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 199 [1/1] (1.24ns)   --->   "%agg_result_V_i_i1 = select i1 %tmp_i_i1, i8 %tmp_i_i1_45, i8 %tmp_36_i_i1" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:165]   --->   Operation 199 'select' 'agg_result_V_i_i1' <Predicate = (!exitcond_flatten)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i8 %agg_result_V_i_i1 to i64" [stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:165]   --->   Operation 200 'zext' 'tmp_i1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%exponentials_V_addr_1 = getelementptr [256 x i10]* @exponentials_V, i64 0, i64 %tmp_i1" [stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:165]   --->   Operation 201 'getelementptr' 'exponentials_V_addr_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 202 [2/2] (3.25ns)   --->   "%mu_diagonal_V = load i10* %exponentials_V_addr_1, align 2" [stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:165]   --->   Operation 202 'load' 'mu_diagonal_V' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 256> <ROM>
ST_10 : Operation 203 [1/1] (2.55ns)   --->   "%tmp_44_1 = add i32 %i_op_assign_2_mid2, -2" [stereo_2020/disparity_map.cpp:181]   --->   Operation 203 'add' 'tmp_44_1' <Predicate = (!exitcond_flatten & tmp_23)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_1, i32 31)" [stereo_2020/disparity_map.cpp:181]   --->   Operation 204 'bitselect' 'tmp_39' <Predicate = (!exitcond_flatten & tmp_23)> <Delay = 0.00>
ST_10 : Operation 205 [1/2] (3.25ns)   --->   "%cost_last_line_10_V_2 = load i9* %cost_last_line_10_V_1, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 205 'load' 'cost_last_line_10_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%cost_last_line_11_V_1 = getelementptr [384 x i9]* %cost_last_line_11_V, i64 0, i64 %tmp_27" [stereo_2020/disparity_map.cpp:174]   --->   Operation 206 'getelementptr' 'cost_last_line_11_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_10 : Operation 207 [2/2] (3.25ns)   --->   "%cost_last_line_11_V_2 = load i9* %cost_last_line_11_V_1, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 207 'load' 'cost_last_line_11_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>

State 11 <SV = 9> <Delay = 7.06>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%mu_diagonal_V_3_load = load i10* %mu_diagonal_V_3"   --->   Operation 208 'load' 'mu_diagonal_V_3_load' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%mu_right_V_2_load = load i10* %mu_right_V_2"   --->   Operation 209 'load' 'mu_right_V_2_load' <Predicate = (!exitcond_flatten & !tmp_23)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (2.47ns)   --->   "%tmp_9_mid1 = icmp sgt i32 %row3, 0" [stereo_2020/disparity_map.cpp:164]   --->   Operation 210 'icmp' 'tmp_9_mid1' <Predicate = (!exitcond_flatten & exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [1/1] (0.99ns)   --->   "%tmp_9_mid2 = select i1 %exitcond, i1 %tmp_9_mid1, i1 %tmp_34" [stereo_2020/disparity_map.cpp:164]   --->   Operation 211 'select' 'tmp_9_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 212 [1/1] (0.68ns)   --->   "%mu_right_V_1 = select i1 %tmp_23, i10 %mu_right_V, i10 %mu_right_V_2_load" [stereo_2020/disparity_map.cpp:159]   --->   Operation 212 'select' 'mu_right_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 213 [1/2] (3.25ns)   --->   "%mu_diagonal_V = load i10* %exponentials_V_addr_1, align 2" [stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:165]   --->   Operation 213 'load' 'mu_diagonal_V' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 256> <ROM>
ST_11 : Operation 214 [1/1] (0.97ns)   --->   "%sel_tmp = and i1 %tmp_9_mid2, %tmp_26" [stereo_2020/disparity_map.cpp:164]   --->   Operation 214 'and' 'sel_tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node mu_diagonal_V_2)   --->   "%mu_diagonal_V_1 = select i1 %sel_tmp, i10 %mu_diagonal_V, i10 %mu_diagonal_V_3_load" [stereo_2020/disparity_map.cpp:164]   --->   Operation 215 'select' 'mu_diagonal_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 216 [1/1] (0.68ns) (out node of the LUT)   --->   "%mu_diagonal_V_2 = select i1 %tmp_9_mid2, i10 %mu_diagonal_V_1, i10 %mu_diagonal_V_3_load" [stereo_2020/disparity_map.cpp:164]   --->   Operation 216 'select' 'mu_diagonal_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_29 = zext i10 %mu_right_V_1 to i18" [stereo_2020/disparity_map.cpp:182]   --->   Operation 217 'zext' 'tmp_29' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "store i10 %mu_right_V_1, i10* %mu_right_V_2" [stereo_2020/disparity_map.cpp:159]   --->   Operation 218 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "store i10 %mu_diagonal_V_2, i10* %mu_diagonal_V_3" [stereo_2020/disparity_map.cpp:164]   --->   Operation 219 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_2 = load i9* @cost_d_temp_right_V_s, align 2"   --->   Operation 220 'load' 'cost_d_temp_right_V_2' <Predicate = (!exitcond_flatten & !tmp_37 & tmp_23)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%extLd = zext i9 %cost_d_temp_right_V_2 to i18"   --->   Operation 221 'zext' 'extLd' <Predicate = (!exitcond_flatten & !tmp_37 & tmp_23)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V = mul i18 %extLd, %tmp_29" [stereo_2020/disparity_map.cpp:182]   --->   Operation 222 'mul' 'cost_d_right_V' <Predicate = (!exitcond_flatten & !tmp_37 & tmp_23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_4 = load i9* @cost_d_temp_right_V_1, align 2"   --->   Operation 223 'load' 'cost_d_temp_right_V_4' <Predicate = (!exitcond_flatten & tmp_23 & !tmp_39)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%extLd3 = zext i9 %cost_d_temp_right_V_4 to i18"   --->   Operation 224 'zext' 'extLd3' <Predicate = (!exitcond_flatten & tmp_23 & !tmp_39)> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_1 = mul i18 %tmp_29, %extLd3" [stereo_2020/disparity_map.cpp:182]   --->   Operation 225 'mul' 'cost_d_right_V_1' <Predicate = (!exitcond_flatten & tmp_23 & !tmp_39)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 226 [1/2] (3.25ns)   --->   "%cost_last_line_11_V_2 = load i9* %cost_last_line_11_V_1, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 226 'load' 'cost_last_line_11_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%cost_last_line_12_V_1 = getelementptr [384 x i9]* %cost_last_line_12_V, i64 0, i64 %tmp_27" [stereo_2020/disparity_map.cpp:174]   --->   Operation 227 'getelementptr' 'cost_last_line_12_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_11 : Operation 228 [2/2] (3.25ns)   --->   "%cost_last_line_12_V_2 = load i9* %cost_last_line_12_V_1, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 228 'load' 'cost_last_line_12_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>

State 12 <SV = 10> <Delay = 6.38>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_30 = zext i10 %mu_diagonal_V_2 to i18" [stereo_2020/disparity_map.cpp:191]   --->   Operation 229 'zext' 'tmp_30' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%extLd1 = zext i9 %cost_last_line_0_V_2 to i18" [stereo_2020/disparity_map.cpp:174]   --->   Operation 230 'zext' 'extLd1' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V = mul i18 %extLd1, %tmp_30" [stereo_2020/disparity_map.cpp:191]   --->   Operation 231 'mul' 'cost_d_diagonal_V' <Predicate = (!exitcond_flatten & !tmp_37 & sel_tmp)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%extLd2 = zext i9 %cost_last_line_1_V_1 to i18" [stereo_2020/disparity_map.cpp:174]   --->   Operation 232 'zext' 'extLd2' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_1 = mul i18 %tmp_30, %extLd2" [stereo_2020/disparity_map.cpp:191]   --->   Operation 233 'mul' 'cost_d_diagonal_V_1' <Predicate = (!exitcond_flatten & tmp_23 & sel_tmp)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 234 [1/2] (3.25ns)   --->   "%cost_last_line_12_V_2 = load i9* %cost_last_line_12_V_1, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 234 'load' 'cost_last_line_12_V_2' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%cost_last_line_13_V_1 = getelementptr [384 x i9]* %cost_last_line_13_V, i64 0, i64 %tmp_27" [stereo_2020/disparity_map.cpp:174]   --->   Operation 235 'getelementptr' 'cost_last_line_13_V_1' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 0.00>
ST_12 : Operation 236 [2/2] (3.25ns)   --->   "%cost_last_line_13_V_2 = load i9* %cost_last_line_13_V_1, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 236 'load' 'cost_last_line_13_V_2' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>

State 13 <SV = 11> <Delay = 6.38>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%p_01027_1 = phi i18 [ undef, %._crit_edge1621.preheader ], [ %p_01027_4_14, %._crit_edge1625.15 ]" [stereo_2020/disparity_map.cpp:164]   --->   Operation 237 'phi' 'p_01027_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%p_0943_1 = phi i18 [ undef, %._crit_edge1621.preheader ], [ %p_0943_4_14, %._crit_edge1625.15 ]" [stereo_2020/disparity_map.cpp:159]   --->   Operation 238 'phi' 'p_0943_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (3.52ns)   --->   "%indvar_flatten_next = add i64 %indvar_flatten, 1"   --->   Operation 239 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader.preheader, label %._crit_edge1621"   --->   Operation 240 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 241 [1/1] (1.76ns)   --->   "br i1 %tmp_37, label %._crit_edge1625.0, label %_ifconv4" [stereo_2020/disparity_map.cpp:176]   --->   Operation 241 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_13 : Operation 242 [1/1] (1.55ns)   --->   "%tmp_i_i2 = icmp ult i8 %leftImage_V_load, %rightImage_V_load" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 242 'icmp' 'tmp_i_i2' <Predicate = (!exitcond_flatten & !tmp_37)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 243 [1/1] (1.91ns)   --->   "%tmp_36_i_i2 = sub i8 %leftImage_V_load, %rightImage_V_load" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 243 'sub' 'tmp_36_i_i2' <Predicate = (!exitcond_flatten & !tmp_37)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 244 [1/1] (1.91ns)   --->   "%tmp_i_i2_10 = sub i8 %rightImage_V_load, %leftImage_V_load" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 244 'sub' 'tmp_i_i2_10' <Predicate = (!exitcond_flatten & !tmp_37)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1)   --->   "%agg_result_V_i_i2 = select i1 %tmp_i_i2, i8 %tmp_i_i2_10, i8 %tmp_36_i_i2" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 245 'select' 'agg_result_V_i_i2' <Predicate = (!exitcond_flatten & !tmp_37)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1)   --->   "%cost_d_actual_V_cast = zext i8 %agg_result_V_i_i2 to i9" [stereo_2020/disparity_map.cpp:181]   --->   Operation 246 'zext' 'cost_d_actual_V_cast' <Predicate = (!exitcond_flatten & !tmp_37)> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (0.75ns)   --->   "%p_Val2_5 = select i1 %tmp_23, i18 %cost_d_right_V, i18 %p_0943_1" [stereo_2020/disparity_map.cpp:159]   --->   Operation 247 'select' 'p_Val2_5' <Predicate = (!exitcond_flatten & !tmp_37)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1)   --->   "%p_Result_s_11 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:184]   --->   Operation 248 'partselect' 'p_Result_s_11' <Predicate = (!exitcond_flatten & !tmp_37)> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1)   --->   "%p_7_cast = zext i8 %p_Result_s_11 to i9" [stereo_2020/disparity_map.cpp:184]   --->   Operation 249 'zext' 'p_7_cast' <Predicate = (!exitcond_flatten & !tmp_37)> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1 = add i9 %cost_d_actual_V_cast, %p_7_cast" [stereo_2020/disparity_map.cpp:184]   --->   Operation 250 'add' 'cost_d_actual_V_1' <Predicate = (!exitcond_flatten & !tmp_37)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_ca = zext i9 %cost_d_actual_V_1 to i10" [stereo_2020/disparity_map.cpp:184]   --->   Operation 251 'zext' 'cost_d_actual_V_1_ca' <Predicate = (!exitcond_flatten & !tmp_37)> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1, i9* @cost_d_temp_right_V_s, align 2" [stereo_2020/disparity_map.cpp:187]   --->   Operation 252 'store' <Predicate = (!exitcond_flatten & !tmp_37)> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (0.75ns)   --->   "%p_Val2_6 = select i1 %sel_tmp, i18 %cost_d_diagonal_V, i18 %p_01027_1" [stereo_2020/disparity_map.cpp:164]   --->   Operation 253 'select' 'p_Val2_6' <Predicate = (!exitcond_flatten & !tmp_37)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "%p_Result_11 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 254 'partselect' 'p_Result_11' <Predicate = (!exitcond_flatten & !tmp_37)> <Delay = 0.00>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%p_8_cast = zext i8 %p_Result_11 to i10" [stereo_2020/disparity_map.cpp:193]   --->   Operation 255 'zext' 'p_8_cast' <Predicate = (!exitcond_flatten & !tmp_37)> <Delay = 0.00>
ST_13 : Operation 256 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2 = add i10 %cost_d_actual_V_1_ca, %p_8_cast" [stereo_2020/disparity_map.cpp:193]   --->   Operation 256 'add' 'cost_d_actual_V_2' <Predicate = (!exitcond_flatten & !tmp_37)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 257 [1/1] (0.00ns)   --->   "%min_cost_V_cast_cast = zext i10 %cost_d_actual_V_2 to i11" [stereo_2020/disparity_map.cpp:199]   --->   Operation 257 'zext' 'min_cost_V_cast_cast' <Predicate = (!exitcond_flatten & !tmp_37)> <Delay = 0.00>
ST_13 : Operation 258 [1/1] (1.76ns)   --->   "br label %._crit_edge1625.0" [stereo_2020/disparity_map.cpp:199]   --->   Operation 258 'br' <Predicate = (!exitcond_flatten & !tmp_37)> <Delay = 1.76>
ST_13 : Operation 259 [1/1] (0.00ns)   --->   "%extLd4 = zext i9 %cost_last_line_2_V_1 to i18" [stereo_2020/disparity_map.cpp:174]   --->   Operation 259 'zext' 'extLd4' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 260 [1/1] (2.55ns)   --->   "%tmp_41_2 = add nsw i32 %i_op_assign_2_mid2, -2" [stereo_2020/disparity_map.cpp:176]   --->   Operation 260 'add' 'tmp_41_2' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_2, i32 31)" [stereo_2020/disparity_map.cpp:176]   --->   Operation 261 'bitselect' 'tmp_40' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_13 : Operation 262 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_6 = load i9* @cost_d_temp_right_V_2, align 2"   --->   Operation 262 'load' 'cost_d_temp_right_V_6' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 0.00>
ST_13 : Operation 263 [1/1] (0.00ns)   --->   "%extLd5 = zext i9 %cost_d_temp_right_V_6 to i18"   --->   Operation 263 'zext' 'extLd5' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 0.00>
ST_13 : Operation 264 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_2 = mul i18 %tmp_29, %extLd5" [stereo_2020/disparity_map.cpp:182]   --->   Operation 264 'mul' 'cost_d_right_V_2' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 265 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_2 = mul i18 %tmp_30, %extLd4" [stereo_2020/disparity_map.cpp:191]   --->   Operation 265 'mul' 'cost_d_diagonal_V_2' <Predicate = (!exitcond_flatten & !tmp_40 & sel_tmp)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 266 [1/2] (3.25ns)   --->   "%cost_last_line_13_V_2 = load i9* %cost_last_line_13_V_1, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 266 'load' 'cost_last_line_13_V_2' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_13 : Operation 267 [1/1] (0.00ns)   --->   "%cost_last_line_14_V_1 = getelementptr [384 x i9]* %cost_last_line_14_V, i64 0, i64 %tmp_27" [stereo_2020/disparity_map.cpp:174]   --->   Operation 267 'getelementptr' 'cost_last_line_14_V_1' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 0.00>
ST_13 : Operation 268 [2/2] (3.25ns)   --->   "%cost_last_line_14_V_2 = load i9* %cost_last_line_14_V_1, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 268 'load' 'cost_last_line_14_V_2' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>

State 14 <SV = 12> <Delay = 8.22>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%pixel_values_right_V_29 = load i8* @pixel_values_right_V, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 269 'load' 'pixel_values_right_V_29' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "store i8 %rightImage_V_load, i8* @pixel_values_right_V, align 16" [stereo_2020/disparity_map.cpp:156]   --->   Operation 270 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%p_01027_4 = phi i18 [ %p_Val2_6, %_ifconv4 ], [ %p_01027_1, %._crit_edge1621 ]" [stereo_2020/disparity_map.cpp:164]   --->   Operation 271 'phi' 'p_01027_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%p_0943_4 = phi i18 [ %p_Val2_5, %_ifconv4 ], [ %p_0943_1, %._crit_edge1621 ]" [stereo_2020/disparity_map.cpp:159]   --->   Operation 272 'phi' 'p_0943_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%p_01189_2 = phi i11 [ %min_cost_V_cast_cast, %_ifconv4 ], [ -1, %._crit_edge1621 ]" [stereo_2020/disparity_map.cpp:199]   --->   Operation 273 'phi' 'p_01189_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 274 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_1 = load i9* @cost_d_temp_right_V_s, align 2"   --->   Operation 274 'load' 'cost_d_temp_right_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 275 [1/1] (0.00ns)   --->   "%cost_last_line_0_V_s = getelementptr [384 x i9]* %cost_last_line_0_V, i64 0, i64 %tmp_12" [stereo_2020/disparity_map.cpp:203]   --->   Operation 275 'getelementptr' 'cost_last_line_0_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 276 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_1, i9* %cost_last_line_0_V_s, align 2" [stereo_2020/disparity_map.cpp:203]   --->   Operation 276 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_14 : Operation 277 [1/1] (1.76ns)   --->   "br i1 %tmp_23, label %_ifconv7, label %._crit_edge1625.1" [stereo_2020/disparity_map.cpp:176]   --->   Operation 277 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_14 : Operation 278 [1/1] (1.55ns)   --->   "%tmp_i_i3 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_29" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 278 'icmp' 'tmp_i_i3' <Predicate = (!exitcond_flatten & tmp_23)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 279 [1/1] (1.91ns)   --->   "%tmp_36_i_i3 = sub i8 %leftImage_V_load, %pixel_values_right_V_29" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 279 'sub' 'tmp_36_i_i3' <Predicate = (!exitcond_flatten & tmp_23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 280 [1/1] (1.91ns)   --->   "%tmp_i_i3_12 = sub i8 %pixel_values_right_V_29, %leftImage_V_load" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 280 'sub' 'tmp_i_i3_12' <Predicate = (!exitcond_flatten & tmp_23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_1)   --->   "%agg_result_V_i_i3 = select i1 %tmp_i_i3, i8 %tmp_i_i3_12, i8 %tmp_36_i_i3" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 281 'select' 'agg_result_V_i_i3' <Predicate = (!exitcond_flatten & tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_1)   --->   "%cost_d_actual_V_cas = zext i8 %agg_result_V_i_i3 to i9" [stereo_2020/disparity_map.cpp:181]   --->   Operation 282 'zext' 'cost_d_actual_V_cas' <Predicate = (!exitcond_flatten & tmp_23)> <Delay = 0.00>
ST_14 : Operation 283 [1/1] (0.75ns)   --->   "%p_Val2_5_1 = select i1 %tmp_39, i18 %p_0943_4, i18 %cost_d_right_V_1" [stereo_2020/disparity_map.cpp:181]   --->   Operation 283 'select' 'p_Val2_5_1' <Predicate = (!exitcond_flatten & tmp_23)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_1)   --->   "%p_Result_13 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_1, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:184]   --->   Operation 284 'partselect' 'p_Result_13' <Predicate = (!exitcond_flatten & tmp_23)> <Delay = 0.00>
ST_14 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_1)   --->   "%p_7_1_cast = zext i8 %p_Result_13 to i9" [stereo_2020/disparity_map.cpp:184]   --->   Operation 285 'zext' 'p_7_1_cast' <Predicate = (!exitcond_flatten & tmp_23)> <Delay = 0.00>
ST_14 : Operation 286 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_1 = add i9 %p_7_1_cast, %cost_d_actual_V_cas" [stereo_2020/disparity_map.cpp:184]   --->   Operation 286 'add' 'cost_d_actual_V_1_1' <Predicate = (!exitcond_flatten & tmp_23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 287 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_1_s = zext i9 %cost_d_actual_V_1_1 to i10" [stereo_2020/disparity_map.cpp:184]   --->   Operation 287 'zext' 'cost_d_actual_V_1_1_s' <Predicate = (!exitcond_flatten & tmp_23)> <Delay = 0.00>
ST_14 : Operation 288 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_1, i9* @cost_d_temp_right_V_1, align 2" [stereo_2020/disparity_map.cpp:187]   --->   Operation 288 'store' <Predicate = (!exitcond_flatten & tmp_23)> <Delay = 0.00>
ST_14 : Operation 289 [1/1] (0.75ns)   --->   "%p_Val2_6_1 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_1, i18 %p_01027_4" [stereo_2020/disparity_map.cpp:164]   --->   Operation 289 'select' 'p_Val2_6_1' <Predicate = (!exitcond_flatten & tmp_23)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 290 [1/1] (0.00ns)   --->   "%p_Result_1_1 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_1, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 290 'partselect' 'p_Result_1_1' <Predicate = (!exitcond_flatten & tmp_23)> <Delay = 0.00>
ST_14 : Operation 291 [1/1] (0.00ns)   --->   "%p_8_1_cast = zext i8 %p_Result_1_1 to i10" [stereo_2020/disparity_map.cpp:193]   --->   Operation 291 'zext' 'p_8_1_cast' <Predicate = (!exitcond_flatten & tmp_23)> <Delay = 0.00>
ST_14 : Operation 292 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_1 = add i10 %p_8_1_cast, %cost_d_actual_V_1_1_s" [stereo_2020/disparity_map.cpp:193]   --->   Operation 292 'add' 'cost_d_actual_V_2_1' <Predicate = (!exitcond_flatten & tmp_23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 293 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_1_s = zext i10 %cost_d_actual_V_2_1 to i11" [stereo_2020/disparity_map.cpp:195]   --->   Operation 293 'zext' 'cost_d_actual_V_2_1_s' <Predicate = (!exitcond_flatten & tmp_23)> <Delay = 0.00>
ST_14 : Operation 294 [1/1] (1.88ns)   --->   "%tmp_50_1 = icmp ult i11 %cost_d_actual_V_2_1_s, %p_01189_2" [stereo_2020/disparity_map.cpp:195]   --->   Operation 294 'icmp' 'tmp_50_1' <Predicate = (!exitcond_flatten & tmp_23)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 295 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_1_1 = select i1 %tmp_50_1, i11 %cost_d_actual_V_2_1_s, i11 %p_01189_2" [stereo_2020/disparity_map.cpp:195]   --->   Operation 295 'select' 'cost_d_actual_V_2_1_1' <Predicate = (!exitcond_flatten & tmp_23)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 296 [1/1] (2.55ns)   --->   "%tmp_44_2 = add i32 %i_op_assign_2_mid2, -3" [stereo_2020/disparity_map.cpp:181]   --->   Operation 296 'add' 'tmp_44_2' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 297 [1/1] (0.00ns)   --->   "%extLd6 = zext i9 %cost_last_line_3_V_1 to i18" [stereo_2020/disparity_map.cpp:174]   --->   Operation 297 'zext' 'extLd6' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 0.00>
ST_14 : Operation 298 [1/1] (2.55ns)   --->   "%tmp_41_3 = add nsw i32 %i_op_assign_2_mid2, -3" [stereo_2020/disparity_map.cpp:176]   --->   Operation 298 'add' 'tmp_41_3' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_3, i32 31)" [stereo_2020/disparity_map.cpp:176]   --->   Operation 299 'bitselect' 'tmp_42' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_14 : Operation 300 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_8 = load i9* @cost_d_temp_right_V_3, align 2"   --->   Operation 300 'load' 'cost_d_temp_right_V_8' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 0.00>
ST_14 : Operation 301 [1/1] (0.00ns)   --->   "%extLd7 = zext i9 %cost_d_temp_right_V_8 to i18"   --->   Operation 301 'zext' 'extLd7' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 0.00>
ST_14 : Operation 302 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_3 = mul i18 %tmp_29, %extLd7" [stereo_2020/disparity_map.cpp:182]   --->   Operation 302 'mul' 'cost_d_right_V_3' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 303 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_3 = mul i18 %tmp_30, %extLd6" [stereo_2020/disparity_map.cpp:191]   --->   Operation 303 'mul' 'cost_d_diagonal_V_3' <Predicate = (!exitcond_flatten & !tmp_42 & sel_tmp)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 304 [1/2] (3.25ns)   --->   "%cost_last_line_14_V_2 = load i9* %cost_last_line_14_V_1, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 304 'load' 'cost_last_line_14_V_2' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>

State 15 <SV = 13> <Delay = 8.36>
ST_15 : Operation 305 [1/1] (0.00ns)   --->   "%pixel_values_right_V_28 = load i8* @pixel_values_right_V_1, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 305 'load' 'pixel_values_right_V_28' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_15 : Operation 306 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_29, i8* @pixel_values_right_V_1, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 306 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_15 : Operation 307 [1/1] (1.76ns)   --->   "br label %._crit_edge1625.1" [stereo_2020/disparity_map.cpp:195]   --->   Operation 307 'br' <Predicate = (!exitcond_flatten & tmp_23)> <Delay = 1.76>
ST_15 : Operation 308 [1/1] (0.00ns)   --->   "%p_01027_4_1 = phi i18 [ %p_01027_4, %._crit_edge1625.0 ], [ %p_Val2_6_1, %_ifconv7 ]" [stereo_2020/disparity_map.cpp:164]   --->   Operation 308 'phi' 'p_01027_4_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_15 : Operation 309 [1/1] (0.00ns)   --->   "%p_0943_4_1 = phi i18 [ %p_0943_4, %._crit_edge1625.0 ], [ %p_Val2_5_1, %_ifconv7 ]" [stereo_2020/disparity_map.cpp:159]   --->   Operation 309 'phi' 'p_0943_4_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_15 : Operation 310 [1/1] (0.00ns)   --->   "%p_01189_2_1 = phi i11 [ %p_01189_2, %._crit_edge1625.0 ], [ %cost_d_actual_V_2_1_1, %_ifconv7 ]" [stereo_2020/disparity_map.cpp:199]   --->   Operation 310 'phi' 'p_01189_2_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_15 : Operation 311 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_3 = load i9* @cost_d_temp_right_V_1, align 2"   --->   Operation 311 'load' 'cost_d_temp_right_V_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_15 : Operation 312 [1/1] (0.00ns)   --->   "%cost_last_line_1_V_2 = getelementptr [384 x i9]* %cost_last_line_1_V, i64 0, i64 %tmp_12" [stereo_2020/disparity_map.cpp:203]   --->   Operation 312 'getelementptr' 'cost_last_line_1_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_15 : Operation 313 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_3, i9* %cost_last_line_1_V_2, align 2" [stereo_2020/disparity_map.cpp:203]   --->   Operation 313 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_15 : Operation 314 [1/1] (1.55ns)   --->   "%tmp_i_i4 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_28" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 314 'icmp' 'tmp_i_i4' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 315 [1/1] (1.91ns)   --->   "%tmp_36_i_i4 = sub i8 %leftImage_V_load, %pixel_values_right_V_28" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 315 'sub' 'tmp_36_i_i4' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 316 [1/1] (1.91ns)   --->   "%tmp_i_i4_13 = sub i8 %pixel_values_right_V_28, %leftImage_V_load" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 316 'sub' 'tmp_i_i4_13' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_2)   --->   "%agg_result_V_i_i4 = select i1 %tmp_i_i4, i8 %tmp_i_i4_13, i8 %tmp_36_i_i4" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 317 'select' 'agg_result_V_i_i4' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_2)   --->   "%cost_d_actual_V_16_c = zext i8 %agg_result_V_i_i4 to i9" [stereo_2020/disparity_map.cpp:181]   --->   Operation 318 'zext' 'cost_d_actual_V_16_c' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 0.00>
ST_15 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_2)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_2, i32 31)" [stereo_2020/disparity_map.cpp:181]   --->   Operation 319 'bitselect' 'tmp_41' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 0.00>
ST_15 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_2)   --->   "%rev = xor i1 %tmp_41, true" [stereo_2020/disparity_map.cpp:181]   --->   Operation 320 'xor' 'rev' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_2)   --->   "%or_cond1 = and i1 %tmp_23, %rev" [stereo_2020/disparity_map.cpp:181]   --->   Operation 321 'and' 'or_cond1' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 322 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_5_2 = select i1 %or_cond1, i18 %cost_d_right_V_2, i18 %p_0943_4_1" [stereo_2020/disparity_map.cpp:181]   --->   Operation 322 'select' 'p_Val2_5_2' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_2)   --->   "%p_Result_2 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_2, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:184]   --->   Operation 323 'partselect' 'p_Result_2' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 0.00>
ST_15 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_2)   --->   "%p_7_2_cast = zext i8 %p_Result_2 to i9" [stereo_2020/disparity_map.cpp:184]   --->   Operation 324 'zext' 'p_7_2_cast' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 0.00>
ST_15 : Operation 325 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_2 = add i9 %p_7_2_cast, %cost_d_actual_V_16_c" [stereo_2020/disparity_map.cpp:184]   --->   Operation 325 'add' 'cost_d_actual_V_1_2' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 326 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_2_s = zext i9 %cost_d_actual_V_1_2 to i10" [stereo_2020/disparity_map.cpp:184]   --->   Operation 326 'zext' 'cost_d_actual_V_1_2_s' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 0.00>
ST_15 : Operation 327 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_2, i9* @cost_d_temp_right_V_2, align 2" [stereo_2020/disparity_map.cpp:187]   --->   Operation 327 'store' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 0.00>
ST_15 : Operation 328 [1/1] (0.75ns)   --->   "%p_Val2_6_2 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_2, i18 %p_01027_4_1" [stereo_2020/disparity_map.cpp:164]   --->   Operation 328 'select' 'p_Val2_6_2' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 329 [1/1] (0.00ns)   --->   "%p_Result_1_2 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_2, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 329 'partselect' 'p_Result_1_2' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 0.00>
ST_15 : Operation 330 [1/1] (0.00ns)   --->   "%p_8_2_cast = zext i8 %p_Result_1_2 to i10" [stereo_2020/disparity_map.cpp:193]   --->   Operation 330 'zext' 'p_8_2_cast' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 0.00>
ST_15 : Operation 331 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_2 = add i10 %p_8_2_cast, %cost_d_actual_V_1_2_s" [stereo_2020/disparity_map.cpp:193]   --->   Operation 331 'add' 'cost_d_actual_V_2_2' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 332 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_2_s = zext i10 %cost_d_actual_V_2_2 to i11" [stereo_2020/disparity_map.cpp:195]   --->   Operation 332 'zext' 'cost_d_actual_V_2_2_s' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 0.00>
ST_15 : Operation 333 [1/1] (1.88ns)   --->   "%tmp_50_2 = icmp ult i11 %cost_d_actual_V_2_2_s, %p_01189_2_1" [stereo_2020/disparity_map.cpp:195]   --->   Operation 333 'icmp' 'tmp_50_2' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 334 [1/1] (0.00ns)   --->   "%extLd8 = zext i9 %cost_last_line_4_V_1 to i18" [stereo_2020/disparity_map.cpp:174]   --->   Operation 334 'zext' 'extLd8' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 335 [1/1] (2.55ns)   --->   "%tmp_41_4 = add nsw i32 %i_op_assign_2_mid2, -4" [stereo_2020/disparity_map.cpp:176]   --->   Operation 335 'add' 'tmp_41_4' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_4, i32 31)" [stereo_2020/disparity_map.cpp:176]   --->   Operation 336 'bitselect' 'tmp_44' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_15 : Operation 337 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_10 = load i9* @cost_d_temp_right_V_4, align 2"   --->   Operation 337 'load' 'cost_d_temp_right_V_10' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 0.00>
ST_15 : Operation 338 [1/1] (0.00ns)   --->   "%extLd9 = zext i9 %cost_d_temp_right_V_10 to i18"   --->   Operation 338 'zext' 'extLd9' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 0.00>
ST_15 : Operation 339 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_4 = mul i18 %tmp_29, %extLd9" [stereo_2020/disparity_map.cpp:182]   --->   Operation 339 'mul' 'cost_d_right_V_4' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 340 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_4 = mul i18 %tmp_30, %extLd8" [stereo_2020/disparity_map.cpp:191]   --->   Operation 340 'mul' 'cost_d_diagonal_V_4' <Predicate = (!exitcond_flatten & !tmp_44 & sel_tmp)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 341 [1/1] (0.00ns)   --->   "%cost_last_line_15_V_1 = getelementptr [384 x i9]* %cost_last_line_15_V, i64 0, i64 %tmp_27" [stereo_2020/disparity_map.cpp:174]   --->   Operation 341 'getelementptr' 'cost_last_line_15_V_1' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 0.00>
ST_15 : Operation 342 [2/2] (3.25ns)   --->   "%cost_last_line_15_V_2 = load i9* %cost_last_line_15_V_1, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 342 'load' 'cost_last_line_15_V_2' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>

State 16 <SV = 14> <Delay = 7.26>
ST_16 : Operation 343 [1/1] (0.00ns)   --->   "%pixel_values_right_V_27 = load i8* @pixel_values_right_V_2, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 343 'load' 'pixel_values_right_V_27' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 344 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_28, i8* @pixel_values_right_V_2, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 344 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 345 [1/1] (0.00ns)   --->   "%p_01181_2_1 = phi i1 [ false, %._crit_edge1625.0 ], [ %tmp_50_1, %_ifconv7 ]" [stereo_2020/disparity_map.cpp:195]   --->   Operation 345 'phi' 'p_01181_2_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 346 [1/1] (0.00ns)   --->   "%p_01181_2_1_cast = zext i1 %p_01181_2_1 to i2" [stereo_2020/disparity_map.cpp:203]   --->   Operation 346 'zext' 'p_01181_2_1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 347 [1/1] (1.76ns)   --->   "br i1 %tmp_40, label %._crit_edge1625.2, label %_ifconv10" [stereo_2020/disparity_map.cpp:176]   --->   Operation 347 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_16 : Operation 348 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_2_1 = select i1 %tmp_50_2, i11 %cost_d_actual_V_2_2_s, i11 %p_01189_2_1" [stereo_2020/disparity_map.cpp:195]   --->   Operation 348 'select' 'cost_d_actual_V_2_2_1' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 349 [1/1] (0.99ns)   --->   "%p_01181_2_1_cast_14 = select i1 %tmp_50_2, i2 -2, i2 %p_01181_2_1_cast" [stereo_2020/disparity_map.cpp:195]   --->   Operation 349 'select' 'p_01181_2_1_cast_14' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 350 [1/1] (1.76ns)   --->   "br label %._crit_edge1625.2" [stereo_2020/disparity_map.cpp:195]   --->   Operation 350 'br' <Predicate = (!exitcond_flatten & !tmp_40)> <Delay = 1.76>
ST_16 : Operation 351 [1/1] (0.00ns)   --->   "%p_01027_4_2 = phi i18 [ %p_01027_4_1, %._crit_edge1625.1 ], [ %p_Val2_6_2, %_ifconv10 ]" [stereo_2020/disparity_map.cpp:164]   --->   Operation 351 'phi' 'p_01027_4_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 352 [1/1] (0.00ns)   --->   "%p_0943_4_2 = phi i18 [ %p_0943_4_1, %._crit_edge1625.1 ], [ %p_Val2_5_2, %_ifconv10 ]" [stereo_2020/disparity_map.cpp:159]   --->   Operation 352 'phi' 'p_0943_4_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 353 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_5 = load i9* @cost_d_temp_right_V_2, align 2"   --->   Operation 353 'load' 'cost_d_temp_right_V_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 354 [1/1] (0.00ns)   --->   "%cost_last_line_2_V_2 = getelementptr [384 x i9]* %cost_last_line_2_V, i64 0, i64 %tmp_12" [stereo_2020/disparity_map.cpp:203]   --->   Operation 354 'getelementptr' 'cost_last_line_2_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 355 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_5, i9* %cost_last_line_2_V_2, align 2" [stereo_2020/disparity_map.cpp:203]   --->   Operation 355 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_16 : Operation 356 [1/1] (1.55ns)   --->   "%tmp_i_i5 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_27" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 356 'icmp' 'tmp_i_i5' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 357 [1/1] (1.91ns)   --->   "%tmp_36_i_i5 = sub i8 %leftImage_V_load, %pixel_values_right_V_27" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 357 'sub' 'tmp_36_i_i5' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 358 [1/1] (1.91ns)   --->   "%tmp_i_i5_15 = sub i8 %pixel_values_right_V_27, %leftImage_V_load" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 358 'sub' 'tmp_i_i5_15' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_3)   --->   "%agg_result_V_i_i5 = select i1 %tmp_i_i5, i8 %tmp_i_i5_15, i8 %tmp_36_i_i5" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 359 'select' 'agg_result_V_i_i5' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_3)   --->   "%cost_d_actual_V_3_ca = zext i8 %agg_result_V_i_i5 to i9" [stereo_2020/disparity_map.cpp:181]   --->   Operation 360 'zext' 'cost_d_actual_V_3_ca' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 0.00>
ST_16 : Operation 361 [1/1] (2.55ns)   --->   "%tmp_44_3 = add i32 %i_op_assign_2_mid2, -4" [stereo_2020/disparity_map.cpp:181]   --->   Operation 361 'add' 'tmp_44_3' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_3)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_3, i32 31)" [stereo_2020/disparity_map.cpp:181]   --->   Operation 362 'bitselect' 'tmp_43' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 0.00>
ST_16 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_3)   --->   "%rev1 = xor i1 %tmp_43, true" [stereo_2020/disparity_map.cpp:181]   --->   Operation 363 'xor' 'rev1' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_3)   --->   "%or_cond2 = and i1 %tmp_23, %rev1" [stereo_2020/disparity_map.cpp:181]   --->   Operation 364 'and' 'or_cond2' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 365 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_5_3 = select i1 %or_cond2, i18 %cost_d_right_V_3, i18 %p_0943_4_2" [stereo_2020/disparity_map.cpp:181]   --->   Operation 365 'select' 'p_Val2_5_3' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_3)   --->   "%p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_3, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:184]   --->   Operation 366 'partselect' 'p_Result_3' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 0.00>
ST_16 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_3)   --->   "%p_7_3_cast = zext i8 %p_Result_3 to i9" [stereo_2020/disparity_map.cpp:184]   --->   Operation 367 'zext' 'p_7_3_cast' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 0.00>
ST_16 : Operation 368 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_3 = add i9 %p_7_3_cast, %cost_d_actual_V_3_ca" [stereo_2020/disparity_map.cpp:184]   --->   Operation 368 'add' 'cost_d_actual_V_1_3' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 369 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_3_s = zext i9 %cost_d_actual_V_1_3 to i10" [stereo_2020/disparity_map.cpp:184]   --->   Operation 369 'zext' 'cost_d_actual_V_1_3_s' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 0.00>
ST_16 : Operation 370 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_3, i9* @cost_d_temp_right_V_3, align 2" [stereo_2020/disparity_map.cpp:187]   --->   Operation 370 'store' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 0.00>
ST_16 : Operation 371 [1/1] (0.75ns)   --->   "%p_Val2_6_3 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_3, i18 %p_01027_4_2" [stereo_2020/disparity_map.cpp:164]   --->   Operation 371 'select' 'p_Val2_6_3' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 372 [1/1] (0.00ns)   --->   "%p_Result_1_3 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_3, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 372 'partselect' 'p_Result_1_3' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 0.00>
ST_16 : Operation 373 [1/1] (0.00ns)   --->   "%p_8_3_cast = zext i8 %p_Result_1_3 to i10" [stereo_2020/disparity_map.cpp:193]   --->   Operation 373 'zext' 'p_8_3_cast' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 0.00>
ST_16 : Operation 374 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_3 = add i10 %p_8_3_cast, %cost_d_actual_V_1_3_s" [stereo_2020/disparity_map.cpp:193]   --->   Operation 374 'add' 'cost_d_actual_V_2_3' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 375 [1/1] (0.00ns)   --->   "%extLd10 = zext i9 %cost_last_line_5_V_1 to i18" [stereo_2020/disparity_map.cpp:174]   --->   Operation 375 'zext' 'extLd10' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 0.00>
ST_16 : Operation 376 [1/1] (2.55ns)   --->   "%tmp_41_5 = add nsw i32 %i_op_assign_2_mid2, -5" [stereo_2020/disparity_map.cpp:176]   --->   Operation 376 'add' 'tmp_41_5' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_5, i32 31)" [stereo_2020/disparity_map.cpp:176]   --->   Operation 377 'bitselect' 'tmp_46' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_16 : Operation 378 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_12 = load i9* @cost_d_temp_right_V_5, align 2"   --->   Operation 378 'load' 'cost_d_temp_right_V_12' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 0.00>
ST_16 : Operation 379 [1/1] (0.00ns)   --->   "%extLd11 = zext i9 %cost_d_temp_right_V_12 to i18"   --->   Operation 379 'zext' 'extLd11' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 0.00>
ST_16 : Operation 380 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_5 = mul i18 %tmp_29, %extLd11" [stereo_2020/disparity_map.cpp:182]   --->   Operation 380 'mul' 'cost_d_right_V_5' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 381 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_5 = mul i18 %tmp_30, %extLd10" [stereo_2020/disparity_map.cpp:191]   --->   Operation 381 'mul' 'cost_d_diagonal_V_5' <Predicate = (!exitcond_flatten & !tmp_46 & sel_tmp)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 382 [1/2] (3.25ns)   --->   "%cost_last_line_15_V_2 = load i9* %cost_last_line_15_V_1, align 2" [stereo_2020/disparity_map.cpp:174]   --->   Operation 382 'load' 'cost_last_line_15_V_2' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>

State 17 <SV = 15> <Delay = 6.38>
ST_17 : Operation 383 [1/1] (0.00ns)   --->   "%pixel_values_right_V_26 = load i8* @pixel_values_right_V_3, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 383 'load' 'pixel_values_right_V_26' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_17 : Operation 384 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_27, i8* @pixel_values_right_V_3, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 384 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_17 : Operation 385 [1/1] (0.00ns)   --->   "%p_01189_2_2 = phi i11 [ %p_01189_2_1, %._crit_edge1625.1 ], [ %cost_d_actual_V_2_2_1, %_ifconv10 ]" [stereo_2020/disparity_map.cpp:199]   --->   Operation 385 'phi' 'p_01189_2_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_17 : Operation 386 [1/1] (0.00ns)   --->   "%p_01181_2_2 = phi i2 [ %p_01181_2_1_cast, %._crit_edge1625.1 ], [ %p_01181_2_1_cast_14, %_ifconv10 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 386 'phi' 'p_01181_2_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_17 : Operation 387 [1/1] (1.76ns)   --->   "br i1 %tmp_42, label %._crit_edge1625.3, label %_ifconv13" [stereo_2020/disparity_map.cpp:176]   --->   Operation 387 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_17 : Operation 388 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_3_s = zext i10 %cost_d_actual_V_2_3 to i11" [stereo_2020/disparity_map.cpp:195]   --->   Operation 388 'zext' 'cost_d_actual_V_2_3_s' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 0.00>
ST_17 : Operation 389 [1/1] (1.88ns)   --->   "%tmp_50_3 = icmp ult i11 %cost_d_actual_V_2_3_s, %p_01189_2_2" [stereo_2020/disparity_map.cpp:195]   --->   Operation 389 'icmp' 'tmp_50_3' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 390 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_3_1 = select i1 %tmp_50_3, i11 %cost_d_actual_V_2_3_s, i11 %p_01189_2_2" [stereo_2020/disparity_map.cpp:195]   --->   Operation 390 'select' 'cost_d_actual_V_2_3_1' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 391 [1/1] (0.99ns)   --->   "%p_01181_2_2_16 = select i1 %tmp_50_3, i2 -1, i2 %p_01181_2_2" [stereo_2020/disparity_map.cpp:195]   --->   Operation 391 'select' 'p_01181_2_2_16' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 392 [1/1] (1.76ns)   --->   "br label %._crit_edge1625.3" [stereo_2020/disparity_map.cpp:195]   --->   Operation 392 'br' <Predicate = (!exitcond_flatten & !tmp_42)> <Delay = 1.76>
ST_17 : Operation 393 [1/1] (0.00ns)   --->   "%p_0943_4_3 = phi i18 [ %p_0943_4_2, %._crit_edge1625.2 ], [ %p_Val2_5_3, %_ifconv13 ]" [stereo_2020/disparity_map.cpp:159]   --->   Operation 393 'phi' 'p_0943_4_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_17 : Operation 394 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_7 = load i9* @cost_d_temp_right_V_3, align 2"   --->   Operation 394 'load' 'cost_d_temp_right_V_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_17 : Operation 395 [1/1] (0.00ns)   --->   "%cost_last_line_3_V_2 = getelementptr [384 x i9]* %cost_last_line_3_V, i64 0, i64 %tmp_12" [stereo_2020/disparity_map.cpp:203]   --->   Operation 395 'getelementptr' 'cost_last_line_3_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_17 : Operation 396 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_7, i9* %cost_last_line_3_V_2, align 2" [stereo_2020/disparity_map.cpp:203]   --->   Operation 396 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_17 : Operation 397 [1/1] (1.55ns)   --->   "%tmp_i_i6 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_26" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 397 'icmp' 'tmp_i_i6' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 398 [1/1] (1.91ns)   --->   "%tmp_36_i_i6 = sub i8 %leftImage_V_load, %pixel_values_right_V_26" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 398 'sub' 'tmp_36_i_i6' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 399 [1/1] (1.91ns)   --->   "%tmp_i_i6_17 = sub i8 %pixel_values_right_V_26, %leftImage_V_load" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 399 'sub' 'tmp_i_i6_17' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_4)   --->   "%agg_result_V_i_i6 = select i1 %tmp_i_i6, i8 %tmp_i_i6_17, i8 %tmp_36_i_i6" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 400 'select' 'agg_result_V_i_i6' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_4)   --->   "%cost_d_actual_V_4_ca = zext i8 %agg_result_V_i_i6 to i9" [stereo_2020/disparity_map.cpp:181]   --->   Operation 401 'zext' 'cost_d_actual_V_4_ca' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 0.00>
ST_17 : Operation 402 [1/1] (2.55ns)   --->   "%tmp_44_4 = add i32 %i_op_assign_2_mid2, -5" [stereo_2020/disparity_map.cpp:181]   --->   Operation 402 'add' 'tmp_44_4' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_4)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_4, i32 31)" [stereo_2020/disparity_map.cpp:181]   --->   Operation 403 'bitselect' 'tmp_45' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 0.00>
ST_17 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_4)   --->   "%rev2 = xor i1 %tmp_45, true" [stereo_2020/disparity_map.cpp:181]   --->   Operation 404 'xor' 'rev2' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_4)   --->   "%or_cond3 = and i1 %tmp_23, %rev2" [stereo_2020/disparity_map.cpp:181]   --->   Operation 405 'and' 'or_cond3' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 406 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_5_4 = select i1 %or_cond3, i18 %cost_d_right_V_4, i18 %p_0943_4_3" [stereo_2020/disparity_map.cpp:181]   --->   Operation 406 'select' 'p_Val2_5_4' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_4)   --->   "%p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_4, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:184]   --->   Operation 407 'partselect' 'p_Result_4' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 0.00>
ST_17 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_4)   --->   "%p_7_4_cast = zext i8 %p_Result_4 to i9" [stereo_2020/disparity_map.cpp:184]   --->   Operation 408 'zext' 'p_7_4_cast' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 0.00>
ST_17 : Operation 409 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_4 = add i9 %p_7_4_cast, %cost_d_actual_V_4_ca" [stereo_2020/disparity_map.cpp:184]   --->   Operation 409 'add' 'cost_d_actual_V_1_4' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 410 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_4, i9* @cost_d_temp_right_V_4, align 2" [stereo_2020/disparity_map.cpp:187]   --->   Operation 410 'store' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 0.00>
ST_17 : Operation 411 [1/1] (0.00ns)   --->   "%extLd12 = zext i9 %cost_last_line_6_V_1 to i18" [stereo_2020/disparity_map.cpp:174]   --->   Operation 411 'zext' 'extLd12' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 0.00>
ST_17 : Operation 412 [1/1] (2.55ns)   --->   "%tmp_41_6 = add nsw i32 %i_op_assign_2_mid2, -6" [stereo_2020/disparity_map.cpp:176]   --->   Operation 412 'add' 'tmp_41_6' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_6, i32 31)" [stereo_2020/disparity_map.cpp:176]   --->   Operation 413 'bitselect' 'tmp_48' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_17 : Operation 414 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_14 = load i9* @cost_d_temp_right_V_6, align 2"   --->   Operation 414 'load' 'cost_d_temp_right_V_14' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 0.00>
ST_17 : Operation 415 [1/1] (0.00ns)   --->   "%extLd13 = zext i9 %cost_d_temp_right_V_14 to i18"   --->   Operation 415 'zext' 'extLd13' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 0.00>
ST_17 : Operation 416 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_6 = mul i18 %tmp_29, %extLd13" [stereo_2020/disparity_map.cpp:182]   --->   Operation 416 'mul' 'cost_d_right_V_6' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 417 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_6 = mul i18 %tmp_30, %extLd12" [stereo_2020/disparity_map.cpp:191]   --->   Operation 417 'mul' 'cost_d_diagonal_V_6' <Predicate = (!exitcond_flatten & !tmp_48 & sel_tmp)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 16> <Delay = 6.38>
ST_18 : Operation 418 [1/1] (0.00ns)   --->   "%pixel_values_right_V_25 = load i8* @pixel_values_right_V_4, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 418 'load' 'pixel_values_right_V_25' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 419 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_26, i8* @pixel_values_right_V_4, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 419 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 420 [1/1] (0.00ns)   --->   "%p_01027_4_3 = phi i18 [ %p_01027_4_2, %._crit_edge1625.2 ], [ %p_Val2_6_3, %_ifconv13 ]" [stereo_2020/disparity_map.cpp:164]   --->   Operation 420 'phi' 'p_01027_4_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 421 [1/1] (0.00ns)   --->   "%p_01189_2_3 = phi i11 [ %p_01189_2_2, %._crit_edge1625.2 ], [ %cost_d_actual_V_2_3_1, %_ifconv13 ]" [stereo_2020/disparity_map.cpp:199]   --->   Operation 421 'phi' 'p_01189_2_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 422 [1/1] (0.00ns)   --->   "%p_01181_2_3 = phi i2 [ %p_01181_2_2, %._crit_edge1625.2 ], [ %p_01181_2_2_16, %_ifconv13 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 422 'phi' 'p_01181_2_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 423 [1/1] (0.00ns)   --->   "%p_01181_2_3_cast = zext i2 %p_01181_2_3 to i3" [stereo_2020/disparity_map.cpp:203]   --->   Operation 423 'zext' 'p_01181_2_3_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 424 [1/1] (1.76ns)   --->   "br i1 %tmp_44, label %._crit_edge1625.4, label %_ifconv16" [stereo_2020/disparity_map.cpp:176]   --->   Operation 424 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_18 : Operation 425 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_4_s = zext i9 %cost_d_actual_V_1_4 to i10" [stereo_2020/disparity_map.cpp:184]   --->   Operation 425 'zext' 'cost_d_actual_V_1_4_s' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 0.00>
ST_18 : Operation 426 [1/1] (0.75ns)   --->   "%p_Val2_6_4 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_4, i18 %p_01027_4_3" [stereo_2020/disparity_map.cpp:164]   --->   Operation 426 'select' 'p_Val2_6_4' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 427 [1/1] (0.00ns)   --->   "%p_Result_1_4 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_4, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 427 'partselect' 'p_Result_1_4' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 0.00>
ST_18 : Operation 428 [1/1] (0.00ns)   --->   "%p_8_4_cast = zext i8 %p_Result_1_4 to i10" [stereo_2020/disparity_map.cpp:193]   --->   Operation 428 'zext' 'p_8_4_cast' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 0.00>
ST_18 : Operation 429 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_4 = add i10 %p_8_4_cast, %cost_d_actual_V_1_4_s" [stereo_2020/disparity_map.cpp:193]   --->   Operation 429 'add' 'cost_d_actual_V_2_4' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 430 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_4_s = zext i10 %cost_d_actual_V_2_4 to i11" [stereo_2020/disparity_map.cpp:195]   --->   Operation 430 'zext' 'cost_d_actual_V_2_4_s' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 0.00>
ST_18 : Operation 431 [1/1] (1.88ns)   --->   "%tmp_50_4 = icmp ult i11 %cost_d_actual_V_2_4_s, %p_01189_2_3" [stereo_2020/disparity_map.cpp:195]   --->   Operation 431 'icmp' 'tmp_50_4' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 432 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_4_1 = select i1 %tmp_50_4, i11 %cost_d_actual_V_2_4_s, i11 %p_01189_2_3" [stereo_2020/disparity_map.cpp:195]   --->   Operation 432 'select' 'cost_d_actual_V_2_4_1' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 433 [1/1] (0.98ns)   --->   "%p_01181_2_3_cast_18 = select i1 %tmp_50_4, i3 -4, i3 %p_01181_2_3_cast" [stereo_2020/disparity_map.cpp:195]   --->   Operation 433 'select' 'p_01181_2_3_cast_18' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 434 [1/1] (1.76ns)   --->   "br label %._crit_edge1625.4" [stereo_2020/disparity_map.cpp:195]   --->   Operation 434 'br' <Predicate = (!exitcond_flatten & !tmp_44)> <Delay = 1.76>
ST_18 : Operation 435 [1/1] (0.00ns)   --->   "%p_0943_4_4 = phi i18 [ %p_0943_4_3, %._crit_edge1625.3 ], [ %p_Val2_5_4, %_ifconv16 ]" [stereo_2020/disparity_map.cpp:159]   --->   Operation 435 'phi' 'p_0943_4_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 436 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_9 = load i9* @cost_d_temp_right_V_4, align 2"   --->   Operation 436 'load' 'cost_d_temp_right_V_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 437 [1/1] (0.00ns)   --->   "%cost_last_line_4_V_2 = getelementptr [384 x i9]* %cost_last_line_4_V, i64 0, i64 %tmp_12" [stereo_2020/disparity_map.cpp:203]   --->   Operation 437 'getelementptr' 'cost_last_line_4_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 438 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_9, i9* %cost_last_line_4_V_2, align 2" [stereo_2020/disparity_map.cpp:203]   --->   Operation 438 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_18 : Operation 439 [1/1] (1.55ns)   --->   "%tmp_i_i7 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_25" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 439 'icmp' 'tmp_i_i7' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 440 [1/1] (1.91ns)   --->   "%tmp_36_i_i7 = sub i8 %leftImage_V_load, %pixel_values_right_V_25" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 440 'sub' 'tmp_36_i_i7' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 441 [1/1] (1.91ns)   --->   "%tmp_i_i7_19 = sub i8 %pixel_values_right_V_25, %leftImage_V_load" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 441 'sub' 'tmp_i_i7_19' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 442 [1/1] (2.55ns)   --->   "%tmp_44_5 = add i32 %i_op_assign_2_mid2, -6" [stereo_2020/disparity_map.cpp:181]   --->   Operation 442 'add' 'tmp_44_5' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_5)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_5, i32 31)" [stereo_2020/disparity_map.cpp:181]   --->   Operation 443 'bitselect' 'tmp_47' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 0.00>
ST_18 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_5)   --->   "%rev3 = xor i1 %tmp_47, true" [stereo_2020/disparity_map.cpp:181]   --->   Operation 444 'xor' 'rev3' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_5)   --->   "%or_cond4 = and i1 %tmp_23, %rev3" [stereo_2020/disparity_map.cpp:181]   --->   Operation 445 'and' 'or_cond4' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 446 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_5_5 = select i1 %or_cond4, i18 %cost_d_right_V_5, i18 %p_0943_4_4" [stereo_2020/disparity_map.cpp:181]   --->   Operation 446 'select' 'p_Val2_5_5' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 447 [1/1] (0.00ns)   --->   "%extLd14 = zext i9 %cost_last_line_7_V_1 to i18" [stereo_2020/disparity_map.cpp:174]   --->   Operation 447 'zext' 'extLd14' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 0.00>
ST_18 : Operation 448 [1/1] (2.55ns)   --->   "%tmp_41_7 = add nsw i32 %i_op_assign_2_mid2, -7" [stereo_2020/disparity_map.cpp:176]   --->   Operation 448 'add' 'tmp_41_7' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_7, i32 31)" [stereo_2020/disparity_map.cpp:176]   --->   Operation 449 'bitselect' 'tmp_50' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_18 : Operation 450 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_16 = load i9* @cost_d_temp_right_V_7, align 2"   --->   Operation 450 'load' 'cost_d_temp_right_V_16' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 0.00>
ST_18 : Operation 451 [1/1] (0.00ns)   --->   "%extLd15 = zext i9 %cost_d_temp_right_V_16 to i18"   --->   Operation 451 'zext' 'extLd15' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 0.00>
ST_18 : Operation 452 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_7 = mul i18 %tmp_29, %extLd15" [stereo_2020/disparity_map.cpp:182]   --->   Operation 452 'mul' 'cost_d_right_V_7' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 453 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_7 = mul i18 %tmp_30, %extLd14" [stereo_2020/disparity_map.cpp:191]   --->   Operation 453 'mul' 'cost_d_diagonal_V_7' <Predicate = (!exitcond_flatten & !tmp_50 & sel_tmp)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 17> <Delay = 6.59>
ST_19 : Operation 454 [1/1] (0.00ns)   --->   "%p_01027_4_4 = phi i18 [ %p_01027_4_3, %._crit_edge1625.3 ], [ %p_Val2_6_4, %_ifconv16 ]" [stereo_2020/disparity_map.cpp:164]   --->   Operation 454 'phi' 'p_01027_4_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 455 [1/1] (0.00ns)   --->   "%p_01189_2_4 = phi i11 [ %p_01189_2_3, %._crit_edge1625.3 ], [ %cost_d_actual_V_2_4_1, %_ifconv16 ]" [stereo_2020/disparity_map.cpp:199]   --->   Operation 455 'phi' 'p_01189_2_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 456 [1/1] (0.00ns)   --->   "%p_01181_2_4 = phi i3 [ %p_01181_2_3_cast, %._crit_edge1625.3 ], [ %p_01181_2_3_cast_18, %_ifconv16 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 456 'phi' 'p_01181_2_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 457 [1/1] (1.76ns)   --->   "br i1 %tmp_46, label %._crit_edge1625.5, label %_ifconv19" [stereo_2020/disparity_map.cpp:176]   --->   Operation 457 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_19 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_5)   --->   "%agg_result_V_i_i7 = select i1 %tmp_i_i7, i8 %tmp_i_i7_19, i8 %tmp_36_i_i7" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 458 'select' 'agg_result_V_i_i7' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_5)   --->   "%cost_d_actual_V_5_ca = zext i8 %agg_result_V_i_i7 to i9" [stereo_2020/disparity_map.cpp:181]   --->   Operation 459 'zext' 'cost_d_actual_V_5_ca' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 0.00>
ST_19 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_5)   --->   "%p_Result_5 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_5, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:184]   --->   Operation 460 'partselect' 'p_Result_5' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 0.00>
ST_19 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_5)   --->   "%p_7_5_cast = zext i8 %p_Result_5 to i9" [stereo_2020/disparity_map.cpp:184]   --->   Operation 461 'zext' 'p_7_5_cast' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 0.00>
ST_19 : Operation 462 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_5 = add i9 %p_7_5_cast, %cost_d_actual_V_5_ca" [stereo_2020/disparity_map.cpp:184]   --->   Operation 462 'add' 'cost_d_actual_V_1_5' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 463 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_5_s = zext i9 %cost_d_actual_V_1_5 to i10" [stereo_2020/disparity_map.cpp:184]   --->   Operation 463 'zext' 'cost_d_actual_V_1_5_s' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 0.00>
ST_19 : Operation 464 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_5, i9* @cost_d_temp_right_V_5, align 2" [stereo_2020/disparity_map.cpp:187]   --->   Operation 464 'store' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 0.00>
ST_19 : Operation 465 [1/1] (0.75ns)   --->   "%p_Val2_6_5 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_5, i18 %p_01027_4_4" [stereo_2020/disparity_map.cpp:164]   --->   Operation 465 'select' 'p_Val2_6_5' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 466 [1/1] (0.00ns)   --->   "%p_Result_1_5 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_5, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 466 'partselect' 'p_Result_1_5' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 0.00>
ST_19 : Operation 467 [1/1] (0.00ns)   --->   "%p_8_5_cast = zext i8 %p_Result_1_5 to i10" [stereo_2020/disparity_map.cpp:193]   --->   Operation 467 'zext' 'p_8_5_cast' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 0.00>
ST_19 : Operation 468 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_5 = add i10 %p_8_5_cast, %cost_d_actual_V_1_5_s" [stereo_2020/disparity_map.cpp:193]   --->   Operation 468 'add' 'cost_d_actual_V_2_5' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 469 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_5_s = zext i10 %cost_d_actual_V_2_5 to i11" [stereo_2020/disparity_map.cpp:195]   --->   Operation 469 'zext' 'cost_d_actual_V_2_5_s' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 0.00>
ST_19 : Operation 470 [1/1] (1.88ns)   --->   "%tmp_50_5 = icmp ult i11 %cost_d_actual_V_2_5_s, %p_01189_2_4" [stereo_2020/disparity_map.cpp:195]   --->   Operation 470 'icmp' 'tmp_50_5' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 471 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_5_1 = select i1 %tmp_50_5, i11 %cost_d_actual_V_2_5_s, i11 %p_01189_2_4" [stereo_2020/disparity_map.cpp:195]   --->   Operation 471 'select' 'cost_d_actual_V_2_5_1' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 472 [1/1] (0.98ns)   --->   "%p_01181_2_4_20 = select i1 %tmp_50_5, i3 -3, i3 %p_01181_2_4" [stereo_2020/disparity_map.cpp:195]   --->   Operation 472 'select' 'p_01181_2_4_20' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 473 [1/1] (1.76ns)   --->   "br label %._crit_edge1625.5" [stereo_2020/disparity_map.cpp:195]   --->   Operation 473 'br' <Predicate = (!exitcond_flatten & !tmp_46)> <Delay = 1.76>
ST_19 : Operation 474 [1/1] (2.55ns)   --->   "%tmp_44_6 = add i32 %i_op_assign_2_mid2, -7" [stereo_2020/disparity_map.cpp:181]   --->   Operation 474 'add' 'tmp_44_6' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 475 [1/1] (0.00ns)   --->   "%extLd16 = zext i9 %cost_last_line_8_V_1 to i18" [stereo_2020/disparity_map.cpp:174]   --->   Operation 475 'zext' 'extLd16' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 0.00>
ST_19 : Operation 476 [1/1] (2.55ns)   --->   "%tmp_41_8 = add nsw i32 %i_op_assign_2_mid2, -8" [stereo_2020/disparity_map.cpp:176]   --->   Operation 476 'add' 'tmp_41_8' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_8, i32 31)" [stereo_2020/disparity_map.cpp:176]   --->   Operation 477 'bitselect' 'tmp_52' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_19 : Operation 478 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_18 = load i9* @cost_d_temp_right_V_8, align 2"   --->   Operation 478 'load' 'cost_d_temp_right_V_18' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 0.00>
ST_19 : Operation 479 [1/1] (0.00ns)   --->   "%extLd17 = zext i9 %cost_d_temp_right_V_18 to i18"   --->   Operation 479 'zext' 'extLd17' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 0.00>
ST_19 : Operation 480 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_8 = mul i18 %tmp_29, %extLd17" [stereo_2020/disparity_map.cpp:182]   --->   Operation 480 'mul' 'cost_d_right_V_8' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 481 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_8 = mul i18 %tmp_30, %extLd16" [stereo_2020/disparity_map.cpp:191]   --->   Operation 481 'mul' 'cost_d_diagonal_V_8' <Predicate = (!exitcond_flatten & !tmp_52 & sel_tmp)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 18> <Delay = 8.51>
ST_20 : Operation 482 [1/1] (0.00ns)   --->   "%pixel_values_right_V_24 = load i8* @pixel_values_right_V_5, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 482 'load' 'pixel_values_right_V_24' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_20 : Operation 483 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_25, i8* @pixel_values_right_V_5, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 483 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_20 : Operation 484 [1/1] (0.00ns)   --->   "%p_01027_4_5 = phi i18 [ %p_01027_4_4, %._crit_edge1625.4 ], [ %p_Val2_6_5, %_ifconv19 ]" [stereo_2020/disparity_map.cpp:164]   --->   Operation 484 'phi' 'p_01027_4_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_20 : Operation 485 [1/1] (0.00ns)   --->   "%p_0943_4_5 = phi i18 [ %p_0943_4_4, %._crit_edge1625.4 ], [ %p_Val2_5_5, %_ifconv19 ]" [stereo_2020/disparity_map.cpp:159]   --->   Operation 485 'phi' 'p_0943_4_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_20 : Operation 486 [1/1] (0.00ns)   --->   "%p_01189_2_5 = phi i11 [ %p_01189_2_4, %._crit_edge1625.4 ], [ %cost_d_actual_V_2_5_1, %_ifconv19 ]" [stereo_2020/disparity_map.cpp:199]   --->   Operation 486 'phi' 'p_01189_2_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_20 : Operation 487 [1/1] (0.00ns)   --->   "%p_01181_2_5 = phi i3 [ %p_01181_2_4, %._crit_edge1625.4 ], [ %p_01181_2_4_20, %_ifconv19 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 487 'phi' 'p_01181_2_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_20 : Operation 488 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_11 = load i9* @cost_d_temp_right_V_5, align 2"   --->   Operation 488 'load' 'cost_d_temp_right_V_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_20 : Operation 489 [1/1] (0.00ns)   --->   "%cost_last_line_5_V_2 = getelementptr [384 x i9]* %cost_last_line_5_V, i64 0, i64 %tmp_12" [stereo_2020/disparity_map.cpp:203]   --->   Operation 489 'getelementptr' 'cost_last_line_5_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_20 : Operation 490 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_11, i9* %cost_last_line_5_V_2, align 2" [stereo_2020/disparity_map.cpp:203]   --->   Operation 490 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_20 : Operation 491 [1/1] (1.76ns)   --->   "br i1 %tmp_48, label %._crit_edge1625.6, label %_ifconv22" [stereo_2020/disparity_map.cpp:176]   --->   Operation 491 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_20 : Operation 492 [1/1] (1.55ns)   --->   "%tmp_i_i8 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_24" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 492 'icmp' 'tmp_i_i8' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 493 [1/1] (1.91ns)   --->   "%tmp_36_i_i8 = sub i8 %leftImage_V_load, %pixel_values_right_V_24" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 493 'sub' 'tmp_36_i_i8' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 494 [1/1] (1.91ns)   --->   "%tmp_i_i8_21 = sub i8 %pixel_values_right_V_24, %leftImage_V_load" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 494 'sub' 'tmp_i_i8_21' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_6)   --->   "%agg_result_V_i_i8 = select i1 %tmp_i_i8, i8 %tmp_i_i8_21, i8 %tmp_36_i_i8" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 495 'select' 'agg_result_V_i_i8' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_6)   --->   "%cost_d_actual_V_6_ca = zext i8 %agg_result_V_i_i8 to i9" [stereo_2020/disparity_map.cpp:181]   --->   Operation 496 'zext' 'cost_d_actual_V_6_ca' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 0.00>
ST_20 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_6)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_6, i32 31)" [stereo_2020/disparity_map.cpp:181]   --->   Operation 497 'bitselect' 'tmp_49' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 0.00>
ST_20 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_6)   --->   "%rev4 = xor i1 %tmp_49, true" [stereo_2020/disparity_map.cpp:181]   --->   Operation 498 'xor' 'rev4' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_6)   --->   "%or_cond5 = and i1 %tmp_23, %rev4" [stereo_2020/disparity_map.cpp:181]   --->   Operation 499 'and' 'or_cond5' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 500 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_5_6 = select i1 %or_cond5, i18 %cost_d_right_V_6, i18 %p_0943_4_5" [stereo_2020/disparity_map.cpp:181]   --->   Operation 500 'select' 'p_Val2_5_6' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_6)   --->   "%p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_6, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:184]   --->   Operation 501 'partselect' 'p_Result_6' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 0.00>
ST_20 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_6)   --->   "%p_7_6_cast = zext i8 %p_Result_6 to i9" [stereo_2020/disparity_map.cpp:184]   --->   Operation 502 'zext' 'p_7_6_cast' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 0.00>
ST_20 : Operation 503 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_6 = add i9 %p_7_6_cast, %cost_d_actual_V_6_ca" [stereo_2020/disparity_map.cpp:184]   --->   Operation 503 'add' 'cost_d_actual_V_1_6' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 504 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_6_s = zext i9 %cost_d_actual_V_1_6 to i10" [stereo_2020/disparity_map.cpp:184]   --->   Operation 504 'zext' 'cost_d_actual_V_1_6_s' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 0.00>
ST_20 : Operation 505 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_6, i9* @cost_d_temp_right_V_6, align 2" [stereo_2020/disparity_map.cpp:187]   --->   Operation 505 'store' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 0.00>
ST_20 : Operation 506 [1/1] (0.75ns)   --->   "%p_Val2_6_6 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_6, i18 %p_01027_4_5" [stereo_2020/disparity_map.cpp:164]   --->   Operation 506 'select' 'p_Val2_6_6' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 507 [1/1] (0.00ns)   --->   "%p_Result_1_6 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_6, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 507 'partselect' 'p_Result_1_6' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 0.00>
ST_20 : Operation 508 [1/1] (0.00ns)   --->   "%p_8_6_cast = zext i8 %p_Result_1_6 to i10" [stereo_2020/disparity_map.cpp:193]   --->   Operation 508 'zext' 'p_8_6_cast' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 0.00>
ST_20 : Operation 509 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_6 = add i10 %p_8_6_cast, %cost_d_actual_V_1_6_s" [stereo_2020/disparity_map.cpp:193]   --->   Operation 509 'add' 'cost_d_actual_V_2_6' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 510 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_6_s = zext i10 %cost_d_actual_V_2_6 to i11" [stereo_2020/disparity_map.cpp:195]   --->   Operation 510 'zext' 'cost_d_actual_V_2_6_s' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 0.00>
ST_20 : Operation 511 [1/1] (1.88ns)   --->   "%tmp_50_6 = icmp ult i11 %cost_d_actual_V_2_6_s, %p_01189_2_5" [stereo_2020/disparity_map.cpp:195]   --->   Operation 511 'icmp' 'tmp_50_6' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 512 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_6_1 = select i1 %tmp_50_6, i11 %cost_d_actual_V_2_6_s, i11 %p_01189_2_5" [stereo_2020/disparity_map.cpp:195]   --->   Operation 512 'select' 'cost_d_actual_V_2_6_1' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 513 [1/1] (0.98ns)   --->   "%p_01181_2_5_22 = select i1 %tmp_50_6, i3 -2, i3 %p_01181_2_5" [stereo_2020/disparity_map.cpp:195]   --->   Operation 513 'select' 'p_01181_2_5_22' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 514 [1/1] (2.55ns)   --->   "%tmp_44_7 = add i32 %i_op_assign_2_mid2, -8" [stereo_2020/disparity_map.cpp:181]   --->   Operation 514 'add' 'tmp_44_7' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 515 [1/1] (0.00ns)   --->   "%extLd18 = zext i9 %cost_last_line_9_V_1 to i18" [stereo_2020/disparity_map.cpp:174]   --->   Operation 515 'zext' 'extLd18' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 0.00>
ST_20 : Operation 516 [1/1] (2.55ns)   --->   "%tmp_41_9 = add nsw i32 %i_op_assign_2_mid2, -9" [stereo_2020/disparity_map.cpp:176]   --->   Operation 516 'add' 'tmp_41_9' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_9, i32 31)" [stereo_2020/disparity_map.cpp:176]   --->   Operation 517 'bitselect' 'tmp_54' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_20 : Operation 518 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_20 = load i9* @cost_d_temp_right_V_9, align 2"   --->   Operation 518 'load' 'cost_d_temp_right_V_20' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 0.00>
ST_20 : Operation 519 [1/1] (0.00ns)   --->   "%extLd19 = zext i9 %cost_d_temp_right_V_20 to i18"   --->   Operation 519 'zext' 'extLd19' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 0.00>
ST_20 : Operation 520 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_9 = mul i18 %tmp_29, %extLd19" [stereo_2020/disparity_map.cpp:182]   --->   Operation 520 'mul' 'cost_d_right_V_9' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 521 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_9 = mul i18 %tmp_30, %extLd18" [stereo_2020/disparity_map.cpp:191]   --->   Operation 521 'mul' 'cost_d_diagonal_V_9' <Predicate = (!exitcond_flatten & !tmp_54 & sel_tmp)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 19> <Delay = 8.36>
ST_21 : Operation 522 [1/1] (0.00ns)   --->   "%pixel_values_right_V_23 = load i8* @pixel_values_right_V_6, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 522 'load' 'pixel_values_right_V_23' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_21 : Operation 523 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_24, i8* @pixel_values_right_V_6, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 523 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_21 : Operation 524 [1/1] (1.76ns)   --->   "br label %._crit_edge1625.6" [stereo_2020/disparity_map.cpp:195]   --->   Operation 524 'br' <Predicate = (!exitcond_flatten & !tmp_48)> <Delay = 1.76>
ST_21 : Operation 525 [1/1] (0.00ns)   --->   "%p_01027_4_6 = phi i18 [ %p_01027_4_5, %._crit_edge1625.5 ], [ %p_Val2_6_6, %_ifconv22 ]" [stereo_2020/disparity_map.cpp:164]   --->   Operation 525 'phi' 'p_01027_4_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_21 : Operation 526 [1/1] (0.00ns)   --->   "%p_0943_4_6 = phi i18 [ %p_0943_4_5, %._crit_edge1625.5 ], [ %p_Val2_5_6, %_ifconv22 ]" [stereo_2020/disparity_map.cpp:159]   --->   Operation 526 'phi' 'p_0943_4_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_21 : Operation 527 [1/1] (0.00ns)   --->   "%p_01189_2_6 = phi i11 [ %p_01189_2_5, %._crit_edge1625.5 ], [ %cost_d_actual_V_2_6_1, %_ifconv22 ]" [stereo_2020/disparity_map.cpp:199]   --->   Operation 527 'phi' 'p_01189_2_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_21 : Operation 528 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_13 = load i9* @cost_d_temp_right_V_6, align 2"   --->   Operation 528 'load' 'cost_d_temp_right_V_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_21 : Operation 529 [1/1] (0.00ns)   --->   "%cost_last_line_6_V_2 = getelementptr [384 x i9]* %cost_last_line_6_V, i64 0, i64 %tmp_12" [stereo_2020/disparity_map.cpp:203]   --->   Operation 529 'getelementptr' 'cost_last_line_6_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_21 : Operation 530 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_13, i9* %cost_last_line_6_V_2, align 2" [stereo_2020/disparity_map.cpp:203]   --->   Operation 530 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_21 : Operation 531 [1/1] (1.55ns)   --->   "%tmp_i_i9 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_23" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 531 'icmp' 'tmp_i_i9' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 532 [1/1] (1.91ns)   --->   "%tmp_36_i_i9 = sub i8 %leftImage_V_load, %pixel_values_right_V_23" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 532 'sub' 'tmp_36_i_i9' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 533 [1/1] (1.91ns)   --->   "%tmp_i_i9_23 = sub i8 %pixel_values_right_V_23, %leftImage_V_load" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 533 'sub' 'tmp_i_i9_23' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_7)   --->   "%agg_result_V_i_i9 = select i1 %tmp_i_i9, i8 %tmp_i_i9_23, i8 %tmp_36_i_i9" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 534 'select' 'agg_result_V_i_i9' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_7)   --->   "%cost_d_actual_V_7_ca = zext i8 %agg_result_V_i_i9 to i9" [stereo_2020/disparity_map.cpp:181]   --->   Operation 535 'zext' 'cost_d_actual_V_7_ca' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 0.00>
ST_21 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_7)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_7, i32 31)" [stereo_2020/disparity_map.cpp:181]   --->   Operation 536 'bitselect' 'tmp_51' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 0.00>
ST_21 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_7)   --->   "%rev5 = xor i1 %tmp_51, true" [stereo_2020/disparity_map.cpp:181]   --->   Operation 537 'xor' 'rev5' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_7)   --->   "%or_cond6 = and i1 %tmp_23, %rev5" [stereo_2020/disparity_map.cpp:181]   --->   Operation 538 'and' 'or_cond6' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 539 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_5_7 = select i1 %or_cond6, i18 %cost_d_right_V_7, i18 %p_0943_4_6" [stereo_2020/disparity_map.cpp:181]   --->   Operation 539 'select' 'p_Val2_5_7' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_7)   --->   "%p_Result_7 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_7, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:184]   --->   Operation 540 'partselect' 'p_Result_7' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 0.00>
ST_21 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_7)   --->   "%p_7_7_cast = zext i8 %p_Result_7 to i9" [stereo_2020/disparity_map.cpp:184]   --->   Operation 541 'zext' 'p_7_7_cast' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 0.00>
ST_21 : Operation 542 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_7 = add i9 %p_7_7_cast, %cost_d_actual_V_7_ca" [stereo_2020/disparity_map.cpp:184]   --->   Operation 542 'add' 'cost_d_actual_V_1_7' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 543 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_7_s = zext i9 %cost_d_actual_V_1_7 to i10" [stereo_2020/disparity_map.cpp:184]   --->   Operation 543 'zext' 'cost_d_actual_V_1_7_s' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 0.00>
ST_21 : Operation 544 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_7, i9* @cost_d_temp_right_V_7, align 2" [stereo_2020/disparity_map.cpp:187]   --->   Operation 544 'store' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 0.00>
ST_21 : Operation 545 [1/1] (0.75ns)   --->   "%p_Val2_6_7 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_7, i18 %p_01027_4_6" [stereo_2020/disparity_map.cpp:164]   --->   Operation 545 'select' 'p_Val2_6_7' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 546 [1/1] (0.00ns)   --->   "%p_Result_1_7 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_7, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 546 'partselect' 'p_Result_1_7' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 0.00>
ST_21 : Operation 547 [1/1] (0.00ns)   --->   "%p_8_7_cast = zext i8 %p_Result_1_7 to i10" [stereo_2020/disparity_map.cpp:193]   --->   Operation 547 'zext' 'p_8_7_cast' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 0.00>
ST_21 : Operation 548 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_7 = add i10 %p_8_7_cast, %cost_d_actual_V_1_7_s" [stereo_2020/disparity_map.cpp:193]   --->   Operation 548 'add' 'cost_d_actual_V_2_7' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 549 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_7_s = zext i10 %cost_d_actual_V_2_7 to i11" [stereo_2020/disparity_map.cpp:195]   --->   Operation 549 'zext' 'cost_d_actual_V_2_7_s' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 0.00>
ST_21 : Operation 550 [1/1] (1.88ns)   --->   "%tmp_50_7 = icmp ult i11 %cost_d_actual_V_2_7_s, %p_01189_2_6" [stereo_2020/disparity_map.cpp:195]   --->   Operation 550 'icmp' 'tmp_50_7' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 551 [1/1] (0.00ns)   --->   "%extLd20 = zext i9 %cost_last_line_10_V_2 to i18" [stereo_2020/disparity_map.cpp:174]   --->   Operation 551 'zext' 'extLd20' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 0.00>
ST_21 : Operation 552 [1/1] (2.55ns)   --->   "%tmp_41_s = add nsw i32 %i_op_assign_2_mid2, -10" [stereo_2020/disparity_map.cpp:176]   --->   Operation 552 'add' 'tmp_41_s' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_s, i32 31)" [stereo_2020/disparity_map.cpp:176]   --->   Operation 553 'bitselect' 'tmp_56' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_21 : Operation 554 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_22 = load i9* @cost_d_temp_right_V_10, align 2"   --->   Operation 554 'load' 'cost_d_temp_right_V_22' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 0.00>
ST_21 : Operation 555 [1/1] (0.00ns)   --->   "%extLd21 = zext i9 %cost_d_temp_right_V_22 to i18"   --->   Operation 555 'zext' 'extLd21' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 0.00>
ST_21 : Operation 556 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_s = mul i18 %tmp_29, %extLd21" [stereo_2020/disparity_map.cpp:182]   --->   Operation 556 'mul' 'cost_d_right_V_s' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 557 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_s = mul i18 %tmp_30, %extLd20" [stereo_2020/disparity_map.cpp:191]   --->   Operation 557 'mul' 'cost_d_diagonal_V_s' <Predicate = (!exitcond_flatten & !tmp_56 & sel_tmp)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 20> <Delay = 7.26>
ST_22 : Operation 558 [1/1] (0.00ns)   --->   "%pixel_values_right_V_22 = load i8* @pixel_values_right_V_7, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 558 'load' 'pixel_values_right_V_22' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_22 : Operation 559 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_23, i8* @pixel_values_right_V_7, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 559 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_22 : Operation 560 [1/1] (0.00ns)   --->   "%p_01181_2_6 = phi i3 [ %p_01181_2_5, %._crit_edge1625.5 ], [ %p_01181_2_5_22, %_ifconv22 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 560 'phi' 'p_01181_2_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_22 : Operation 561 [1/1] (1.76ns)   --->   "br i1 %tmp_50, label %._crit_edge1625.7, label %_ifconv25" [stereo_2020/disparity_map.cpp:176]   --->   Operation 561 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_22 : Operation 562 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_7_1 = select i1 %tmp_50_7, i11 %cost_d_actual_V_2_7_s, i11 %p_01189_2_6" [stereo_2020/disparity_map.cpp:195]   --->   Operation 562 'select' 'cost_d_actual_V_2_7_1' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 563 [1/1] (0.98ns)   --->   "%p_01181_2_6_24 = select i1 %tmp_50_7, i3 -1, i3 %p_01181_2_6" [stereo_2020/disparity_map.cpp:195]   --->   Operation 563 'select' 'p_01181_2_6_24' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 564 [1/1] (1.76ns)   --->   "br label %._crit_edge1625.7" [stereo_2020/disparity_map.cpp:195]   --->   Operation 564 'br' <Predicate = (!exitcond_flatten & !tmp_50)> <Delay = 1.76>
ST_22 : Operation 565 [1/1] (0.00ns)   --->   "%p_01027_4_7 = phi i18 [ %p_01027_4_6, %._crit_edge1625.6 ], [ %p_Val2_6_7, %_ifconv25 ]" [stereo_2020/disparity_map.cpp:164]   --->   Operation 565 'phi' 'p_01027_4_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_22 : Operation 566 [1/1] (0.00ns)   --->   "%p_0943_4_7 = phi i18 [ %p_0943_4_6, %._crit_edge1625.6 ], [ %p_Val2_5_7, %_ifconv25 ]" [stereo_2020/disparity_map.cpp:159]   --->   Operation 566 'phi' 'p_0943_4_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_22 : Operation 567 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_15 = load i9* @cost_d_temp_right_V_7, align 2"   --->   Operation 567 'load' 'cost_d_temp_right_V_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_22 : Operation 568 [1/1] (0.00ns)   --->   "%cost_last_line_7_V_2 = getelementptr [384 x i9]* %cost_last_line_7_V, i64 0, i64 %tmp_12" [stereo_2020/disparity_map.cpp:203]   --->   Operation 568 'getelementptr' 'cost_last_line_7_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_22 : Operation 569 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_15, i9* %cost_last_line_7_V_2, align 2" [stereo_2020/disparity_map.cpp:203]   --->   Operation 569 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_22 : Operation 570 [1/1] (1.55ns)   --->   "%tmp_i_i10 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_22" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 570 'icmp' 'tmp_i_i10' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 571 [1/1] (1.91ns)   --->   "%tmp_36_i_i10 = sub i8 %leftImage_V_load, %pixel_values_right_V_22" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 571 'sub' 'tmp_36_i_i10' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 572 [1/1] (1.91ns)   --->   "%tmp_i_i10_25 = sub i8 %pixel_values_right_V_22, %leftImage_V_load" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 572 'sub' 'tmp_i_i10_25' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_8)   --->   "%agg_result_V_i_i10 = select i1 %tmp_i_i10, i8 %tmp_i_i10_25, i8 %tmp_36_i_i10" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 573 'select' 'agg_result_V_i_i10' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_8)   --->   "%cost_d_actual_V_8_ca = zext i8 %agg_result_V_i_i10 to i9" [stereo_2020/disparity_map.cpp:181]   --->   Operation 574 'zext' 'cost_d_actual_V_8_ca' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 0.00>
ST_22 : Operation 575 [1/1] (2.55ns)   --->   "%tmp_44_8 = add i32 %i_op_assign_2_mid2, -9" [stereo_2020/disparity_map.cpp:181]   --->   Operation 575 'add' 'tmp_44_8' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_8)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_8, i32 31)" [stereo_2020/disparity_map.cpp:181]   --->   Operation 576 'bitselect' 'tmp_53' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 0.00>
ST_22 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_8)   --->   "%rev6 = xor i1 %tmp_53, true" [stereo_2020/disparity_map.cpp:181]   --->   Operation 577 'xor' 'rev6' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_8)   --->   "%or_cond7 = and i1 %tmp_23, %rev6" [stereo_2020/disparity_map.cpp:181]   --->   Operation 578 'and' 'or_cond7' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 579 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_5_8 = select i1 %or_cond7, i18 %cost_d_right_V_8, i18 %p_0943_4_7" [stereo_2020/disparity_map.cpp:181]   --->   Operation 579 'select' 'p_Val2_5_8' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_8)   --->   "%p_Result_8 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_8, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:184]   --->   Operation 580 'partselect' 'p_Result_8' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 0.00>
ST_22 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_8)   --->   "%p_7_8_cast = zext i8 %p_Result_8 to i9" [stereo_2020/disparity_map.cpp:184]   --->   Operation 581 'zext' 'p_7_8_cast' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 0.00>
ST_22 : Operation 582 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_8 = add i9 %p_7_8_cast, %cost_d_actual_V_8_ca" [stereo_2020/disparity_map.cpp:184]   --->   Operation 582 'add' 'cost_d_actual_V_1_8' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 583 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_8_s = zext i9 %cost_d_actual_V_1_8 to i10" [stereo_2020/disparity_map.cpp:184]   --->   Operation 583 'zext' 'cost_d_actual_V_1_8_s' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 0.00>
ST_22 : Operation 584 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_8, i9* @cost_d_temp_right_V_8, align 2" [stereo_2020/disparity_map.cpp:187]   --->   Operation 584 'store' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 0.00>
ST_22 : Operation 585 [1/1] (0.75ns)   --->   "%p_Val2_6_8 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_8, i18 %p_01027_4_7" [stereo_2020/disparity_map.cpp:164]   --->   Operation 585 'select' 'p_Val2_6_8' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 586 [1/1] (0.00ns)   --->   "%p_Result_1_8 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_8, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 586 'partselect' 'p_Result_1_8' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 0.00>
ST_22 : Operation 587 [1/1] (0.00ns)   --->   "%p_8_8_cast = zext i8 %p_Result_1_8 to i10" [stereo_2020/disparity_map.cpp:193]   --->   Operation 587 'zext' 'p_8_8_cast' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 0.00>
ST_22 : Operation 588 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_8 = add i10 %p_8_8_cast, %cost_d_actual_V_1_8_s" [stereo_2020/disparity_map.cpp:193]   --->   Operation 588 'add' 'cost_d_actual_V_2_8' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 589 [1/1] (0.00ns)   --->   "%extLd22 = zext i9 %cost_last_line_11_V_2 to i18" [stereo_2020/disparity_map.cpp:174]   --->   Operation 589 'zext' 'extLd22' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 0.00>
ST_22 : Operation 590 [1/1] (2.55ns)   --->   "%tmp_41_1 = add nsw i32 %i_op_assign_2_mid2, -11" [stereo_2020/disparity_map.cpp:176]   --->   Operation 590 'add' 'tmp_41_1' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_1, i32 31)" [stereo_2020/disparity_map.cpp:176]   --->   Operation 591 'bitselect' 'tmp_58' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_22 : Operation 592 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_24 = load i9* @cost_d_temp_right_V_11, align 2"   --->   Operation 592 'load' 'cost_d_temp_right_V_24' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 0.00>
ST_22 : Operation 593 [1/1] (0.00ns)   --->   "%extLd23 = zext i9 %cost_d_temp_right_V_24 to i18"   --->   Operation 593 'zext' 'extLd23' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 0.00>
ST_22 : Operation 594 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_10 = mul i18 %tmp_29, %extLd23" [stereo_2020/disparity_map.cpp:182]   --->   Operation 594 'mul' 'cost_d_right_V_10' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 595 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_10 = mul i18 %tmp_30, %extLd22" [stereo_2020/disparity_map.cpp:191]   --->   Operation 595 'mul' 'cost_d_diagonal_V_10' <Predicate = (!exitcond_flatten & !tmp_58 & sel_tmp)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 21> <Delay = 6.38>
ST_23 : Operation 596 [1/1] (0.00ns)   --->   "%pixel_values_right_V_21 = load i8* @pixel_values_right_V_8, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 596 'load' 'pixel_values_right_V_21' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 597 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_22, i8* @pixel_values_right_V_8, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 597 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 598 [1/1] (0.00ns)   --->   "%p_01189_2_7 = phi i11 [ %p_01189_2_6, %._crit_edge1625.6 ], [ %cost_d_actual_V_2_7_1, %_ifconv25 ]" [stereo_2020/disparity_map.cpp:199]   --->   Operation 598 'phi' 'p_01189_2_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 599 [1/1] (0.00ns)   --->   "%p_01181_2_7 = phi i3 [ %p_01181_2_6, %._crit_edge1625.6 ], [ %p_01181_2_6_24, %_ifconv25 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 599 'phi' 'p_01181_2_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 600 [1/1] (0.00ns)   --->   "%p_01181_2_7_cast = zext i3 %p_01181_2_7 to i4" [stereo_2020/disparity_map.cpp:203]   --->   Operation 600 'zext' 'p_01181_2_7_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 601 [1/1] (1.76ns)   --->   "br i1 %tmp_52, label %._crit_edge1625.8, label %_ifconv28" [stereo_2020/disparity_map.cpp:176]   --->   Operation 601 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_23 : Operation 602 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_8_s = zext i10 %cost_d_actual_V_2_8 to i11" [stereo_2020/disparity_map.cpp:195]   --->   Operation 602 'zext' 'cost_d_actual_V_2_8_s' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 0.00>
ST_23 : Operation 603 [1/1] (1.88ns)   --->   "%tmp_50_8 = icmp ult i11 %cost_d_actual_V_2_8_s, %p_01189_2_7" [stereo_2020/disparity_map.cpp:195]   --->   Operation 603 'icmp' 'tmp_50_8' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 604 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_8_1 = select i1 %tmp_50_8, i11 %cost_d_actual_V_2_8_s, i11 %p_01189_2_7" [stereo_2020/disparity_map.cpp:195]   --->   Operation 604 'select' 'cost_d_actual_V_2_8_1' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 605 [1/1] (1.02ns)   --->   "%p_01181_2_7_cast_26 = select i1 %tmp_50_8, i4 -8, i4 %p_01181_2_7_cast" [stereo_2020/disparity_map.cpp:195]   --->   Operation 605 'select' 'p_01181_2_7_cast_26' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 606 [1/1] (1.76ns)   --->   "br label %._crit_edge1625.8" [stereo_2020/disparity_map.cpp:195]   --->   Operation 606 'br' <Predicate = (!exitcond_flatten & !tmp_52)> <Delay = 1.76>
ST_23 : Operation 607 [1/1] (0.00ns)   --->   "%p_0943_4_8 = phi i18 [ %p_0943_4_7, %._crit_edge1625.7 ], [ %p_Val2_5_8, %_ifconv28 ]" [stereo_2020/disparity_map.cpp:159]   --->   Operation 607 'phi' 'p_0943_4_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 608 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_17 = load i9* @cost_d_temp_right_V_8, align 2"   --->   Operation 608 'load' 'cost_d_temp_right_V_17' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 609 [1/1] (0.00ns)   --->   "%cost_last_line_8_V_2 = getelementptr [384 x i9]* %cost_last_line_8_V, i64 0, i64 %tmp_12" [stereo_2020/disparity_map.cpp:203]   --->   Operation 609 'getelementptr' 'cost_last_line_8_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 610 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_17, i9* %cost_last_line_8_V_2, align 2" [stereo_2020/disparity_map.cpp:203]   --->   Operation 610 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_23 : Operation 611 [1/1] (1.55ns)   --->   "%tmp_i_i11 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_21" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 611 'icmp' 'tmp_i_i11' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 612 [1/1] (1.91ns)   --->   "%tmp_36_i_i11 = sub i8 %leftImage_V_load, %pixel_values_right_V_21" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 612 'sub' 'tmp_36_i_i11' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 613 [1/1] (1.91ns)   --->   "%tmp_i_i11_27 = sub i8 %pixel_values_right_V_21, %leftImage_V_load" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 613 'sub' 'tmp_i_i11_27' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_9)   --->   "%agg_result_V_i_i11 = select i1 %tmp_i_i11, i8 %tmp_i_i11_27, i8 %tmp_36_i_i11" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 614 'select' 'agg_result_V_i_i11' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_9)   --->   "%cost_d_actual_V_9_ca = zext i8 %agg_result_V_i_i11 to i9" [stereo_2020/disparity_map.cpp:181]   --->   Operation 615 'zext' 'cost_d_actual_V_9_ca' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 0.00>
ST_23 : Operation 616 [1/1] (2.55ns)   --->   "%tmp_44_9 = add i32 %i_op_assign_2_mid2, -10" [stereo_2020/disparity_map.cpp:181]   --->   Operation 616 'add' 'tmp_44_9' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_9)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_9, i32 31)" [stereo_2020/disparity_map.cpp:181]   --->   Operation 617 'bitselect' 'tmp_55' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 0.00>
ST_23 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_9)   --->   "%rev7 = xor i1 %tmp_55, true" [stereo_2020/disparity_map.cpp:181]   --->   Operation 618 'xor' 'rev7' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_9)   --->   "%or_cond8 = and i1 %tmp_23, %rev7" [stereo_2020/disparity_map.cpp:181]   --->   Operation 619 'and' 'or_cond8' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 620 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_5_9 = select i1 %or_cond8, i18 %cost_d_right_V_9, i18 %p_0943_4_8" [stereo_2020/disparity_map.cpp:181]   --->   Operation 620 'select' 'p_Val2_5_9' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_9)   --->   "%p_Result_9 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_9, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:184]   --->   Operation 621 'partselect' 'p_Result_9' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 0.00>
ST_23 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_9)   --->   "%p_7_9_cast = zext i8 %p_Result_9 to i9" [stereo_2020/disparity_map.cpp:184]   --->   Operation 622 'zext' 'p_7_9_cast' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 0.00>
ST_23 : Operation 623 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_9 = add i9 %p_7_9_cast, %cost_d_actual_V_9_ca" [stereo_2020/disparity_map.cpp:184]   --->   Operation 623 'add' 'cost_d_actual_V_1_9' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 624 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_9, i9* @cost_d_temp_right_V_9, align 2" [stereo_2020/disparity_map.cpp:187]   --->   Operation 624 'store' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 0.00>
ST_23 : Operation 625 [1/1] (0.00ns)   --->   "%extLd24 = zext i9 %cost_last_line_12_V_2 to i18" [stereo_2020/disparity_map.cpp:174]   --->   Operation 625 'zext' 'extLd24' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 0.00>
ST_23 : Operation 626 [1/1] (2.55ns)   --->   "%tmp_41_10 = add nsw i32 %i_op_assign_2_mid2, -12" [stereo_2020/disparity_map.cpp:176]   --->   Operation 626 'add' 'tmp_41_10' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_10, i32 31)" [stereo_2020/disparity_map.cpp:176]   --->   Operation 627 'bitselect' 'tmp_60' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_23 : Operation 628 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_26 = load i9* @cost_d_temp_right_V_12, align 2"   --->   Operation 628 'load' 'cost_d_temp_right_V_26' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 0.00>
ST_23 : Operation 629 [1/1] (0.00ns)   --->   "%extLd25 = zext i9 %cost_d_temp_right_V_26 to i18"   --->   Operation 629 'zext' 'extLd25' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 0.00>
ST_23 : Operation 630 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_11 = mul i18 %tmp_29, %extLd25" [stereo_2020/disparity_map.cpp:182]   --->   Operation 630 'mul' 'cost_d_right_V_11' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 631 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_11 = mul i18 %tmp_30, %extLd24" [stereo_2020/disparity_map.cpp:191]   --->   Operation 631 'mul' 'cost_d_diagonal_V_11' <Predicate = (!exitcond_flatten & !tmp_60 & sel_tmp)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 22> <Delay = 6.38>
ST_24 : Operation 632 [1/1] (0.00ns)   --->   "%pixel_values_right_V_20 = load i8* @pixel_values_right_V_9, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 632 'load' 'pixel_values_right_V_20' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_24 : Operation 633 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_21, i8* @pixel_values_right_V_9, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 633 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_24 : Operation 634 [1/1] (0.00ns)   --->   "%p_01027_4_8 = phi i18 [ %p_01027_4_7, %._crit_edge1625.7 ], [ %p_Val2_6_8, %_ifconv28 ]" [stereo_2020/disparity_map.cpp:164]   --->   Operation 634 'phi' 'p_01027_4_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_24 : Operation 635 [1/1] (0.00ns)   --->   "%p_01189_2_8 = phi i11 [ %p_01189_2_7, %._crit_edge1625.7 ], [ %cost_d_actual_V_2_8_1, %_ifconv28 ]" [stereo_2020/disparity_map.cpp:199]   --->   Operation 635 'phi' 'p_01189_2_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_24 : Operation 636 [1/1] (0.00ns)   --->   "%p_01181_2_8 = phi i4 [ %p_01181_2_7_cast, %._crit_edge1625.7 ], [ %p_01181_2_7_cast_26, %_ifconv28 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 636 'phi' 'p_01181_2_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_24 : Operation 637 [1/1] (1.76ns)   --->   "br i1 %tmp_54, label %._crit_edge1625.9, label %_ifconv31" [stereo_2020/disparity_map.cpp:176]   --->   Operation 637 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_24 : Operation 638 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_9_s = zext i9 %cost_d_actual_V_1_9 to i10" [stereo_2020/disparity_map.cpp:184]   --->   Operation 638 'zext' 'cost_d_actual_V_1_9_s' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 0.00>
ST_24 : Operation 639 [1/1] (0.75ns)   --->   "%p_Val2_6_9 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_9, i18 %p_01027_4_8" [stereo_2020/disparity_map.cpp:164]   --->   Operation 639 'select' 'p_Val2_6_9' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 640 [1/1] (0.00ns)   --->   "%p_Result_1_9 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_9, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 640 'partselect' 'p_Result_1_9' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 0.00>
ST_24 : Operation 641 [1/1] (0.00ns)   --->   "%p_8_9_cast = zext i8 %p_Result_1_9 to i10" [stereo_2020/disparity_map.cpp:193]   --->   Operation 641 'zext' 'p_8_9_cast' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 0.00>
ST_24 : Operation 642 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_9 = add i10 %p_8_9_cast, %cost_d_actual_V_1_9_s" [stereo_2020/disparity_map.cpp:193]   --->   Operation 642 'add' 'cost_d_actual_V_2_9' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 643 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_9_s = zext i10 %cost_d_actual_V_2_9 to i11" [stereo_2020/disparity_map.cpp:195]   --->   Operation 643 'zext' 'cost_d_actual_V_2_9_s' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 0.00>
ST_24 : Operation 644 [1/1] (1.88ns)   --->   "%tmp_50_9 = icmp ult i11 %cost_d_actual_V_2_9_s, %p_01189_2_8" [stereo_2020/disparity_map.cpp:195]   --->   Operation 644 'icmp' 'tmp_50_9' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 645 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_9_1 = select i1 %tmp_50_9, i11 %cost_d_actual_V_2_9_s, i11 %p_01189_2_8" [stereo_2020/disparity_map.cpp:195]   --->   Operation 645 'select' 'cost_d_actual_V_2_9_1' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 646 [1/1] (1.02ns)   --->   "%p_01181_2_8_28 = select i1 %tmp_50_9, i4 -7, i4 %p_01181_2_8" [stereo_2020/disparity_map.cpp:195]   --->   Operation 646 'select' 'p_01181_2_8_28' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 647 [1/1] (1.76ns)   --->   "br label %._crit_edge1625.9" [stereo_2020/disparity_map.cpp:195]   --->   Operation 647 'br' <Predicate = (!exitcond_flatten & !tmp_54)> <Delay = 1.76>
ST_24 : Operation 648 [1/1] (0.00ns)   --->   "%p_0943_4_9 = phi i18 [ %p_0943_4_8, %._crit_edge1625.8 ], [ %p_Val2_5_9, %_ifconv31 ]" [stereo_2020/disparity_map.cpp:159]   --->   Operation 648 'phi' 'p_0943_4_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_24 : Operation 649 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_19 = load i9* @cost_d_temp_right_V_9, align 2"   --->   Operation 649 'load' 'cost_d_temp_right_V_19' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_24 : Operation 650 [1/1] (0.00ns)   --->   "%cost_last_line_9_V_2 = getelementptr [384 x i9]* %cost_last_line_9_V, i64 0, i64 %tmp_12" [stereo_2020/disparity_map.cpp:203]   --->   Operation 650 'getelementptr' 'cost_last_line_9_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_24 : Operation 651 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_19, i9* %cost_last_line_9_V_2, align 2" [stereo_2020/disparity_map.cpp:203]   --->   Operation 651 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_24 : Operation 652 [1/1] (1.55ns)   --->   "%tmp_i_i12 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_20" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 652 'icmp' 'tmp_i_i12' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 653 [1/1] (1.91ns)   --->   "%tmp_36_i_i12 = sub i8 %leftImage_V_load, %pixel_values_right_V_20" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 653 'sub' 'tmp_36_i_i12' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 654 [1/1] (1.91ns)   --->   "%tmp_i_i12_29 = sub i8 %pixel_values_right_V_20, %leftImage_V_load" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 654 'sub' 'tmp_i_i12_29' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 655 [1/1] (2.55ns)   --->   "%tmp_44_s = add i32 %i_op_assign_2_mid2, -11" [stereo_2020/disparity_map.cpp:181]   --->   Operation 655 'add' 'tmp_44_s' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_s)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_s, i32 31)" [stereo_2020/disparity_map.cpp:181]   --->   Operation 656 'bitselect' 'tmp_57' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 0.00>
ST_24 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_s)   --->   "%rev8 = xor i1 %tmp_57, true" [stereo_2020/disparity_map.cpp:181]   --->   Operation 657 'xor' 'rev8' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_s)   --->   "%or_cond9 = and i1 %tmp_23, %rev8" [stereo_2020/disparity_map.cpp:181]   --->   Operation 658 'and' 'or_cond9' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 659 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_5_s = select i1 %or_cond9, i18 %cost_d_right_V_s, i18 %p_0943_4_9" [stereo_2020/disparity_map.cpp:181]   --->   Operation 659 'select' 'p_Val2_5_s' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 660 [1/1] (0.00ns)   --->   "%extLd26 = zext i9 %cost_last_line_13_V_2 to i18" [stereo_2020/disparity_map.cpp:174]   --->   Operation 660 'zext' 'extLd26' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 0.00>
ST_24 : Operation 661 [1/1] (2.55ns)   --->   "%tmp_41_11 = add nsw i32 %i_op_assign_2_mid2, -13" [stereo_2020/disparity_map.cpp:176]   --->   Operation 661 'add' 'tmp_41_11' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_11, i32 31)" [stereo_2020/disparity_map.cpp:176]   --->   Operation 662 'bitselect' 'tmp_62' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_24 : Operation 663 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_28 = load i9* @cost_d_temp_right_V_13, align 2"   --->   Operation 663 'load' 'cost_d_temp_right_V_28' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 0.00>
ST_24 : Operation 664 [1/1] (0.00ns)   --->   "%extLd27 = zext i9 %cost_d_temp_right_V_28 to i18"   --->   Operation 664 'zext' 'extLd27' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 0.00>
ST_24 : Operation 665 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_12 = mul i18 %tmp_29, %extLd27" [stereo_2020/disparity_map.cpp:182]   --->   Operation 665 'mul' 'cost_d_right_V_12' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 666 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_12 = mul i18 %tmp_30, %extLd26" [stereo_2020/disparity_map.cpp:191]   --->   Operation 666 'mul' 'cost_d_diagonal_V_12' <Predicate = (!exitcond_flatten & !tmp_62 & sel_tmp)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 23> <Delay = 6.64>
ST_25 : Operation 667 [1/1] (0.00ns)   --->   "%p_01027_4_9 = phi i18 [ %p_01027_4_8, %._crit_edge1625.8 ], [ %p_Val2_6_9, %_ifconv31 ]" [stereo_2020/disparity_map.cpp:164]   --->   Operation 667 'phi' 'p_01027_4_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 668 [1/1] (0.00ns)   --->   "%p_01189_2_9 = phi i11 [ %p_01189_2_8, %._crit_edge1625.8 ], [ %cost_d_actual_V_2_9_1, %_ifconv31 ]" [stereo_2020/disparity_map.cpp:199]   --->   Operation 668 'phi' 'p_01189_2_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 669 [1/1] (0.00ns)   --->   "%p_01181_2_9 = phi i4 [ %p_01181_2_8, %._crit_edge1625.8 ], [ %p_01181_2_8_28, %_ifconv31 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 669 'phi' 'p_01181_2_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 670 [1/1] (1.76ns)   --->   "br i1 %tmp_56, label %._crit_edge1625.10, label %_ifconv34" [stereo_2020/disparity_map.cpp:176]   --->   Operation 670 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_25 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_s)   --->   "%agg_result_V_i_i12 = select i1 %tmp_i_i12, i8 %tmp_i_i12_29, i8 %tmp_36_i_i12" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 671 'select' 'agg_result_V_i_i12' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_s)   --->   "%cost_d_actual_V_10_c = zext i8 %agg_result_V_i_i12 to i9" [stereo_2020/disparity_map.cpp:181]   --->   Operation 672 'zext' 'cost_d_actual_V_10_c' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 0.00>
ST_25 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_s)   --->   "%p_Result_16 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_s, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:184]   --->   Operation 673 'partselect' 'p_Result_16' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 0.00>
ST_25 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_s)   --->   "%p_7_cast_30 = zext i8 %p_Result_16 to i9" [stereo_2020/disparity_map.cpp:184]   --->   Operation 674 'zext' 'p_7_cast_30' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 0.00>
ST_25 : Operation 675 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_s = add i9 %p_7_cast_30, %cost_d_actual_V_10_c" [stereo_2020/disparity_map.cpp:184]   --->   Operation 675 'add' 'cost_d_actual_V_1_s' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 676 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_c = zext i9 %cost_d_actual_V_1_s to i10" [stereo_2020/disparity_map.cpp:184]   --->   Operation 676 'zext' 'cost_d_actual_V_1_c' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 0.00>
ST_25 : Operation 677 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_s, i9* @cost_d_temp_right_V_10, align 2" [stereo_2020/disparity_map.cpp:187]   --->   Operation 677 'store' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 0.00>
ST_25 : Operation 678 [1/1] (0.75ns)   --->   "%p_Val2_6_s = select i1 %sel_tmp, i18 %cost_d_diagonal_V_s, i18 %p_01027_4_9" [stereo_2020/disparity_map.cpp:164]   --->   Operation 678 'select' 'p_Val2_6_s' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 679 [1/1] (0.00ns)   --->   "%p_Result_1_s = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_s, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 679 'partselect' 'p_Result_1_s' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 0.00>
ST_25 : Operation 680 [1/1] (0.00ns)   --->   "%p_8_cast_31 = zext i8 %p_Result_1_s to i10" [stereo_2020/disparity_map.cpp:193]   --->   Operation 680 'zext' 'p_8_cast_31' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 0.00>
ST_25 : Operation 681 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_s = add i10 %p_8_cast_31, %cost_d_actual_V_1_c" [stereo_2020/disparity_map.cpp:193]   --->   Operation 681 'add' 'cost_d_actual_V_2_s' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 682 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_c = zext i10 %cost_d_actual_V_2_s to i11" [stereo_2020/disparity_map.cpp:195]   --->   Operation 682 'zext' 'cost_d_actual_V_2_c' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 0.00>
ST_25 : Operation 683 [1/1] (1.88ns)   --->   "%tmp_50_s = icmp ult i11 %cost_d_actual_V_2_c, %p_01189_2_9" [stereo_2020/disparity_map.cpp:195]   --->   Operation 683 'icmp' 'tmp_50_s' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 684 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_c_1 = select i1 %tmp_50_s, i11 %cost_d_actual_V_2_c, i11 %p_01189_2_9" [stereo_2020/disparity_map.cpp:195]   --->   Operation 684 'select' 'cost_d_actual_V_2_c_1' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 685 [1/1] (1.02ns)   --->   "%p_01181_2_9_32 = select i1 %tmp_50_s, i4 -6, i4 %p_01181_2_9" [stereo_2020/disparity_map.cpp:195]   --->   Operation 685 'select' 'p_01181_2_9_32' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 686 [1/1] (1.76ns)   --->   "br label %._crit_edge1625.10" [stereo_2020/disparity_map.cpp:195]   --->   Operation 686 'br' <Predicate = (!exitcond_flatten & !tmp_56)> <Delay = 1.76>
ST_25 : Operation 687 [1/1] (2.55ns)   --->   "%tmp_44_10 = add i32 %i_op_assign_2_mid2, -12" [stereo_2020/disparity_map.cpp:181]   --->   Operation 687 'add' 'tmp_44_10' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 688 [1/1] (2.55ns)   --->   "%tmp_41_12 = add nsw i32 %i_op_assign_2_mid2, -14" [stereo_2020/disparity_map.cpp:176]   --->   Operation 688 'add' 'tmp_41_12' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_12, i32 31)" [stereo_2020/disparity_map.cpp:176]   --->   Operation 689 'bitselect' 'tmp_64' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_25 : Operation 690 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_30 = load i9* @cost_d_temp_right_V_14, align 2"   --->   Operation 690 'load' 'cost_d_temp_right_V_30' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 0.00>
ST_25 : Operation 691 [1/1] (0.00ns)   --->   "%extLd29 = zext i9 %cost_d_temp_right_V_30 to i18"   --->   Operation 691 'zext' 'extLd29' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 0.00>
ST_25 : Operation 692 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_13 = mul i18 %tmp_29, %extLd29" [stereo_2020/disparity_map.cpp:182]   --->   Operation 692 'mul' 'cost_d_right_V_13' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 24> <Delay = 8.55>
ST_26 : Operation 693 [1/1] (0.00ns)   --->   "%pixel_values_right_V_19 = load i8* @pixel_values_right_V_10, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 693 'load' 'pixel_values_right_V_19' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 694 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_20, i8* @pixel_values_right_V_10, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 694 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 695 [1/1] (0.00ns)   --->   "%p_01027_4_s = phi i18 [ %p_01027_4_9, %._crit_edge1625.9 ], [ %p_Val2_6_s, %_ifconv34 ]" [stereo_2020/disparity_map.cpp:164]   --->   Operation 695 'phi' 'p_01027_4_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 696 [1/1] (0.00ns)   --->   "%p_0943_4_s = phi i18 [ %p_0943_4_9, %._crit_edge1625.9 ], [ %p_Val2_5_s, %_ifconv34 ]" [stereo_2020/disparity_map.cpp:159]   --->   Operation 696 'phi' 'p_0943_4_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 697 [1/1] (0.00ns)   --->   "%p_01189_2_s = phi i11 [ %p_01189_2_9, %._crit_edge1625.9 ], [ %cost_d_actual_V_2_c_1, %_ifconv34 ]" [stereo_2020/disparity_map.cpp:199]   --->   Operation 697 'phi' 'p_01189_2_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 698 [1/1] (0.00ns)   --->   "%p_01181_2_s = phi i4 [ %p_01181_2_9, %._crit_edge1625.9 ], [ %p_01181_2_9_32, %_ifconv34 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 698 'phi' 'p_01181_2_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 699 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_21 = load i9* @cost_d_temp_right_V_10, align 2"   --->   Operation 699 'load' 'cost_d_temp_right_V_21' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 700 [1/1] (0.00ns)   --->   "%cost_last_line_10_V_3 = getelementptr [384 x i9]* %cost_last_line_10_V, i64 0, i64 %tmp_12" [stereo_2020/disparity_map.cpp:203]   --->   Operation 700 'getelementptr' 'cost_last_line_10_V_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 701 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_21, i9* %cost_last_line_10_V_3, align 2" [stereo_2020/disparity_map.cpp:203]   --->   Operation 701 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_26 : Operation 702 [1/1] (1.76ns)   --->   "br i1 %tmp_58, label %._crit_edge1625.11, label %_ifconv37" [stereo_2020/disparity_map.cpp:176]   --->   Operation 702 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_26 : Operation 703 [1/1] (1.55ns)   --->   "%tmp_i_i13 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_19" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 703 'icmp' 'tmp_i_i13' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 704 [1/1] (1.91ns)   --->   "%tmp_36_i_i13 = sub i8 %leftImage_V_load, %pixel_values_right_V_19" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 704 'sub' 'tmp_36_i_i13' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 705 [1/1] (1.91ns)   --->   "%tmp_i_i13_33 = sub i8 %pixel_values_right_V_19, %leftImage_V_load" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 705 'sub' 'tmp_i_i13_33' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_10)   --->   "%agg_result_V_i_i13 = select i1 %tmp_i_i13, i8 %tmp_i_i13_33, i8 %tmp_36_i_i13" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 706 'select' 'agg_result_V_i_i13' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_10)   --->   "%cost_d_actual_V_11_c = zext i8 %agg_result_V_i_i13 to i9" [stereo_2020/disparity_map.cpp:181]   --->   Operation 707 'zext' 'cost_d_actual_V_11_c' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 0.00>
ST_26 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_10)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_10, i32 31)" [stereo_2020/disparity_map.cpp:181]   --->   Operation 708 'bitselect' 'tmp_59' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 0.00>
ST_26 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_10)   --->   "%rev9 = xor i1 %tmp_59, true" [stereo_2020/disparity_map.cpp:181]   --->   Operation 709 'xor' 'rev9' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_10)   --->   "%or_cond = and i1 %tmp_23, %rev9" [stereo_2020/disparity_map.cpp:181]   --->   Operation 710 'and' 'or_cond' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 711 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_5_10 = select i1 %or_cond, i18 %cost_d_right_V_10, i18 %p_0943_4_s" [stereo_2020/disparity_map.cpp:181]   --->   Operation 711 'select' 'p_Val2_5_10' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_10)   --->   "%p_Result_17 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_10, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:184]   --->   Operation 712 'partselect' 'p_Result_17' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 0.00>
ST_26 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_10)   --->   "%p_7_10_cast = zext i8 %p_Result_17 to i9" [stereo_2020/disparity_map.cpp:184]   --->   Operation 713 'zext' 'p_7_10_cast' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 0.00>
ST_26 : Operation 714 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_10 = add i9 %p_7_10_cast, %cost_d_actual_V_11_c" [stereo_2020/disparity_map.cpp:184]   --->   Operation 714 'add' 'cost_d_actual_V_1_10' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 715 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_10_1 = zext i9 %cost_d_actual_V_1_10 to i10" [stereo_2020/disparity_map.cpp:184]   --->   Operation 715 'zext' 'cost_d_actual_V_1_10_1' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 0.00>
ST_26 : Operation 716 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_10, i9* @cost_d_temp_right_V_11, align 2" [stereo_2020/disparity_map.cpp:187]   --->   Operation 716 'store' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 0.00>
ST_26 : Operation 717 [1/1] (0.75ns)   --->   "%p_Val2_6_10 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_10, i18 %p_01027_4_s" [stereo_2020/disparity_map.cpp:164]   --->   Operation 717 'select' 'p_Val2_6_10' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 718 [1/1] (0.00ns)   --->   "%p_Result_1_10 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_10, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 718 'partselect' 'p_Result_1_10' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 0.00>
ST_26 : Operation 719 [1/1] (0.00ns)   --->   "%p_8_10_cast = zext i8 %p_Result_1_10 to i10" [stereo_2020/disparity_map.cpp:193]   --->   Operation 719 'zext' 'p_8_10_cast' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 0.00>
ST_26 : Operation 720 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_10 = add i10 %p_8_10_cast, %cost_d_actual_V_1_10_1" [stereo_2020/disparity_map.cpp:193]   --->   Operation 720 'add' 'cost_d_actual_V_2_10' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 721 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_10_1 = zext i10 %cost_d_actual_V_2_10 to i11" [stereo_2020/disparity_map.cpp:195]   --->   Operation 721 'zext' 'cost_d_actual_V_2_10_1' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 0.00>
ST_26 : Operation 722 [1/1] (1.88ns)   --->   "%tmp_50_10 = icmp ult i11 %cost_d_actual_V_2_10_1, %p_01189_2_s" [stereo_2020/disparity_map.cpp:195]   --->   Operation 722 'icmp' 'tmp_50_10' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 723 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_10_2 = select i1 %tmp_50_10, i11 %cost_d_actual_V_2_10_1, i11 %p_01189_2_s" [stereo_2020/disparity_map.cpp:195]   --->   Operation 723 'select' 'cost_d_actual_V_2_10_2' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 724 [1/1] (1.02ns)   --->   "%p_01181_2_1_34 = select i1 %tmp_50_10, i4 -5, i4 %p_01181_2_s" [stereo_2020/disparity_map.cpp:195]   --->   Operation 724 'select' 'p_01181_2_1_34' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 725 [1/1] (2.55ns)   --->   "%tmp_44_11 = add i32 %i_op_assign_2_mid2, -13" [stereo_2020/disparity_map.cpp:181]   --->   Operation 725 'add' 'tmp_44_11' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 726 [1/1] (0.00ns)   --->   "%extLd28 = zext i9 %cost_last_line_14_V_2 to i18" [stereo_2020/disparity_map.cpp:174]   --->   Operation 726 'zext' 'extLd28' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 0.00>
ST_26 : Operation 727 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_13 = mul i18 %tmp_30, %extLd28" [stereo_2020/disparity_map.cpp:191]   --->   Operation 727 'mul' 'cost_d_diagonal_V_13' <Predicate = (!exitcond_flatten & !tmp_64 & sel_tmp)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 728 [1/1] (2.55ns)   --->   "%tmp_41_13 = add nsw i32 %i_op_assign_2_mid2, -15" [stereo_2020/disparity_map.cpp:176]   --->   Operation 728 'add' 'tmp_41_13' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_41_13, i32 31)" [stereo_2020/disparity_map.cpp:176]   --->   Operation 729 'bitselect' 'tmp_66' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_26 : Operation 730 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_32 = load i9* @cost_d_temp_right_V_15, align 2"   --->   Operation 730 'load' 'cost_d_temp_right_V_32' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 0.00>
ST_26 : Operation 731 [1/1] (0.00ns)   --->   "%extLd31 = zext i9 %cost_d_temp_right_V_32 to i18"   --->   Operation 731 'zext' 'extLd31' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 0.00>
ST_26 : Operation 732 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_right_V_14 = mul i18 %tmp_29, %extLd31" [stereo_2020/disparity_map.cpp:182]   --->   Operation 732 'mul' 'cost_d_right_V_14' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 25> <Delay = 8.36>
ST_27 : Operation 733 [1/1] (0.00ns)   --->   "%pixel_values_right_V_18 = load i8* @pixel_values_right_V_11, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 733 'load' 'pixel_values_right_V_18' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 734 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_19, i8* @pixel_values_right_V_11, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 734 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 735 [1/1] (1.76ns)   --->   "br label %._crit_edge1625.11" [stereo_2020/disparity_map.cpp:195]   --->   Operation 735 'br' <Predicate = (!exitcond_flatten & !tmp_58)> <Delay = 1.76>
ST_27 : Operation 736 [1/1] (0.00ns)   --->   "%p_01027_4_10 = phi i18 [ %p_01027_4_s, %._crit_edge1625.10 ], [ %p_Val2_6_10, %_ifconv37 ]" [stereo_2020/disparity_map.cpp:164]   --->   Operation 736 'phi' 'p_01027_4_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 737 [1/1] (0.00ns)   --->   "%p_0943_4_10 = phi i18 [ %p_0943_4_s, %._crit_edge1625.10 ], [ %p_Val2_5_10, %_ifconv37 ]" [stereo_2020/disparity_map.cpp:159]   --->   Operation 737 'phi' 'p_0943_4_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 738 [1/1] (0.00ns)   --->   "%p_01189_2_10 = phi i11 [ %p_01189_2_s, %._crit_edge1625.10 ], [ %cost_d_actual_V_2_10_2, %_ifconv37 ]" [stereo_2020/disparity_map.cpp:199]   --->   Operation 738 'phi' 'p_01189_2_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 739 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_23 = load i9* @cost_d_temp_right_V_11, align 2"   --->   Operation 739 'load' 'cost_d_temp_right_V_23' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 740 [1/1] (0.00ns)   --->   "%cost_last_line_11_V_3 = getelementptr [384 x i9]* %cost_last_line_11_V, i64 0, i64 %tmp_12" [stereo_2020/disparity_map.cpp:203]   --->   Operation 740 'getelementptr' 'cost_last_line_11_V_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 741 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_23, i9* %cost_last_line_11_V_3, align 2" [stereo_2020/disparity_map.cpp:203]   --->   Operation 741 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_27 : Operation 742 [1/1] (1.55ns)   --->   "%tmp_i_i14 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_18" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 742 'icmp' 'tmp_i_i14' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 743 [1/1] (1.91ns)   --->   "%tmp_36_i_i14 = sub i8 %leftImage_V_load, %pixel_values_right_V_18" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 743 'sub' 'tmp_36_i_i14' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 744 [1/1] (1.91ns)   --->   "%tmp_i_i14_35 = sub i8 %pixel_values_right_V_18, %leftImage_V_load" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 744 'sub' 'tmp_i_i14_35' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_11)   --->   "%agg_result_V_i_i14 = select i1 %tmp_i_i14, i8 %tmp_i_i14_35, i8 %tmp_36_i_i14" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 745 'select' 'agg_result_V_i_i14' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_11)   --->   "%cost_d_actual_V_12_c = zext i8 %agg_result_V_i_i14 to i9" [stereo_2020/disparity_map.cpp:181]   --->   Operation 746 'zext' 'cost_d_actual_V_12_c' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 0.00>
ST_27 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_11)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_11, i32 31)" [stereo_2020/disparity_map.cpp:181]   --->   Operation 747 'bitselect' 'tmp_61' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 0.00>
ST_27 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_11)   --->   "%rev10 = xor i1 %tmp_61, true" [stereo_2020/disparity_map.cpp:181]   --->   Operation 748 'xor' 'rev10' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_11)   --->   "%or_cond10 = and i1 %tmp_23, %rev10" [stereo_2020/disparity_map.cpp:181]   --->   Operation 749 'and' 'or_cond10' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 750 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_5_11 = select i1 %or_cond10, i18 %cost_d_right_V_11, i18 %p_0943_4_10" [stereo_2020/disparity_map.cpp:181]   --->   Operation 750 'select' 'p_Val2_5_11' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_11)   --->   "%p_Result_18 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_11, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:184]   --->   Operation 751 'partselect' 'p_Result_18' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 0.00>
ST_27 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_11)   --->   "%p_7_11_cast = zext i8 %p_Result_18 to i9" [stereo_2020/disparity_map.cpp:184]   --->   Operation 752 'zext' 'p_7_11_cast' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 0.00>
ST_27 : Operation 753 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_11 = add i9 %p_7_11_cast, %cost_d_actual_V_12_c" [stereo_2020/disparity_map.cpp:184]   --->   Operation 753 'add' 'cost_d_actual_V_1_11' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 754 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_11_1 = zext i9 %cost_d_actual_V_1_11 to i10" [stereo_2020/disparity_map.cpp:184]   --->   Operation 754 'zext' 'cost_d_actual_V_1_11_1' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 0.00>
ST_27 : Operation 755 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_11, i9* @cost_d_temp_right_V_12, align 2" [stereo_2020/disparity_map.cpp:187]   --->   Operation 755 'store' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 0.00>
ST_27 : Operation 756 [1/1] (0.75ns)   --->   "%p_Val2_6_11 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_11, i18 %p_01027_4_10" [stereo_2020/disparity_map.cpp:164]   --->   Operation 756 'select' 'p_Val2_6_11' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 757 [1/1] (0.00ns)   --->   "%p_Result_1_11 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_11, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 757 'partselect' 'p_Result_1_11' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 0.00>
ST_27 : Operation 758 [1/1] (0.00ns)   --->   "%p_8_11_cast = zext i8 %p_Result_1_11 to i10" [stereo_2020/disparity_map.cpp:193]   --->   Operation 758 'zext' 'p_8_11_cast' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 0.00>
ST_27 : Operation 759 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_11 = add i10 %p_8_11_cast, %cost_d_actual_V_1_11_1" [stereo_2020/disparity_map.cpp:193]   --->   Operation 759 'add' 'cost_d_actual_V_2_11' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 760 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_11_1 = zext i10 %cost_d_actual_V_2_11 to i11" [stereo_2020/disparity_map.cpp:195]   --->   Operation 760 'zext' 'cost_d_actual_V_2_11_1' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 0.00>
ST_27 : Operation 761 [1/1] (1.88ns)   --->   "%tmp_50_11 = icmp ult i11 %cost_d_actual_V_2_11_1, %p_01189_2_10" [stereo_2020/disparity_map.cpp:195]   --->   Operation 761 'icmp' 'tmp_50_11' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 762 [1/1] (0.00ns)   --->   "%extLd30 = zext i9 %cost_last_line_15_V_2 to i18" [stereo_2020/disparity_map.cpp:174]   --->   Operation 762 'zext' 'extLd30' <Predicate = (!exitcond_flatten & sel_tmp)> <Delay = 0.00>
ST_27 : Operation 763 [1/1] (6.38ns) (root node of the DSP)   --->   "%cost_d_diagonal_V_14 = mul i18 %tmp_30, %extLd30" [stereo_2020/disparity_map.cpp:191]   --->   Operation 763 'mul' 'cost_d_diagonal_V_14' <Predicate = (!exitcond_flatten & !tmp_66 & sel_tmp)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 26> <Delay = 7.26>
ST_28 : Operation 764 [1/1] (0.00ns)   --->   "%pixel_values_right_V_17 = load i8* @pixel_values_right_V_12, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 764 'load' 'pixel_values_right_V_17' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 765 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_18, i8* @pixel_values_right_V_12, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 765 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 766 [1/1] (0.00ns)   --->   "%p_01181_2_10 = phi i4 [ %p_01181_2_s, %._crit_edge1625.10 ], [ %p_01181_2_1_34, %_ifconv37 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 766 'phi' 'p_01181_2_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 767 [1/1] (1.76ns)   --->   "br i1 %tmp_60, label %._crit_edge1625.12, label %_ifconv40" [stereo_2020/disparity_map.cpp:176]   --->   Operation 767 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_28 : Operation 768 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_11_2 = select i1 %tmp_50_11, i11 %cost_d_actual_V_2_11_1, i11 %p_01189_2_10" [stereo_2020/disparity_map.cpp:195]   --->   Operation 768 'select' 'cost_d_actual_V_2_11_2' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 769 [1/1] (1.02ns)   --->   "%p_01181_2_3_36 = select i1 %tmp_50_11, i4 -4, i4 %p_01181_2_10" [stereo_2020/disparity_map.cpp:195]   --->   Operation 769 'select' 'p_01181_2_3_36' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 770 [1/1] (1.76ns)   --->   "br label %._crit_edge1625.12" [stereo_2020/disparity_map.cpp:195]   --->   Operation 770 'br' <Predicate = (!exitcond_flatten & !tmp_60)> <Delay = 1.76>
ST_28 : Operation 771 [1/1] (0.00ns)   --->   "%p_01027_4_11 = phi i18 [ %p_01027_4_10, %._crit_edge1625.11 ], [ %p_Val2_6_11, %_ifconv40 ]" [stereo_2020/disparity_map.cpp:164]   --->   Operation 771 'phi' 'p_01027_4_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 772 [1/1] (0.00ns)   --->   "%p_0943_4_11 = phi i18 [ %p_0943_4_10, %._crit_edge1625.11 ], [ %p_Val2_5_11, %_ifconv40 ]" [stereo_2020/disparity_map.cpp:159]   --->   Operation 772 'phi' 'p_0943_4_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 773 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_25 = load i9* @cost_d_temp_right_V_12, align 2"   --->   Operation 773 'load' 'cost_d_temp_right_V_25' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 774 [1/1] (0.00ns)   --->   "%cost_last_line_12_V_3 = getelementptr [384 x i9]* %cost_last_line_12_V, i64 0, i64 %tmp_12" [stereo_2020/disparity_map.cpp:203]   --->   Operation 774 'getelementptr' 'cost_last_line_12_V_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 775 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_25, i9* %cost_last_line_12_V_3, align 2" [stereo_2020/disparity_map.cpp:203]   --->   Operation 775 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_28 : Operation 776 [1/1] (1.55ns)   --->   "%tmp_i_i15 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_17" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 776 'icmp' 'tmp_i_i15' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 777 [1/1] (1.91ns)   --->   "%tmp_36_i_i15 = sub i8 %leftImage_V_load, %pixel_values_right_V_17" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 777 'sub' 'tmp_36_i_i15' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 778 [1/1] (1.91ns)   --->   "%tmp_i_i15_37 = sub i8 %pixel_values_right_V_17, %leftImage_V_load" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 778 'sub' 'tmp_i_i15_37' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_12)   --->   "%agg_result_V_i_i15 = select i1 %tmp_i_i15, i8 %tmp_i_i15_37, i8 %tmp_36_i_i15" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 779 'select' 'agg_result_V_i_i15' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_12)   --->   "%cost_d_actual_V_13_c = zext i8 %agg_result_V_i_i15 to i9" [stereo_2020/disparity_map.cpp:181]   --->   Operation 780 'zext' 'cost_d_actual_V_13_c' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 0.00>
ST_28 : Operation 781 [1/1] (2.55ns)   --->   "%tmp_44_12 = add i32 %i_op_assign_2_mid2, -14" [stereo_2020/disparity_map.cpp:181]   --->   Operation 781 'add' 'tmp_44_12' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_12)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_12, i32 31)" [stereo_2020/disparity_map.cpp:181]   --->   Operation 782 'bitselect' 'tmp_63' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 0.00>
ST_28 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_12)   --->   "%rev11 = xor i1 %tmp_63, true" [stereo_2020/disparity_map.cpp:181]   --->   Operation 783 'xor' 'rev11' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_12)   --->   "%or_cond11 = and i1 %tmp_23, %rev11" [stereo_2020/disparity_map.cpp:181]   --->   Operation 784 'and' 'or_cond11' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 785 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_5_12 = select i1 %or_cond11, i18 %cost_d_right_V_12, i18 %p_0943_4_11" [stereo_2020/disparity_map.cpp:181]   --->   Operation 785 'select' 'p_Val2_5_12' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_12)   --->   "%p_Result_19 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_12, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:184]   --->   Operation 786 'partselect' 'p_Result_19' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 0.00>
ST_28 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_12)   --->   "%p_7_12_cast = zext i8 %p_Result_19 to i9" [stereo_2020/disparity_map.cpp:184]   --->   Operation 787 'zext' 'p_7_12_cast' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 0.00>
ST_28 : Operation 788 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_12 = add i9 %p_7_12_cast, %cost_d_actual_V_13_c" [stereo_2020/disparity_map.cpp:184]   --->   Operation 788 'add' 'cost_d_actual_V_1_12' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 789 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_12_1 = zext i9 %cost_d_actual_V_1_12 to i10" [stereo_2020/disparity_map.cpp:184]   --->   Operation 789 'zext' 'cost_d_actual_V_1_12_1' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 0.00>
ST_28 : Operation 790 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_12, i9* @cost_d_temp_right_V_13, align 2" [stereo_2020/disparity_map.cpp:187]   --->   Operation 790 'store' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 0.00>
ST_28 : Operation 791 [1/1] (0.75ns)   --->   "%p_Val2_6_12 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_12, i18 %p_01027_4_11" [stereo_2020/disparity_map.cpp:164]   --->   Operation 791 'select' 'p_Val2_6_12' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 792 [1/1] (0.00ns)   --->   "%p_Result_1_12 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_12, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 792 'partselect' 'p_Result_1_12' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 0.00>
ST_28 : Operation 793 [1/1] (0.00ns)   --->   "%p_8_12_cast = zext i8 %p_Result_1_12 to i10" [stereo_2020/disparity_map.cpp:193]   --->   Operation 793 'zext' 'p_8_12_cast' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 0.00>
ST_28 : Operation 794 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_12 = add i10 %p_8_12_cast, %cost_d_actual_V_1_12_1" [stereo_2020/disparity_map.cpp:193]   --->   Operation 794 'add' 'cost_d_actual_V_2_12' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 5.44>
ST_29 : Operation 795 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_Row_Loop_Col_st)"   --->   Operation 795 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 796 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str13) nounwind" [stereo_2020/disparity_map.cpp:148]   --->   Operation 796 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str13)" [stereo_2020/disparity_map.cpp:148]   --->   Operation 797 'specregionbegin' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 798 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:149]   --->   Operation 798 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 799 [1/1] (0.00ns)   --->   "%pixel_values_right_V_15 = load i8* @pixel_values_right_V_14, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 799 'load' 'pixel_values_right_V_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 800 [1/1] (0.00ns)   --->   "%pixel_values_right_V_16 = load i8* @pixel_values_right_V_13, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 800 'load' 'pixel_values_right_V_16' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 801 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_16, i8* @pixel_values_right_V_14, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 801 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 802 [1/1] (0.00ns)   --->   "store i8 %pixel_values_right_V_17, i8* @pixel_values_right_V_13, align 1" [stereo_2020/disparity_map.cpp:155]   --->   Operation 802 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 803 [1/1] (0.00ns)   --->   "%p_01189_2_11 = phi i11 [ %p_01189_2_10, %._crit_edge1625.11 ], [ %cost_d_actual_V_2_11_2, %_ifconv40 ]" [stereo_2020/disparity_map.cpp:199]   --->   Operation 803 'phi' 'p_01189_2_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 804 [1/1] (0.00ns)   --->   "%p_01181_2_11 = phi i4 [ %p_01181_2_10, %._crit_edge1625.11 ], [ %p_01181_2_3_36, %_ifconv40 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 804 'phi' 'p_01181_2_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 805 [1/1] (1.76ns)   --->   "br i1 %tmp_62, label %._crit_edge1625.13, label %_ifconv43" [stereo_2020/disparity_map.cpp:176]   --->   Operation 805 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_29 : Operation 806 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_12_1 = zext i10 %cost_d_actual_V_2_12 to i11" [stereo_2020/disparity_map.cpp:195]   --->   Operation 806 'zext' 'cost_d_actual_V_2_12_1' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 0.00>
ST_29 : Operation 807 [1/1] (1.88ns)   --->   "%tmp_50_12 = icmp ult i11 %cost_d_actual_V_2_12_1, %p_01189_2_11" [stereo_2020/disparity_map.cpp:195]   --->   Operation 807 'icmp' 'tmp_50_12' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 808 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_12_2 = select i1 %tmp_50_12, i11 %cost_d_actual_V_2_12_1, i11 %p_01189_2_11" [stereo_2020/disparity_map.cpp:195]   --->   Operation 808 'select' 'cost_d_actual_V_2_12_2' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 809 [1/1] (1.02ns)   --->   "%p_01181_2_7_38 = select i1 %tmp_50_12, i4 -3, i4 %p_01181_2_11" [stereo_2020/disparity_map.cpp:195]   --->   Operation 809 'select' 'p_01181_2_7_38' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 810 [1/1] (1.76ns)   --->   "br label %._crit_edge1625.13" [stereo_2020/disparity_map.cpp:195]   --->   Operation 810 'br' <Predicate = (!exitcond_flatten & !tmp_62)> <Delay = 1.76>
ST_29 : Operation 811 [1/1] (0.00ns)   --->   "%p_0943_4_12 = phi i18 [ %p_0943_4_11, %._crit_edge1625.12 ], [ %p_Val2_5_12, %_ifconv43 ]" [stereo_2020/disparity_map.cpp:159]   --->   Operation 811 'phi' 'p_0943_4_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 812 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_27 = load i9* @cost_d_temp_right_V_13, align 2"   --->   Operation 812 'load' 'cost_d_temp_right_V_27' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 813 [1/1] (0.00ns)   --->   "%cost_last_line_13_V_3 = getelementptr [384 x i9]* %cost_last_line_13_V, i64 0, i64 %tmp_12" [stereo_2020/disparity_map.cpp:203]   --->   Operation 813 'getelementptr' 'cost_last_line_13_V_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_29 : Operation 814 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_27, i9* %cost_last_line_13_V_3, align 2" [stereo_2020/disparity_map.cpp:203]   --->   Operation 814 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_29 : Operation 815 [1/1] (1.55ns)   --->   "%tmp_i_i16 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_16" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 815 'icmp' 'tmp_i_i16' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 816 [1/1] (1.91ns)   --->   "%tmp_36_i_i16 = sub i8 %leftImage_V_load, %pixel_values_right_V_16" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 816 'sub' 'tmp_36_i_i16' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 817 [1/1] (1.91ns)   --->   "%tmp_i_i16_39 = sub i8 %pixel_values_right_V_16, %leftImage_V_load" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 817 'sub' 'tmp_i_i16_39' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_13)   --->   "%agg_result_V_i_i16 = select i1 %tmp_i_i16, i8 %tmp_i_i16_39, i8 %tmp_36_i_i16" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 818 'select' 'agg_result_V_i_i16' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_13)   --->   "%cost_d_actual_V_14_c = zext i8 %agg_result_V_i_i16 to i9" [stereo_2020/disparity_map.cpp:181]   --->   Operation 819 'zext' 'cost_d_actual_V_14_c' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 0.00>
ST_29 : Operation 820 [1/1] (2.55ns)   --->   "%tmp_44_13 = add i32 %i_op_assign_2_mid2, -15" [stereo_2020/disparity_map.cpp:181]   --->   Operation 820 'add' 'tmp_44_13' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_13)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_13, i32 31)" [stereo_2020/disparity_map.cpp:181]   --->   Operation 821 'bitselect' 'tmp_65' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 0.00>
ST_29 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_13)   --->   "%rev12 = xor i1 %tmp_65, true" [stereo_2020/disparity_map.cpp:181]   --->   Operation 822 'xor' 'rev12' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_13)   --->   "%or_cond12 = and i1 %tmp_23, %rev12" [stereo_2020/disparity_map.cpp:181]   --->   Operation 823 'and' 'or_cond12' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 824 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_5_13 = select i1 %or_cond12, i18 %cost_d_right_V_13, i18 %p_0943_4_12" [stereo_2020/disparity_map.cpp:181]   --->   Operation 824 'select' 'p_Val2_5_13' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_13)   --->   "%p_Result_14 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_13, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:184]   --->   Operation 825 'partselect' 'p_Result_14' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 0.00>
ST_29 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_13)   --->   "%p_7_13_cast = zext i8 %p_Result_14 to i9" [stereo_2020/disparity_map.cpp:184]   --->   Operation 826 'zext' 'p_7_13_cast' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 0.00>
ST_29 : Operation 827 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_13 = add i9 %p_7_13_cast, %cost_d_actual_V_14_c" [stereo_2020/disparity_map.cpp:184]   --->   Operation 827 'add' 'cost_d_actual_V_1_13' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 828 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_13, i9* @cost_d_temp_right_V_14, align 2" [stereo_2020/disparity_map.cpp:187]   --->   Operation 828 'store' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 0.00>

State 30 <SV = 28> <Delay = 5.48>
ST_30 : Operation 829 [1/1] (0.00ns)   --->   "%p_01027_4_12 = phi i18 [ %p_01027_4_11, %._crit_edge1625.12 ], [ %p_Val2_6_12, %_ifconv43 ]" [stereo_2020/disparity_map.cpp:164]   --->   Operation 829 'phi' 'p_01027_4_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 830 [1/1] (0.00ns)   --->   "%p_01189_2_12 = phi i11 [ %p_01189_2_11, %._crit_edge1625.12 ], [ %cost_d_actual_V_2_12_2, %_ifconv43 ]" [stereo_2020/disparity_map.cpp:199]   --->   Operation 830 'phi' 'p_01189_2_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 831 [1/1] (0.00ns)   --->   "%p_01181_2_12 = phi i4 [ %p_01181_2_11, %._crit_edge1625.12 ], [ %p_01181_2_7_38, %_ifconv43 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 831 'phi' 'p_01181_2_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 832 [1/1] (1.76ns)   --->   "br i1 %tmp_64, label %._crit_edge1625.14, label %_ifconv46" [stereo_2020/disparity_map.cpp:176]   --->   Operation 832 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_30 : Operation 833 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_13_1 = zext i9 %cost_d_actual_V_1_13 to i10" [stereo_2020/disparity_map.cpp:184]   --->   Operation 833 'zext' 'cost_d_actual_V_1_13_1' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 0.00>
ST_30 : Operation 834 [1/1] (0.75ns)   --->   "%p_Val2_6_13 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_13, i18 %p_01027_4_12" [stereo_2020/disparity_map.cpp:164]   --->   Operation 834 'select' 'p_Val2_6_13' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 835 [1/1] (0.00ns)   --->   "%p_Result_1_13 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_13, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 835 'partselect' 'p_Result_1_13' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 0.00>
ST_30 : Operation 836 [1/1] (0.00ns)   --->   "%p_8_13_cast = zext i8 %p_Result_1_13 to i10" [stereo_2020/disparity_map.cpp:193]   --->   Operation 836 'zext' 'p_8_13_cast' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 0.00>
ST_30 : Operation 837 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_13 = add i10 %p_8_13_cast, %cost_d_actual_V_1_13_1" [stereo_2020/disparity_map.cpp:193]   --->   Operation 837 'add' 'cost_d_actual_V_2_13' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 838 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_13_1 = zext i10 %cost_d_actual_V_2_13 to i11" [stereo_2020/disparity_map.cpp:195]   --->   Operation 838 'zext' 'cost_d_actual_V_2_13_1' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 0.00>
ST_30 : Operation 839 [1/1] (1.88ns)   --->   "%tmp_50_13 = icmp ult i11 %cost_d_actual_V_2_13_1, %p_01189_2_12" [stereo_2020/disparity_map.cpp:195]   --->   Operation 839 'icmp' 'tmp_50_13' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 840 [1/1] (0.69ns)   --->   "%cost_d_actual_V_2_13_2 = select i1 %tmp_50_13, i11 %cost_d_actual_V_2_13_1, i11 %p_01189_2_12" [stereo_2020/disparity_map.cpp:195]   --->   Operation 840 'select' 'cost_d_actual_V_2_13_2' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 841 [1/1] (1.02ns)   --->   "%p_01181_2_10_40 = select i1 %tmp_50_13, i4 -2, i4 %p_01181_2_12" [stereo_2020/disparity_map.cpp:195]   --->   Operation 841 'select' 'p_01181_2_10_40' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 842 [1/1] (1.76ns)   --->   "br label %._crit_edge1625.14" [stereo_2020/disparity_map.cpp:195]   --->   Operation 842 'br' <Predicate = (!exitcond_flatten & !tmp_64)> <Delay = 1.76>
ST_30 : Operation 843 [1/1] (0.00ns)   --->   "%p_01027_4_13 = phi i18 [ %p_01027_4_12, %._crit_edge1625.13 ], [ %p_Val2_6_13, %_ifconv46 ]" [stereo_2020/disparity_map.cpp:164]   --->   Operation 843 'phi' 'p_01027_4_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 844 [1/1] (0.00ns)   --->   "%p_0943_4_13 = phi i18 [ %p_0943_4_12, %._crit_edge1625.13 ], [ %p_Val2_5_13, %_ifconv46 ]" [stereo_2020/disparity_map.cpp:159]   --->   Operation 844 'phi' 'p_0943_4_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 845 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_29 = load i9* @cost_d_temp_right_V_14, align 2"   --->   Operation 845 'load' 'cost_d_temp_right_V_29' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 846 [1/1] (0.00ns)   --->   "%cost_last_line_14_V_3 = getelementptr [384 x i9]* %cost_last_line_14_V, i64 0, i64 %tmp_12" [stereo_2020/disparity_map.cpp:203]   --->   Operation 846 'getelementptr' 'cost_last_line_14_V_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 847 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_29, i9* %cost_last_line_14_V_3, align 2" [stereo_2020/disparity_map.cpp:203]   --->   Operation 847 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_30 : Operation 848 [1/1] (1.55ns)   --->   "%tmp_i_i17 = icmp ult i8 %leftImage_V_load, %pixel_values_right_V_15" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 848 'icmp' 'tmp_i_i17' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 849 [1/1] (1.91ns)   --->   "%tmp_36_i_i17 = sub i8 %leftImage_V_load, %pixel_values_right_V_15" [stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 849 'sub' 'tmp_36_i_i17' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 850 [1/1] (1.91ns)   --->   "%tmp_i_i17_42 = sub i8 %pixel_values_right_V_15, %leftImage_V_load" [stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 850 'sub' 'tmp_i_i17_42' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 851 [1/1] (2.55ns)   --->   "%tmp_44_14 = add i32 %i_op_assign_2_mid2, -16" [stereo_2020/disparity_map.cpp:181]   --->   Operation 851 'add' 'tmp_44_14' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_14)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_44_14, i32 31)" [stereo_2020/disparity_map.cpp:181]   --->   Operation 852 'bitselect' 'tmp_67' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 0.00>
ST_30 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_14)   --->   "%rev13 = xor i1 %tmp_67, true" [stereo_2020/disparity_map.cpp:181]   --->   Operation 853 'xor' 'rev13' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5_14)   --->   "%or_cond13 = and i1 %tmp_23, %rev13" [stereo_2020/disparity_map.cpp:181]   --->   Operation 854 'and' 'or_cond13' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 855 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_5_14 = select i1 %or_cond13, i18 %cost_d_right_V_14, i18 %p_0943_4_13" [stereo_2020/disparity_map.cpp:181]   --->   Operation 855 'select' 'p_Val2_5_14' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 856 [1/1] (0.75ns)   --->   "%p_Val2_6_14 = select i1 %sel_tmp, i18 %cost_d_diagonal_V_14, i18 %p_01027_4_13" [stereo_2020/disparity_map.cpp:164]   --->   Operation 856 'select' 'p_Val2_6_14' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 857 [1/1] (0.00ns)   --->   "%p_Result_1_14 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_6_14, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:193]   --->   Operation 857 'partselect' 'p_Result_1_14' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 0.00>

State 31 <SV = 29> <Delay = 6.64>
ST_31 : Operation 858 [1/1] (0.00ns)   --->   "%p_01189_2_13 = phi i11 [ %p_01189_2_12, %._crit_edge1625.13 ], [ %cost_d_actual_V_2_13_2, %_ifconv46 ]" [stereo_2020/disparity_map.cpp:199]   --->   Operation 858 'phi' 'p_01189_2_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 859 [1/1] (0.00ns)   --->   "%p_01181_2_13 = phi i4 [ %p_01181_2_12, %._crit_edge1625.13 ], [ %p_01181_2_10_40, %_ifconv46 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 859 'phi' 'p_01181_2_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 860 [1/1] (1.76ns)   --->   "br i1 %tmp_66, label %._crit_edge1625.15, label %_ifconv49" [stereo_2020/disparity_map.cpp:176]   --->   Operation 860 'br' <Predicate = (!exitcond_flatten)> <Delay = 1.76>
ST_31 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_14)   --->   "%agg_result_V_i_i17 = select i1 %tmp_i_i17, i8 %tmp_i_i17_42, i8 %tmp_36_i_i17" [stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178]   --->   Operation 861 'select' 'agg_result_V_i_i17' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_14)   --->   "%cost_d_actual_V_15_c = zext i8 %agg_result_V_i_i17 to i9" [stereo_2020/disparity_map.cpp:181]   --->   Operation 862 'zext' 'cost_d_actual_V_15_c' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 0.00>
ST_31 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_14)   --->   "%p_Result_15 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %p_Val2_5_14, i32 10, i32 17)" [stereo_2020/disparity_map.cpp:184]   --->   Operation 863 'partselect' 'p_Result_15' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 0.00>
ST_31 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node cost_d_actual_V_1_14)   --->   "%p_7_14_cast = zext i8 %p_Result_15 to i9" [stereo_2020/disparity_map.cpp:184]   --->   Operation 864 'zext' 'p_7_14_cast' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 0.00>
ST_31 : Operation 865 [1/1] (1.91ns) (out node of the LUT)   --->   "%cost_d_actual_V_1_14 = add i9 %p_7_14_cast, %cost_d_actual_V_15_c" [stereo_2020/disparity_map.cpp:184]   --->   Operation 865 'add' 'cost_d_actual_V_1_14' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 866 [1/1] (0.00ns)   --->   "%cost_d_actual_V_1_14_1 = zext i9 %cost_d_actual_V_1_14 to i10" [stereo_2020/disparity_map.cpp:184]   --->   Operation 866 'zext' 'cost_d_actual_V_1_14_1' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 0.00>
ST_31 : Operation 867 [1/1] (0.00ns)   --->   "store i9 %cost_d_actual_V_1_14, i9* @cost_d_temp_right_V_15, align 2" [stereo_2020/disparity_map.cpp:187]   --->   Operation 867 'store' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 0.00>
ST_31 : Operation 868 [1/1] (0.00ns)   --->   "%p_8_14_cast = zext i8 %p_Result_1_14 to i10" [stereo_2020/disparity_map.cpp:193]   --->   Operation 868 'zext' 'p_8_14_cast' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 0.00>
ST_31 : Operation 869 [1/1] (1.82ns)   --->   "%cost_d_actual_V_2_14 = add i10 %p_8_14_cast, %cost_d_actual_V_1_14_1" [stereo_2020/disparity_map.cpp:193]   --->   Operation 869 'add' 'cost_d_actual_V_2_14' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 870 [1/1] (0.00ns)   --->   "%cost_d_actual_V_2_14_1 = zext i10 %cost_d_actual_V_2_14 to i11" [stereo_2020/disparity_map.cpp:195]   --->   Operation 870 'zext' 'cost_d_actual_V_2_14_1' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 0.00>
ST_31 : Operation 871 [1/1] (1.88ns)   --->   "%tmp_50_14 = icmp ult i11 %cost_d_actual_V_2_14_1, %p_01189_2_13" [stereo_2020/disparity_map.cpp:195]   --->   Operation 871 'icmp' 'tmp_50_14' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 872 [1/1] (1.02ns)   --->   "%p_01181_2_s_43 = select i1 %tmp_50_14, i4 -1, i4 %p_01181_2_13" [stereo_2020/disparity_map.cpp:195]   --->   Operation 872 'select' 'p_01181_2_s_43' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 873 [1/1] (1.76ns)   --->   "br label %._crit_edge1625.15" [stereo_2020/disparity_map.cpp:195]   --->   Operation 873 'br' <Predicate = (!exitcond_flatten & !tmp_66)> <Delay = 1.76>
ST_31 : Operation 874 [1/1] (0.00ns)   --->   "%p_01027_4_14 = phi i18 [ %p_01027_4_13, %._crit_edge1625.14 ], [ %p_Val2_6_14, %_ifconv49 ]" [stereo_2020/disparity_map.cpp:164]   --->   Operation 874 'phi' 'p_01027_4_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 875 [1/1] (0.00ns)   --->   "%p_0943_4_14 = phi i18 [ %p_0943_4_13, %._crit_edge1625.14 ], [ %p_Val2_5_14, %_ifconv49 ]" [stereo_2020/disparity_map.cpp:159]   --->   Operation 875 'phi' 'p_0943_4_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 32 <SV = 30> <Delay = 8.45>
ST_32 : Operation 876 [1/1] (0.00ns)   --->   "%p_01181_2_14 = phi i4 [ %p_01181_2_13, %._crit_edge1625.14 ], [ %p_01181_2_s_43, %_ifconv49 ]" [stereo_2020/disparity_map.cpp:203]   --->   Operation 876 'phi' 'p_01181_2_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 877 [1/1] (0.00ns)   --->   "%cost_d_temp_right_V_31 = load i9* @cost_d_temp_right_V_15, align 2"   --->   Operation 877 'load' 'cost_d_temp_right_V_31' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 878 [1/1] (0.00ns)   --->   "%cost_last_line_15_V_3 = getelementptr [384 x i9]* %cost_last_line_15_V, i64 0, i64 %tmp_12" [stereo_2020/disparity_map.cpp:203]   --->   Operation 878 'getelementptr' 'cost_last_line_15_V_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 879 [1/1] (3.25ns)   --->   "store i9 %cost_d_temp_right_V_31, i9* %cost_last_line_15_V_3, align 2" [stereo_2020/disparity_map.cpp:203]   --->   Operation 879 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_32 : Operation 880 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i4 %p_01181_2_14 to i13" [stereo_2020/disparity_map.cpp:206]   --->   Operation 880 'zext' 'lhs_V_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 881 [1/1] (0.00ns)   --->   "%p_shl = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %p_01181_2_14, i8 0)" [stereo_2020/disparity_map.cpp:206]   --->   Operation 881 'bitconcatenate' 'p_shl' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 882 [1/1] (0.00ns)   --->   "%p_shl_cast_cast = zext i12 %p_shl to i13" [stereo_2020/disparity_map.cpp:206]   --->   Operation 882 'zext' 'p_shl_cast_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 883 [1/1] (1.54ns)   --->   "%ret_V_1 = sub i13 %p_shl_cast_cast, %lhs_V_cast" [stereo_2020/disparity_map.cpp:206]   --->   Operation 883 'sub' 'ret_V_1' <Predicate = (!exitcond_flatten)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 884 [1/1] (0.00ns)   --->   "%ret_V_1_cast = sext i13 %ret_V_1 to i40" [stereo_2020/disparity_map.cpp:206]   --->   Operation 884 'sext' 'ret_V_1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 885 [1/1] (0.00ns)   --->   "%zext_cast = zext i40 %ret_V_1_cast to i81" [stereo_2020/disparity_map.cpp:206]   --->   Operation 885 'zext' 'zext_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 886 [2/2] (6.91ns)   --->   "%mul = mul i81 %zext_cast, 1172812402962" [stereo_2020/disparity_map.cpp:206]   --->   Operation 886 'mul' 'mul' <Predicate = (!exitcond_flatten)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 6.91>
ST_33 : Operation 887 [1/2] (6.91ns)   --->   "%mul = mul i81 %zext_cast, 1172812402962" [stereo_2020/disparity_map.cpp:206]   --->   Operation 887 'mul' 'mul' <Predicate = (!exitcond_flatten)> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 888 [1/1] (0.00ns)   --->   "%p_6 = call i8 @_ssdm_op_PartSelect.i8.i81.i32.i32(i81 %mul, i32 44, i32 51)" [stereo_2020/disparity_map.cpp:206]   --->   Operation 888 'partselect' 'p_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 34 <SV = 32> <Delay = 3.25>
ST_34 : Operation 889 [1/1] (0.00ns)   --->   "%dMap_V_addr_4 = getelementptr [110592 x i8]* %dMap_V, i64 0, i64 %tmp_13_cast" [stereo_2020/disparity_map.cpp:206]   --->   Operation 889 'getelementptr' 'dMap_V_addr_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 890 [1/1] (3.25ns)   --->   "store i8 %p_6, i8* %dMap_V_addr_4, align 1" [stereo_2020/disparity_map.cpp:206]   --->   Operation 890 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_34 : Operation 891 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str13, i32 %tmp_7)" [stereo_2020/disparity_map.cpp:211]   --->   Operation 891 'specregionend' 'empty_41' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_34 : Operation 892 [1/1] (0.00ns)   --->   "br label %2" [stereo_2020/disparity_map.cpp:147]   --->   Operation 892 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 35 <SV = 12> <Delay = 8.32>
ST_35 : Operation 893 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %packets, i32 31)" [stereo_2020/disparity_map.cpp:214]   --->   Operation 893 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 894 [1/1] (2.55ns)   --->   "%p_neg = sub i32 0, %packets" [stereo_2020/disparity_map.cpp:214]   --->   Operation 894 'sub' 'p_neg' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 895 [1/1] (0.00ns)   --->   "%p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31)" [stereo_2020/disparity_map.cpp:214]   --->   Operation 895 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_28 = zext i31 %p_lshr to i32" [stereo_2020/disparity_map.cpp:214]   --->   Operation 896 'zext' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 897 [1/1] (2.52ns)   --->   "%p_neg_t = sub i32 0, %tmp_28" [stereo_2020/disparity_map.cpp:214]   --->   Operation 897 'sub' 'p_neg_t' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 898 [1/1] (0.00ns)   --->   "%p_lshr_f = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %packets, i32 1, i32 31)" [stereo_2020/disparity_map.cpp:214]   --->   Operation 898 'partselect' 'p_lshr_f' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 899 [1/1] (0.00ns)   --->   "%tmp_33 = zext i31 %p_lshr_f to i32" [stereo_2020/disparity_map.cpp:214]   --->   Operation 899 'zext' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 900 [1/1] (0.69ns)   --->   "%tmp_s = select i1 %tmp_32, i32 %p_neg_t, i32 %tmp_33" [stereo_2020/disparity_map.cpp:214]   --->   Operation 900 'select' 'tmp_s' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 901 [1/1] (2.55ns)   --->   "%tmp_5 = add nsw i32 %tmp_s, -1" [stereo_2020/disparity_map.cpp:223]   --->   Operation 901 'add' 'tmp_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 902 [1/1] (1.76ns)   --->   "br label %.preheader" [stereo_2020/disparity_map.cpp:214]   --->   Operation 902 'br' <Predicate = true> <Delay = 1.76>

State 36 <SV = 13> <Delay = 3.45>
ST_36 : Operation 903 [1/1] (0.00ns)   --->   "%r8 = phi i31 [ %r_2, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 903 'phi' 'r8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 904 [1/1] (0.00ns)   --->   "%r8_cast = zext i31 %r8 to i32" [stereo_2020/disparity_map.cpp:214]   --->   Operation 904 'zext' 'r8_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 905 [1/1] (2.47ns)   --->   "%tmp_8 = icmp slt i32 %r8_cast, %tmp_s" [stereo_2020/disparity_map.cpp:214]   --->   Operation 905 'icmp' 'tmp_8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 906 [1/1] (2.52ns)   --->   "%r_2 = add i31 %r8, 1" [stereo_2020/disparity_map.cpp:214]   --->   Operation 906 'add' 'r_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 907 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %3, label %4" [stereo_2020/disparity_map.cpp:214]   --->   Operation 907 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i31 %r8 to i30" [stereo_2020/disparity_map.cpp:214]   --->   Operation 908 'trunc' 'tmp_38' <Predicate = (tmp_8)> <Delay = 0.00>
ST_36 : Operation 909 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %tmp_38, i2 0)" [stereo_2020/disparity_map.cpp:217]   --->   Operation 909 'bitconcatenate' 'tmp_11' <Predicate = (tmp_8)> <Delay = 0.00>
ST_36 : Operation 910 [1/1] (0.00ns)   --->   "%tmp_14 = sext i32 %tmp_11 to i64" [stereo_2020/disparity_map.cpp:217]   --->   Operation 910 'sext' 'tmp_14' <Predicate = (tmp_8)> <Delay = 0.00>
ST_36 : Operation 911 [1/1] (0.00ns)   --->   "%dMap_V_addr = getelementptr [110592 x i8]* %dMap_V, i64 0, i64 %tmp_14" [stereo_2020/disparity_map.cpp:217]   --->   Operation 911 'getelementptr' 'dMap_V_addr' <Predicate = (tmp_8)> <Delay = 0.00>
ST_36 : Operation 912 [2/2] (3.25ns)   --->   "%dMap_V_load = load i8* %dMap_V_addr, align 4" [stereo_2020/disparity_map.cpp:217]   --->   Operation 912 'load' 'dMap_V_load' <Predicate = (tmp_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_36 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_15 = or i32 %tmp_11, 1" [stereo_2020/disparity_map.cpp:218]   --->   Operation 913 'or' 'tmp_15' <Predicate = (tmp_8)> <Delay = 0.00>
ST_36 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_16 = sext i32 %tmp_15 to i64" [stereo_2020/disparity_map.cpp:218]   --->   Operation 914 'sext' 'tmp_16' <Predicate = (tmp_8)> <Delay = 0.00>
ST_36 : Operation 915 [1/1] (0.00ns)   --->   "%dMap_V_addr_1 = getelementptr [110592 x i8]* %dMap_V, i64 0, i64 %tmp_16" [stereo_2020/disparity_map.cpp:218]   --->   Operation 915 'getelementptr' 'dMap_V_addr_1' <Predicate = (tmp_8)> <Delay = 0.00>
ST_36 : Operation 916 [2/2] (3.25ns)   --->   "%dMap_V_load_1 = load i8* %dMap_V_addr_1, align 1" [stereo_2020/disparity_map.cpp:218]   --->   Operation 916 'load' 'dMap_V_load_1' <Predicate = (tmp_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_36 : Operation 917 [1/1] (2.47ns)   --->   "%tmp_21 = icmp eq i31 %r8, 0" [stereo_2020/disparity_map.cpp:222]   --->   Operation 917 'icmp' 'tmp_21' <Predicate = (tmp_8)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 918 [1/1] (2.47ns)   --->   "%tmp_22 = icmp eq i32 %r8_cast, %tmp_5" [stereo_2020/disparity_map.cpp:223]   --->   Operation 918 'icmp' 'tmp_22' <Predicate = (tmp_8)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 14> <Delay = 3.25>
ST_37 : Operation 919 [1/2] (3.25ns)   --->   "%dMap_V_load = load i8* %dMap_V_addr, align 4" [stereo_2020/disparity_map.cpp:217]   --->   Operation 919 'load' 'dMap_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_37 : Operation 920 [1/2] (3.25ns)   --->   "%dMap_V_load_1 = load i8* %dMap_V_addr_1, align 1" [stereo_2020/disparity_map.cpp:218]   --->   Operation 920 'load' 'dMap_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_37 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_17 = or i32 %tmp_11, 2" [stereo_2020/disparity_map.cpp:219]   --->   Operation 921 'or' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_18 = sext i32 %tmp_17 to i64" [stereo_2020/disparity_map.cpp:219]   --->   Operation 922 'sext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 923 [1/1] (0.00ns)   --->   "%dMap_V_addr_2 = getelementptr [110592 x i8]* %dMap_V, i64 0, i64 %tmp_18" [stereo_2020/disparity_map.cpp:219]   --->   Operation 923 'getelementptr' 'dMap_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 924 [2/2] (3.25ns)   --->   "%dMap_V_load_2 = load i8* %dMap_V_addr_2, align 2" [stereo_2020/disparity_map.cpp:219]   --->   Operation 924 'load' 'dMap_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_37 : Operation 925 [1/1] (0.00ns)   --->   "%tmp_19 = or i32 %tmp_11, 3" [stereo_2020/disparity_map.cpp:220]   --->   Operation 925 'or' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_20 = sext i32 %tmp_19 to i64" [stereo_2020/disparity_map.cpp:220]   --->   Operation 926 'sext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 927 [1/1] (0.00ns)   --->   "%dMap_V_addr_3 = getelementptr [110592 x i8]* %dMap_V, i64 0, i64 %tmp_20" [stereo_2020/disparity_map.cpp:220]   --->   Operation 927 'getelementptr' 'dMap_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 928 [2/2] (3.25ns)   --->   "%dMap_V_load_3 = load i8* %dMap_V_addr_3, align 1" [stereo_2020/disparity_map.cpp:220]   --->   Operation 928 'load' 'dMap_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>

State 38 <SV = 15> <Delay = 3.25>
ST_38 : Operation 929 [1/2] (3.25ns)   --->   "%dMap_V_load_2 = load i8* %dMap_V_addr_2, align 2" [stereo_2020/disparity_map.cpp:219]   --->   Operation 929 'load' 'dMap_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_38 : Operation 930 [1/2] (3.25ns)   --->   "%dMap_V_load_3 = load i8* %dMap_V_addr_3, align 1" [stereo_2020/disparity_map.cpp:220]   --->   Operation 930 'load' 'dMap_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 110592> <RAM>
ST_38 : Operation 931 [1/1] (0.00ns)   --->   "%p_Result_20 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %dMap_V_load_3, i8 %dMap_V_load_2, i8 %dMap_V_load_1, i8 %dMap_V_load)" [stereo_2020/disparity_map.cpp:220]   --->   Operation 931 'bitconcatenate' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 932 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %OUTPUT_data_V, i1* %OUTPUT_user_V, i1* %OUTPUT_last_V, i32 %p_Result_20, i1 %tmp_21, i1 %tmp_22)" [stereo_2020/disparity_map.cpp:220]   --->   Operation 932 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 39 <SV = 16> <Delay = 0.00>
ST_39 : Operation 933 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)" [stereo_2020/disparity_map.cpp:214]   --->   Operation 933 'specregionbegin' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 934 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:215]   --->   Operation 934 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 935 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P.i1P(i32* %OUTPUT_data_V, i1* %OUTPUT_user_V, i1* %OUTPUT_last_V, i32 %p_Result_20, i1 %tmp_21, i1 %tmp_22)" [stereo_2020/disparity_map.cpp:220]   --->   Operation 935 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_39 : Operation 936 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_10)" [stereo_2020/disparity_map.cpp:225]   --->   Operation 936 'specregionend' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 937 [1/1] (0.00ns)   --->   "br label %.preheader" [stereo_2020/disparity_map.cpp:214]   --->   Operation 937 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 14> <Delay = 0.00>
ST_40 : Operation 938 [1/1] (0.00ns)   --->   "ret void" [stereo_2020/disparity_map.cpp:226]   --->   Operation 938 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	wire read on port 'cols_V' [41]  (1 ns)

 <State 2>: 8.51ns
The critical path consists of the following:
	'mul' operation ('packets', stereo_2020/disparity_map.cpp:102) [81]  (8.51 ns)

 <State 3>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp', stereo_2020/disparity_map.cpp:105) [86]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 4>: 3.25ns
The critical path consists of the following:
	axis read on port 'INPUT_data_V' [92]  (0 ns)
	'store' operation (stereo_2020/disparity_map.cpp:108) of variable 'tmp_9', stereo_2020/disparity_map.cpp:108 on array 'leftImage.V', stereo_2020/disparity_map.cpp:98 [98]  (3.25 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('bound') [120]  (8.51 ns)

 <State 6>: 3.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten') [128]  (2.78 ns)
	blocking operation 0.978 ns on control path)

 <State 7>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[149] ('ret_V_mid2', stereo_2020/disparity_map.cpp:151) [143]  (3.36 ns)
	'add' operation of DSP[149] ('tmp_13', stereo_2020/disparity_map.cpp:151) [149]  (3.02 ns)
	'getelementptr' operation ('leftImage_V_addr_2', stereo_2020/disparity_map.cpp:151) [151]  (0 ns)
	'load' operation ('leftImage_V_load', stereo_2020/disparity_map.cpp:151) on array 'leftImage.V', stereo_2020/disparity_map.cpp:98 [152]  (3.25 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('leftImage_V_load', stereo_2020/disparity_map.cpp:151) on array 'leftImage.V', stereo_2020/disparity_map.cpp:98 [152]  (3.25 ns)
	'store' operation (stereo_2020/disparity_map.cpp:151) of variable 'leftImage_V_load', stereo_2020/disparity_map.cpp:151 on array 'pixel_values_left.V', stereo_2020/disparity_map.cpp:117 [154]  (3.25 ns)

 <State 9>: 6.42ns
The critical path consists of the following:
	'sub' operation ('tmp_36_i_i', stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:160) [193]  (1.92 ns)
	'select' operation ('agg_result_V_i_i', stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:160) [195]  (1.25 ns)
	'getelementptr' operation ('exponentials_V_addr', stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:160) [197]  (0 ns)
	'load' operation ('mu_right.V', stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:160) on array 'exponentials_V' [198]  (3.25 ns)

 <State 10>: 6.42ns
The critical path consists of the following:
	'sub' operation ('tmp_36_i_i1', stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:165) [207]  (1.92 ns)
	'select' operation ('agg_result_V_i_i1', stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:165) [209]  (1.25 ns)
	'getelementptr' operation ('exponentials_V_addr_1', stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:165) [211]  (0 ns)
	'load' operation ('mu_diagonal.V', stereo_2020/disparity_map.cpp:23->stereo_2020/disparity_map.cpp:165) on array 'exponentials_V' [212]  (3.25 ns)

 <State 11>: 7.07ns
The critical path consists of the following:
	'load' operation ('mu_right_V_2_load') on local variable 'mu_right.V' [133]  (0 ns)
	'select' operation ('mu_right.V', stereo_2020/disparity_map.cpp:159) [199]  (0.687 ns)
	'mul' operation of DSP[233] ('cost_d_right_V', stereo_2020/disparity_map.cpp:182) [233]  (6.38 ns)

 <State 12>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[240] ('cost_d_diagonal_V', stereo_2020/disparity_map.cpp:191) [240]  (6.38 ns)

 <State 13>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[318] ('cost_d_diagonal_V_2', stereo_2020/disparity_map.cpp:191) [318]  (6.38 ns)

 <State 14>: 8.23ns
The critical path consists of the following:
	'load' operation ('pixel_values_right_V_29', stereo_2020/disparity_map.cpp:155) on static variable 'pixel_values_right_V' [182]  (0 ns)
	'sub' operation ('tmp_i_i3_12', stereo_2020/disparity_map.cpp:9->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178) [261]  (1.92 ns)
	'select' operation ('agg_result_V_i_i3', stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178) [262]  (0 ns)
	'add' operation ('cost_d_actual_V_1_1', stereo_2020/disparity_map.cpp:184) [272]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_1', stereo_2020/disparity_map.cpp:193) [279]  (1.82 ns)
	'icmp' operation ('tmp_50_1', stereo_2020/disparity_map.cpp:195) [281]  (1.88 ns)
	'select' operation ('cost_d_actual_V_2_1_1', stereo_2020/disparity_map.cpp:195) [282]  (0.692 ns)

 <State 15>: 8.37ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_0943_4_1', stereo_2020/disparity_map.cpp:159) with incoming values : ('p_Val2_5', stereo_2020/disparity_map.cpp:159) ('p_Val2_5_1', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_2', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_3', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_4', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_5', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_6', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_7', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_8', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_9', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_s', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_10', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_11', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_12', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_13', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_14', stereo_2020/disparity_map.cpp:181) [286]  (1.77 ns)
	'phi' operation ('p_0943_4_1', stereo_2020/disparity_map.cpp:159) with incoming values : ('p_Val2_5', stereo_2020/disparity_map.cpp:159) ('p_Val2_5_1', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_2', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_3', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_4', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_5', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_6', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_7', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_8', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_9', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_s', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_10', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_11', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_12', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_13', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_14', stereo_2020/disparity_map.cpp:181) [286]  (0 ns)
	'select' operation ('p_Val2_5_2', stereo_2020/disparity_map.cpp:181) [312]  (0.978 ns)
	'add' operation ('cost_d_actual_V_1_2', stereo_2020/disparity_map.cpp:184) [315]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_2', stereo_2020/disparity_map.cpp:193) [322]  (1.82 ns)
	'icmp' operation ('tmp_50_2', stereo_2020/disparity_map.cpp:195) [324]  (1.88 ns)

 <State 16>: 7.27ns
The critical path consists of the following:
	'add' operation ('tmp_44_3', stereo_2020/disparity_map.cpp:181) [348]  (2.55 ns)
	'xor' operation ('rev1', stereo_2020/disparity_map.cpp:181) [350]  (0 ns)
	'and' operation ('or_cond2', stereo_2020/disparity_map.cpp:181) [351]  (0 ns)
	'select' operation ('p_Val2_5_3', stereo_2020/disparity_map.cpp:181) [355]  (0.978 ns)
	'add' operation ('cost_d_actual_V_1_3', stereo_2020/disparity_map.cpp:184) [358]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_3', stereo_2020/disparity_map.cpp:193) [365]  (1.82 ns)

 <State 17>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[491] ('cost_d_diagonal_V_6', stereo_2020/disparity_map.cpp:191) [491]  (6.38 ns)

 <State 18>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[534] ('cost_d_diagonal_V_7', stereo_2020/disparity_map.cpp:191) [534]  (6.38 ns)

 <State 19>: 6.6ns
The critical path consists of the following:
	'select' operation ('agg_result_V_i_i7', stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178) [433]  (0 ns)
	'add' operation ('cost_d_actual_V_1_5', stereo_2020/disparity_map.cpp:184) [445]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_5', stereo_2020/disparity_map.cpp:193) [452]  (1.82 ns)
	'icmp' operation ('tmp_50_5', stereo_2020/disparity_map.cpp:195) [454]  (1.88 ns)
	'select' operation ('p_01181_2_4_20', stereo_2020/disparity_map.cpp:195) [456]  (0.98 ns)

 <State 20>: 8.51ns
The critical path consists of the following:
	'load' operation ('pixel_values_right_V_24', stereo_2020/disparity_map.cpp:155) on static variable 'pixel_values_right_V_5' [172]  (0 ns)
	'sub' operation ('tmp_36_i_i8', stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178) [474]  (1.92 ns)
	'select' operation ('agg_result_V_i_i8', stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178) [476]  (0 ns)
	'add' operation ('cost_d_actual_V_1_6', stereo_2020/disparity_map.cpp:184) [488]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_6', stereo_2020/disparity_map.cpp:193) [495]  (1.82 ns)
	'icmp' operation ('tmp_50_6', stereo_2020/disparity_map.cpp:195) [497]  (1.88 ns)
	'select' operation ('p_01181_2_5_22', stereo_2020/disparity_map.cpp:195) [499]  (0.98 ns)

 <State 21>: 8.37ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_0943_4_6', stereo_2020/disparity_map.cpp:159) with incoming values : ('p_Val2_5', stereo_2020/disparity_map.cpp:159) ('p_Val2_5_1', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_2', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_3', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_4', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_5', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_6', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_7', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_8', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_9', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_s', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_10', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_11', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_12', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_13', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_14', stereo_2020/disparity_map.cpp:181) [503]  (1.77 ns)
	'phi' operation ('p_0943_4_6', stereo_2020/disparity_map.cpp:159) with incoming values : ('p_Val2_5', stereo_2020/disparity_map.cpp:159) ('p_Val2_5_1', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_2', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_3', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_4', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_5', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_6', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_7', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_8', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_9', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_s', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_10', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_11', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_12', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_13', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_14', stereo_2020/disparity_map.cpp:181) [503]  (0 ns)
	'select' operation ('p_Val2_5_7', stereo_2020/disparity_map.cpp:181) [528]  (0.978 ns)
	'add' operation ('cost_d_actual_V_1_7', stereo_2020/disparity_map.cpp:184) [531]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_7', stereo_2020/disparity_map.cpp:193) [538]  (1.82 ns)
	'icmp' operation ('tmp_50_7', stereo_2020/disparity_map.cpp:195) [540]  (1.88 ns)

 <State 22>: 7.27ns
The critical path consists of the following:
	'add' operation ('tmp_44_8', stereo_2020/disparity_map.cpp:181) [565]  (2.55 ns)
	'xor' operation ('rev6', stereo_2020/disparity_map.cpp:181) [567]  (0 ns)
	'and' operation ('or_cond7', stereo_2020/disparity_map.cpp:181) [568]  (0 ns)
	'select' operation ('p_Val2_5_8', stereo_2020/disparity_map.cpp:181) [572]  (0.978 ns)
	'add' operation ('cost_d_actual_V_1_8', stereo_2020/disparity_map.cpp:184) [575]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_8', stereo_2020/disparity_map.cpp:193) [582]  (1.82 ns)

 <State 23>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[750] ('cost_d_diagonal_V_11', stereo_2020/disparity_map.cpp:191) [750]  (6.38 ns)

 <State 24>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[793] ('cost_d_diagonal_V_12', stereo_2020/disparity_map.cpp:191) [793]  (6.38 ns)

 <State 25>: 6.64ns
The critical path consists of the following:
	'select' operation ('agg_result_V_i_i12', stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178) [649]  (0 ns)
	'add' operation ('cost_d_actual_V_1_s', stereo_2020/disparity_map.cpp:184) [661]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_s', stereo_2020/disparity_map.cpp:193) [668]  (1.82 ns)
	'icmp' operation ('tmp_50_s', stereo_2020/disparity_map.cpp:195) [670]  (1.88 ns)
	'select' operation ('p_01181_2_9_32', stereo_2020/disparity_map.cpp:195) [672]  (1.02 ns)

 <State 26>: 8.56ns
The critical path consists of the following:
	'load' operation ('pixel_values_right_V_19', stereo_2020/disparity_map.cpp:155) on static variable 'pixel_values_right_V_10' [162]  (0 ns)
	'sub' operation ('tmp_36_i_i13', stereo_2020/disparity_map.cpp:7->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178) [690]  (1.92 ns)
	'select' operation ('agg_result_V_i_i13', stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178) [692]  (0 ns)
	'add' operation ('cost_d_actual_V_1_10', stereo_2020/disparity_map.cpp:184) [704]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_10', stereo_2020/disparity_map.cpp:193) [711]  (1.82 ns)
	'icmp' operation ('tmp_50_10', stereo_2020/disparity_map.cpp:195) [713]  (1.88 ns)
	'select' operation ('p_01181_2_1_34', stereo_2020/disparity_map.cpp:195) [715]  (1.02 ns)

 <State 27>: 8.37ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_0943_4_10', stereo_2020/disparity_map.cpp:159) with incoming values : ('p_Val2_5', stereo_2020/disparity_map.cpp:159) ('p_Val2_5_1', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_2', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_3', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_4', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_5', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_6', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_7', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_8', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_9', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_s', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_10', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_11', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_12', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_13', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_14', stereo_2020/disparity_map.cpp:181) [719]  (1.77 ns)
	'phi' operation ('p_0943_4_10', stereo_2020/disparity_map.cpp:159) with incoming values : ('p_Val2_5', stereo_2020/disparity_map.cpp:159) ('p_Val2_5_1', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_2', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_3', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_4', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_5', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_6', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_7', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_8', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_9', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_s', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_10', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_11', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_12', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_13', stereo_2020/disparity_map.cpp:181) ('p_Val2_5_14', stereo_2020/disparity_map.cpp:181) [719]  (0 ns)
	'select' operation ('p_Val2_5_11', stereo_2020/disparity_map.cpp:181) [744]  (0.978 ns)
	'add' operation ('cost_d_actual_V_1_11', stereo_2020/disparity_map.cpp:184) [747]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_11', stereo_2020/disparity_map.cpp:193) [754]  (1.82 ns)
	'icmp' operation ('tmp_50_11', stereo_2020/disparity_map.cpp:195) [756]  (1.88 ns)

 <State 28>: 7.27ns
The critical path consists of the following:
	'add' operation ('tmp_44_12', stereo_2020/disparity_map.cpp:181) [780]  (2.55 ns)
	'xor' operation ('rev11', stereo_2020/disparity_map.cpp:181) [782]  (0 ns)
	'and' operation ('or_cond11', stereo_2020/disparity_map.cpp:181) [783]  (0 ns)
	'select' operation ('p_Val2_5_12', stereo_2020/disparity_map.cpp:181) [787]  (0.978 ns)
	'add' operation ('cost_d_actual_V_1_12', stereo_2020/disparity_map.cpp:184) [790]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_12', stereo_2020/disparity_map.cpp:193) [797]  (1.82 ns)

 <State 29>: 5.45ns
The critical path consists of the following:
	'add' operation ('tmp_44_13', stereo_2020/disparity_map.cpp:181) [823]  (2.55 ns)
	'xor' operation ('rev12', stereo_2020/disparity_map.cpp:181) [825]  (0 ns)
	'and' operation ('or_cond12', stereo_2020/disparity_map.cpp:181) [826]  (0 ns)
	'select' operation ('p_Val2_5_13', stereo_2020/disparity_map.cpp:181) [830]  (0.978 ns)
	'add' operation ('cost_d_actual_V_1_13', stereo_2020/disparity_map.cpp:184) [833]  (1.92 ns)

 <State 30>: 5.48ns
The critical path consists of the following:
	'phi' operation ('p_01027_4_12', stereo_2020/disparity_map.cpp:164) with incoming values : ('p_Val2_6', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_1', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_2', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_3', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_4', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_5', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_6', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_7', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_8', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_9', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_s', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_10', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_11', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_12', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_13', stereo_2020/disparity_map.cpp:164) ('p_Val2_6_14', stereo_2020/disparity_map.cpp:164) [804]  (0 ns)
	'select' operation ('p_Val2_6_13', stereo_2020/disparity_map.cpp:164) [837]  (0.756 ns)
	'add' operation ('cost_d_actual_V_2_13', stereo_2020/disparity_map.cpp:193) [840]  (1.82 ns)
	'icmp' operation ('tmp_50_13', stereo_2020/disparity_map.cpp:195) [842]  (1.88 ns)
	'select' operation ('p_01181_2_10_40', stereo_2020/disparity_map.cpp:195) [844]  (1.02 ns)

 <State 31>: 6.64ns
The critical path consists of the following:
	'select' operation ('agg_result_V_i_i17', stereo_2020/disparity_map.cpp:6->stereo_2020/disparity_map.cpp:16->stereo_2020/disparity_map.cpp:178) [864]  (0 ns)
	'add' operation ('cost_d_actual_V_1_14', stereo_2020/disparity_map.cpp:184) [876]  (1.92 ns)
	'add' operation ('cost_d_actual_V_2_14', stereo_2020/disparity_map.cpp:193) [883]  (1.82 ns)
	'icmp' operation ('tmp_50_14', stereo_2020/disparity_map.cpp:195) [885]  (1.88 ns)
	'select' operation ('p_01181_2_s_43', stereo_2020/disparity_map.cpp:195) [886]  (1.02 ns)

 <State 32>: 8.46ns
The critical path consists of the following:
	'phi' operation ('p_01181_2_14', stereo_2020/disparity_map.cpp:203) with incoming values : ('p_01181_2_7_cast', stereo_2020/disparity_map.cpp:203) ('p_01181_2_7_cast_26', stereo_2020/disparity_map.cpp:195) ('p_01181_2_8_28', stereo_2020/disparity_map.cpp:195) ('p_01181_2_9_32', stereo_2020/disparity_map.cpp:195) ('p_01181_2_1_34', stereo_2020/disparity_map.cpp:195) ('p_01181_2_3_36', stereo_2020/disparity_map.cpp:195) ('p_01181_2_7_38', stereo_2020/disparity_map.cpp:195) ('p_01181_2_10_40', stereo_2020/disparity_map.cpp:195) ('p_01181_2_s_43', stereo_2020/disparity_map.cpp:195) [891]  (0 ns)
	'sub' operation ('ret.V', stereo_2020/disparity_map.cpp:206) [898]  (1.55 ns)
	'mul' operation ('mul', stereo_2020/disparity_map.cpp:206) [901]  (6.91 ns)

 <State 33>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul', stereo_2020/disparity_map.cpp:206) [901]  (6.91 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dMap_V_addr_4', stereo_2020/disparity_map.cpp:206) [903]  (0 ns)
	'store' operation (stereo_2020/disparity_map.cpp:206) of variable 'p_6', stereo_2020/disparity_map.cpp:206 on array 'dMap.V', stereo_2020/disparity_map.cpp:95 [904]  (3.25 ns)

 <State 35>: 8.32ns
The critical path consists of the following:
	'sub' operation ('p_neg', stereo_2020/disparity_map.cpp:214) [909]  (2.55 ns)
	'sub' operation ('p_neg_t', stereo_2020/disparity_map.cpp:214) [912]  (2.52 ns)
	'select' operation ('tmp_s', stereo_2020/disparity_map.cpp:214) [915]  (0.698 ns)
	'add' operation ('tmp_5', stereo_2020/disparity_map.cpp:223) [916]  (2.55 ns)

 <State 36>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_8', stereo_2020/disparity_map.cpp:214) [921]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 37>: 3.25ns
The critical path consists of the following:
	'load' operation ('dMap_V_load', stereo_2020/disparity_map.cpp:217) on array 'dMap.V', stereo_2020/disparity_map.cpp:95 [931]  (3.25 ns)

 <State 38>: 3.25ns
The critical path consists of the following:
	'load' operation ('dMap_V_load_2', stereo_2020/disparity_map.cpp:219) on array 'dMap.V', stereo_2020/disparity_map.cpp:95 [939]  (3.25 ns)

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
