Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Test_Ise/lab10/ALU_tb_isim_beh.exe -prj D:/Test_Ise/lab10/ALU_tb_beh.prj work.ALU_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Test_Ise/lab10/full_adder_vhdl_code.vhd" into library work
Parsing VHDL file "D:/Test_Ise/lab10/Zero.vhd" into library work
Parsing VHDL file "D:/Test_Ise/lab10/Shift_left.vhd" into library work
Parsing VHDL file "D:/Test_Ise/lab10/ShiftRight.vhd" into library work
Parsing VHDL file "D:/Test_Ise/lab10/OR_operand.vhd" into library work
Parsing VHDL file "D:/Test_Ise/lab10/And_Bits.vhd" into library work
Parsing VHDL file "D:/Test_Ise/lab10/Adder_8bits.vhd" into library work
Parsing VHDL file "D:/Test_Ise/lab10/ALU.vhd" into library work
Parsing VHDL file "D:/Test_Ise/lab10/ALU_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity full_adder_vhdl_code [full_adder_vhdl_code_default]
Compiling architecture behavioral of entity Adder_8bits [adder_8bits_default]
Compiling architecture behavioral of entity Shift_left [shift_left_default]
Compiling architecture behavioral of entity ShiftRight [shiftright_default]
Compiling architecture behavioral of entity And_Bits [and_bits_default]
Compiling architecture behavioral of entity OR_operand [or_operand_default]
Compiling architecture behavioral of entity Zero [zero_default]
Compiling architecture behavioral of entity ALU [\ALU(8)\]
Compiling architecture behavior of entity alu_tb
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 20 VHDL Units
Built simulation executable D:/Test_Ise/lab10/ALU_tb_isim_beh.exe
Fuse Memory Usage: 36400 KB
Fuse CPU Usage: 1062 ms
