Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.13\AddSub\fullAdder.vhd" into library work
Parsing entity <fullAdder>.
Parsing architecture <dataFlow> of entity <fulladder>.
Parsing VHDL file "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.13\AddSub\shift.vhd" into library work
Parsing entity <shift>.
Parsing architecture <dataFlow> of entity <shift>.
Parsing VHDL file "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.13\AddSub\ALCell.vhd" into library work
Parsing entity <ALCell>.
Parsing architecture <dataFlow> of entity <alcell>.
Parsing VHDL file "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.13\AddSub\CU.vhd" into library work
Parsing entity <CU>.
Parsing architecture <Behavioral> of entity <cu>.
Parsing VHDL file "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.13\AddSub\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <RTL> of entity <alu>.
Parsing VHDL file "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.13\AddSub\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <Behavioral>) from library <work>.

Elaborating entity <CU> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <RTL>) from library <work>.

Elaborating entity <ALCell> (architecture <dataFlow>) from library <work>.

Elaborating entity <fullAdder> (architecture <dataFlow>) from library <work>.

Elaborating entity <shift> (architecture <dataFlow>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.13\AddSub\top.vhd".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <CU>.
    Related source file is "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.13\AddSub\CU.vhd".
    Found 3-bit register for signal <stateCurrent>.
    Found 8x3-bit Read Only RAM for signal <_n0135>
WARNING:Xst:737 - Found 1-bit latch for signal <stateNext<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stateNext<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <stateNext<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <soA<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <soA<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <soA<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <soA<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <soA<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <soB<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <soB<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <soB<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <soB<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <soB<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <soOper<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <soOper<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   3 D-type flip-flop(s).
	inferred  15 Latch(s).
	inferred  22 Multiplexer(s).
Unit <CU> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.13\AddSub\ALU.vhd".
    Found 4x1-bit Read Only RAM for signal <carry0>
    Summary:
	inferred   1 RAM(s).
Unit <ALU> synthesized.

Synthesizing Unit <ALCell>.
    Related source file is "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.13\AddSub\ALCell.vhd".
    Summary:
	inferred  15 Multiplexer(s).
Unit <ALCell> synthesized.

Synthesizing Unit <fullAdder>.
    Related source file is "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.13\AddSub\fullAdder.vhd".
    Summary:
Unit <fullAdder> synthesized.

Synthesizing Unit <shift>.
    Related source file is "D:\LPRS1_git\LPRS1\zbirka\08projektovanje_procesora\8.13\AddSub\shift.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <oH> created at line 42.
    Summary:
	inferred   1 Multiplexer(s).
Unit <shift> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port Read Only RAM                     : 1
 8x3-bit single-port Read Only RAM                     : 1
# Registers                                            : 1
 3-bit register                                        : 1
# Latches                                              : 15
 1-bit latch                                           : 15
# Multiplexers                                         : 83
 1-bit 2-to-1 multiplexer                              : 82
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 10
 1-bit xor2                                            : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ALU>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_carry0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <iSel<1:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <carry0>        |          |
    -----------------------------------------------------------------------
Unit <ALU> synthesized (advanced).

Synthesizing (advanced) Unit <CU>.
INFO:Xst:3231 - The small RAM <Mram__n0135> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <stateCurrent>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CU> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port distributed Read Only RAM         : 1
 8x3-bit single-port distributed Read Only RAM         : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Multiplexers                                         : 79
 1-bit 2-to-1 multiplexer                              : 78
 4-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 10
 1-bit xor2                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <CU> ...
WARNING:Xst:1294 - Latch <stateNext_1> is equivalent to a wire in block <CU>.
WARNING:Xst:1294 - Latch <stateNext_0> is equivalent to a wire in block <CU>.
WARNING:Xst:1294 - Latch <stateNext_2> is equivalent to a wire in block <CU>.
WARNING:Xst:2677 - Node <Inst_CU/soB_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Inst_CU/soA_4> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3
 Flip-Flops                                            : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 18
#      LUT2                        : 3
#      LUT3                        : 2
#      LUT4                        : 3
#      LUT5                        : 1
#      LUT6                        : 9
# FlipFlops/Latches                : 13
#      FD                          : 3
#      LD                          : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 12
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:               5  out of  54576     0%  
 Number of Slice LUTs:                   18  out of  27288     0%  
    Number used as Logic:                18  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     18
   Number with an unused Flip Flop:      13  out of     18    72%  
   Number with an unused LUT:             0  out of     18     0%  
   Number of fully used LUT-FF pairs:     5  out of     18    27%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    358     5%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+--------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)    | Load  |
-------------------------------------------------------------------------------------+--------------------------+-------+
Inst_CU/stateCurrent[2]_PWR_8_o_Mux_22_o(Inst_CU/stateCurrent[2]_PWR_8_o_Mux_22_o1:O)| NONE(*)(Inst_CU/soB_0)   | 8     |
Inst_CU/Mram__n01351(Inst_CU/Mram__n0135111:O)                                       | NONE(*)(Inst_CU/soOper_0)| 2     |
iCLK                                                                                 | BUFGP                    | 3     |
-------------------------------------------------------------------------------------+--------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.938ns (Maximum Frequency: 515.996MHz)
   Minimum input arrival time before clock: 3.921ns
   Maximum output required time after clock: 6.972ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'iCLK'
  Clock period: 1.938ns (frequency: 515.996MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               1.938ns (Levels of Logic = 1)
  Source:            Inst_CU/stateCurrent_2 (FF)
  Destination:       Inst_CU/stateCurrent_2 (FF)
  Source Clock:      iCLK rising
  Destination Clock: iCLK rising

  Data Path: Inst_CU/stateCurrent_2 to Inst_CU/stateCurrent_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.525   1.104  Inst_CU/stateCurrent_2 (Inst_CU/stateCurrent_2)
     LUT6:I3->O            1   0.235   0.000  Inst_CU/stateNext<2>1 (Inst_CU/stateNext<2>)
     FD:D                      0.074          Inst_CU/stateCurrent_2
    ----------------------------------------
    Total                      1.938ns (0.834ns logic, 1.104ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_CU/stateCurrent[2]_PWR_8_o_Mux_22_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.045ns (Levels of Logic = 1)
  Source:            iB<0> (PAD)
  Destination:       Inst_CU/soB_0 (LATCH)
  Destination Clock: Inst_CU/stateCurrent[2]_PWR_8_o_Mux_22_o falling

  Data Path: iB<0> to Inst_CU/soB_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  iB_0_IBUF (iB_0_IBUF)
     LD:D                      0.036          Inst_CU/soB_0
    ----------------------------------------
    Total                      2.045ns (1.364ns logic, 0.681ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iCLK'
  Total number of paths / destination ports: 10 / 3
-------------------------------------------------------------------------
Offset:              3.921ns (Levels of Logic = 3)
  Source:            iB<4> (PAD)
  Destination:       Inst_CU/stateCurrent_1 (FF)
  Destination Clock: iCLK rising

  Data Path: iB<4> to Inst_CU/stateCurrent_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.834  iB_4_IBUF (iB_4_IBUF)
     LUT2:I0->O            2   0.250   1.181  Inst_CU/stateNext<0>_SW0 (N8)
     LUT6:I0->O            1   0.254   0.000  Inst_CU/stateNext<0> (Inst_CU/stateNext<0>)
     FD:D                      0.074          Inst_CU/stateCurrent_0
    ----------------------------------------
    Total                      3.921ns (1.906ns logic, 2.015ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_CU/Mram__n01351'
  Total number of paths / destination ports: 10 / 5
-------------------------------------------------------------------------
Offset:              5.808ns (Levels of Logic = 2)
  Source:            Inst_CU/soOper_2 (LATCH)
  Destination:       oH<4> (PAD)
  Source Clock:      Inst_CU/Mram__n01351 falling

  Data Path: Inst_CU/soOper_2 to oH<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.581   1.296  Inst_CU/soOper_2 (Inst_CU/soOper_2)
     LUT6:I0->O            3   0.254   0.765  oH<4> (oH_4_OBUF)
     OBUF:I->O                 2.912          oH_4_OBUF (oH<4>)
    ----------------------------------------
    Total                      5.808ns (3.747ns logic, 2.061ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_CU/stateCurrent[2]_PWR_8_o_Mux_22_o'
  Total number of paths / destination ports: 44 / 5
-------------------------------------------------------------------------
Offset:              6.972ns (Levels of Logic = 3)
  Source:            Inst_CU/soB_1 (LATCH)
  Destination:       oH<4> (PAD)
  Source Clock:      Inst_CU/stateCurrent[2]_PWR_8_o_Mux_22_o falling

  Data Path: Inst_CU/soB_1 to oH<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.581   1.271  Inst_CU/soB_1 (Inst_CU/soB_1)
     LUT6:I1->O            2   0.254   0.954  Inst_ALU/soFnc<3>71 (Inst_ALU/soFnc<3>_bdd13)
     LUT6:I3->O            3   0.235   0.765  oH<4> (oH_4_OBUF)
     OBUF:I->O                 2.912          oH_4_OBUF (oH<4>)
    ----------------------------------------
    Total                      6.972ns (3.982ns logic, 2.990ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Inst_CU/Mram__n01351
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |         |         |    1.934|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock iCLK
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
Inst_CU/Mram__n01351                    |         |    3.655|         |         |
Inst_CU/stateCurrent[2]_PWR_8_o_Mux_22_o|         |    4.819|         |         |
iCLK                                    |    1.938|         |         |         |
----------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.21 secs
 
--> 

Total memory usage is 259184 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    3 (   0 filtered)

