# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../clock_gen.srcs/sources_1/new/clock.vhd" \
"../../../../clock_gen.srcs/sources_1/new/top_level.vhd" \

# Do not sort compile order
nosort
