Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,41
design__inferred_latch__count,0
design__instance__count,4565
design__instance__area,59811.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.001218036632053554
power__switching__total,0.00046558567555621266
power__leakage__total,0.0000046048926378716715
power__total,0.0016882272902876139
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.3506442735416415
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.35632217629476154
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10060336182202703
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.798384270182106
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.100603
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,14.798385
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.4944109706025147
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.5097816757462559
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5853859784823229
timing__setup__ws__corner:nom_slow_1p08V_125C,7.87179499420408
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.585386
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,7.871795
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.4057121697877442
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.4147568239582583
timing__hold__ws__corner:nom_typ_1p20V_25C,0.27889297216593084
timing__setup__ws__corner:nom_typ_1p20V_25C,12.237775583730302
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.278893
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,12.237776
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.3506442735416415
clock__skew__worst_setup,0.35632217629476154
timing__hold__ws,0.10060336182202703
timing__setup__ws,7.87179499420408
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.100603
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.871795
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,4565
design__instance__area__stdcell,59811.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.472129
design__instance__utilization__stdcell,0.472129
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,3
design__instance__area__class:buffer,23.5872
design__instance__count__class:inverter,198
design__instance__area__class:inverter,1137.63
design__instance__count__class:sequential_cell,293
design__instance__area__class:sequential_cell,13822.1
design__instance__count__class:multi_input_combinational_cell,3291
design__instance__area__class:multi_input_combinational_cell,34243.2
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,688
design__instance__area__class:timing_repair_buffer,9803.2
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,100846
design__violations,0
design__instance__count__class:clock_buffer,57
design__instance__area__class:clock_buffer,517.104
design__instance__count__class:clock_inverter,35
design__instance__area__class:clock_inverter,264.902
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,429
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,4841
route__net__special,2
route__drc_errors__iter:0,2947
route__wirelength__iter:0,111909
route__drc_errors__iter:1,1380
route__wirelength__iter:1,110813
route__drc_errors__iter:2,1483
route__wirelength__iter:2,110466
route__drc_errors__iter:3,233
route__wirelength__iter:3,109794
route__drc_errors__iter:4,38
route__wirelength__iter:4,109738
route__drc_errors__iter:5,12
route__wirelength__iter:5,109714
route__drc_errors__iter:6,4
route__wirelength__iter:6,109706
route__drc_errors__iter:7,0
route__wirelength__iter:7,109700
route__drc_errors,0
route__wirelength,109700
route__vias,28439
route__vias__singlecut,28439
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,680.05
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,244
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,244
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,244
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,244
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000281982
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000342451
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000410671
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000342451
design_powergrid__voltage__worst,0.0000342451
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000342451
design_powergrid__drop__worst__net:VPWR,0.0000281982
design_powergrid__voltage__worst__net:VGND,0.0000342451
design_powergrid__drop__worst__net:VGND,0.0000342451
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000045399999999999997310289566454510890025630942545831203460693359375
ir__drop__worst,0.0000282000000000000010532373584393184273721999488770961761474609375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
