-   Index
-   May 2019



VGETEXPSS — CONVERT EXPONENTS OF SCALAR SP FP VALUES TO SP FP VALUE


  Opcode/Instruction                                                      Op/En   64/32 bit Mode Support   CPUID Feature Flag   Description
  ----------------------------------------------------------------------- ------- ------------------------ -------------------- ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  EVEX.LIG.66.0F38.W0 43 /r VGETEXPSS xmm1 {k1}{z}, xmm2, xmm3/m32{sae}   A       V/V                      AVX512F              Convert the biased exponent (bits 30:23) of the low single-precision floating-point value in xmm3/m32 to a SP FP value representing unbiased integer exponent. Stores the result to xmm1 under the writemask k1 and merge with the other elements of xmm2.


Instruction Operand Encoding ¶

  ------- --------------- --------------- --------------- --------------- -----------
  Op/En   Tuple Type      Operand 1       Operand 2       Operand 3       Operand 4
  A       Tuple1 Scalar   ModRM:reg (w)   EVEX.vvvv (r)   ModRM:r/m (r)   NA
  ------- --------------- --------------- --------------- --------------- -----------

Description ¶

Extracts the biased exponent from the normalized SP FP representation of
the low doubleword data element of the source operand (the third
operand) as unbiased signed integer value, or convert the denormal
representation of input data to unbiased negative integer values. The
integer value of the unbiased exponent is converted to single-precision
FP value and written to the destination operand (the first operand) as
SP FP numbers. Bits (127:32) of the XMM register destination are copied
from corresponding bits in the first source operand.

The destination must be a XMM register, the source operand can be a XMM
register or a float32 memory location. The the low doubleword element of
the destination operand is conditionally updated with writemask k1.

Each GETEXP operation converts the exponent value into a FP number
(permitting input value in denormal representation). Special cases of
input values are listed in Table 5-15.

The formula is:

GETEXP(x) = floor(log₂(|x|))

Notation FLOOR(X) stands for maximal integer not exceeding real number
x.

Software usage of VGETEXPxx and VGETMANTxx instructions generally
involve a combination of GETEXP operation and GETMANT operation (see
VGETMANTPD). Thus VGETEXPxx instruction do not require software to
handle SIMD FP exceptions.

Operation ¶

    // NormalizeExpTinySPFP(SRC[31:0]) is defined in the Operation section of VGETEXPPS
    // ConvertExpSPFP(SRC[31:0]) is defined in the Operation section of VGETEXPPS

VGETEXPSS (EVEX encoded version) ¶

    IF k1[0] OR *no writemask*
        THEN DEST[31:0]←
                ConvertExpDPFP(SRC2[31:0])
        ELSE
            IF *merging-masking*
                        ; merging-masking
                THEN *DEST[31:0] remains unchanged*
                ELSE
                        ; zeroing-masking
                    DEST[31:0]← 0
                FI
        FI;
    ENDFOR
    DEST[127:32] ← SRC1[127:32]
    DEST[MAXVL-1:128] ← 0

Intel C/C++ Compiler Intrinsic Equivalent ¶

    VGETEXPSS __m128 _mm_getexp_ss( __m128 a, __m128 b);

    VGETEXPSS __m128 _mm_mask_getexp_ss(__m128 s, __mmask8 k, __m128 a, __m128 b);

    VGETEXPSS __m128 _mm_maskz_getexp_ss( __mmask8 k, __m128 a, __m128 b);

    VGETEXPSS __m128 _mm_getexp_round_ss( __m128 a, __m128 b, int sae);

    VGETEXPSS __m128 _mm_mask_getexp_round_ss(__m128 s, __mmask8 k, __m128 a, __m128 b, int sae);

    VGETEXPSS __m128 _mm_maskz_getexp_round_ss( __mmask8 k, __m128 a, __m128 b, int sae);

SIMD Floating-Point Exceptions ¶

Invalid, Denormal

Other Exceptions ¶

See Exceptions Type E3.

This UNOFFICIAL, mechanically-separated, non-verified reference is
provided for convenience, but it may be incomplete or b_(r)oke_(n) in
various obvious or non-obvious ways. Refer to Intel® 64 and IA-32
Architectures Software Developer’s Manual for anything serious.
