#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d0f400 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d04b60 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1cd0a00 .functor NOT 1, L_0x1d49c80, C4<0>, C4<0>, C4<0>;
L_0x1d49b00 .functor XOR 8, L_0x1d49610, L_0x1d49a60, C4<00000000>, C4<00000000>;
L_0x1d49c10 .functor XOR 8, L_0x1d49b00, L_0x1d49b70, C4<00000000>, C4<00000000>;
L_0x7ff355b5e180 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d44820_0 .net "B3_next_dut", 0 0, L_0x7ff355b5e180;  1 drivers
v0x1d448e0_0 .net "B3_next_ref", 0 0, L_0x1d45eb0;  1 drivers
v0x1d44980_0 .net "Count_next_dut", 0 0, L_0x1d48da0;  1 drivers
v0x1d44a20_0 .net "Count_next_ref", 0 0, L_0x1d470e0;  1 drivers
v0x1d44ac0_0 .net "S1_next_dut", 0 0, L_0x1d48aa0;  1 drivers
v0x1d44bb0_0 .net "S1_next_ref", 0 0, L_0x1d46c60;  1 drivers
v0x1d44c80_0 .net "S_next_dut", 0 0, L_0x1d48510;  1 drivers
v0x1d44d50_0 .net "S_next_ref", 0 0, L_0x1d46a10;  1 drivers
v0x1d44e20_0 .net "Wait_next_dut", 0 0, L_0x1d49230;  1 drivers
v0x1d44ef0_0 .net "Wait_next_ref", 0 0, L_0x1d47670;  1 drivers
v0x1d44fc0_0 .net *"_ivl_10", 7 0, L_0x1d49b70;  1 drivers
v0x1d45060_0 .net *"_ivl_12", 7 0, L_0x1d49c10;  1 drivers
v0x1d45100_0 .net *"_ivl_2", 7 0, L_0x1d49570;  1 drivers
v0x1d451a0_0 .net *"_ivl_4", 7 0, L_0x1d49610;  1 drivers
v0x1d45240_0 .net *"_ivl_6", 7 0, L_0x1d49a60;  1 drivers
v0x1d452e0_0 .net *"_ivl_8", 7 0, L_0x1d49b00;  1 drivers
v0x1d453a0_0 .net "ack", 0 0, v0x1d41370_0;  1 drivers
v0x1d45440_0 .var "clk", 0 0;
L_0x7ff355b5e210 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d45510_0 .net "counting_dut", 0 0, L_0x7ff355b5e210;  1 drivers
v0x1d455e0_0 .net "counting_ref", 0 0, L_0x1d47960;  1 drivers
v0x1d456b0_0 .net "d", 0 0, v0x1d414d0_0;  1 drivers
v0x1d45750_0 .net "done_counting", 0 0, v0x1d41570_0;  1 drivers
L_0x7ff355b5e258 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d457f0_0 .net "done_dut", 0 0, L_0x7ff355b5e258;  1 drivers
v0x1d458c0_0 .net "done_ref", 0 0, L_0x1d47870;  1 drivers
L_0x7ff355b5e1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d45990_0 .net "shift_ena_dut", 0 0, L_0x7ff355b5e1c8;  1 drivers
v0x1d45a60_0 .net "shift_ena_ref", 0 0, L_0x1d47d70;  1 drivers
v0x1d45b30_0 .net "state", 9 0, v0x1d417d0_0;  1 drivers
v0x1d45bd0_0 .var/2u "stats1", 607 0;
v0x1d45c70_0 .var/2u "strobe", 0 0;
v0x1d45d10_0 .net "tb_match", 0 0, L_0x1d49c80;  1 drivers
v0x1d45de0_0 .net "tb_mismatch", 0 0, L_0x1cd0a00;  1 drivers
LS_0x1d49570_0_0 .concat [ 1 1 1 1], L_0x1d47d70, L_0x1d47960, L_0x1d47870, L_0x1d47670;
LS_0x1d49570_0_4 .concat [ 1 1 1 1], L_0x1d470e0, L_0x1d46c60, L_0x1d46a10, L_0x1d45eb0;
L_0x1d49570 .concat [ 4 4 0 0], LS_0x1d49570_0_0, LS_0x1d49570_0_4;
LS_0x1d49610_0_0 .concat [ 1 1 1 1], L_0x1d47d70, L_0x1d47960, L_0x1d47870, L_0x1d47670;
LS_0x1d49610_0_4 .concat [ 1 1 1 1], L_0x1d470e0, L_0x1d46c60, L_0x1d46a10, L_0x1d45eb0;
L_0x1d49610 .concat [ 4 4 0 0], LS_0x1d49610_0_0, LS_0x1d49610_0_4;
LS_0x1d49a60_0_0 .concat [ 1 1 1 1], L_0x7ff355b5e1c8, L_0x7ff355b5e210, L_0x7ff355b5e258, L_0x1d49230;
LS_0x1d49a60_0_4 .concat [ 1 1 1 1], L_0x1d48da0, L_0x1d48aa0, L_0x1d48510, L_0x7ff355b5e180;
L_0x1d49a60 .concat [ 4 4 0 0], LS_0x1d49a60_0_0, LS_0x1d49a60_0_4;
LS_0x1d49b70_0_0 .concat [ 1 1 1 1], L_0x1d47d70, L_0x1d47960, L_0x1d47870, L_0x1d47670;
LS_0x1d49b70_0_4 .concat [ 1 1 1 1], L_0x1d470e0, L_0x1d46c60, L_0x1d46a10, L_0x1d45eb0;
L_0x1d49b70 .concat [ 4 4 0 0], LS_0x1d49b70_0_0, LS_0x1d49b70_0_4;
L_0x1d49c80 .cmp/eeq 8, L_0x1d49570, L_0x1d49c10;
S_0x1d0baa0 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1d04b60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1ce17e0 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1ce1820 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1ce1860 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1ce18a0 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1ce18e0 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1ce1920 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1ce1960 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1ce19a0 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1ce19e0 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1ce1a20 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1ce8790 .functor NOT 1, v0x1d414d0_0, C4<0>, C4<0>, C4<0>;
L_0x1cdde10 .functor AND 1, L_0x1d45fa0, L_0x1ce8790, C4<1>, C4<1>;
L_0x1d109e0 .functor NOT 1, v0x1d414d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d10a50 .functor AND 1, L_0x1d46100, L_0x1d109e0, C4<1>, C4<1>;
L_0x1d462a0 .functor OR 1, L_0x1cdde10, L_0x1d10a50, C4<0>, C4<0>;
L_0x1d46480 .functor NOT 1, v0x1d414d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d46530 .functor AND 1, L_0x1d463b0, L_0x1d46480, C4<1>, C4<1>;
L_0x1d46640 .functor OR 1, L_0x1d462a0, L_0x1d46530, C4<0>, C4<0>;
L_0x1d46950 .functor AND 1, L_0x1d467a0, v0x1d41370_0, C4<1>, C4<1>;
L_0x1d46a10 .functor OR 1, L_0x1d46640, L_0x1d46950, C4<0>, C4<0>;
L_0x1d46c60 .functor AND 1, L_0x1d46b80, v0x1d414d0_0, C4<1>, C4<1>;
L_0x1d46eb0 .functor NOT 1, v0x1d41570_0, C4<0>, C4<0>, C4<0>;
L_0x1d47020 .functor AND 1, L_0x1d46dc0, L_0x1d46eb0, C4<1>, C4<1>;
L_0x1d470e0 .functor OR 1, L_0x1d46d20, L_0x1d47020, C4<0>, C4<0>;
L_0x1d46fb0 .functor AND 1, L_0x1d472c0, v0x1d41570_0, C4<1>, C4<1>;
L_0x1d474b0 .functor NOT 1, v0x1d41370_0, C4<0>, C4<0>, C4<0>;
L_0x1d475b0 .functor AND 1, L_0x1d473b0, L_0x1d474b0, C4<1>, C4<1>;
L_0x1d47670 .functor OR 1, L_0x1d46fb0, L_0x1d475b0, C4<0>, C4<0>;
v0x1d10b50_0 .net "B3_next", 0 0, L_0x1d45eb0;  alias, 1 drivers
v0x1ccf2c0_0 .net "Count_next", 0 0, L_0x1d470e0;  alias, 1 drivers
v0x1ccf3c0_0 .net "S1_next", 0 0, L_0x1d46c60;  alias, 1 drivers
v0x1cd0b50_0 .net "S_next", 0 0, L_0x1d46a10;  alias, 1 drivers
v0x1cd0bf0_0 .net "Wait_next", 0 0, L_0x1d47670;  alias, 1 drivers
v0x1cd0ee0_0 .net *"_ivl_10", 0 0, L_0x1d109e0;  1 drivers
v0x1d10bf0_0 .net *"_ivl_12", 0 0, L_0x1d10a50;  1 drivers
v0x1d3f760_0 .net *"_ivl_14", 0 0, L_0x1d462a0;  1 drivers
v0x1d3f840_0 .net *"_ivl_17", 0 0, L_0x1d463b0;  1 drivers
v0x1d3f920_0 .net *"_ivl_18", 0 0, L_0x1d46480;  1 drivers
v0x1d3fa00_0 .net *"_ivl_20", 0 0, L_0x1d46530;  1 drivers
v0x1d3fae0_0 .net *"_ivl_22", 0 0, L_0x1d46640;  1 drivers
v0x1d3fbc0_0 .net *"_ivl_25", 0 0, L_0x1d467a0;  1 drivers
v0x1d3fca0_0 .net *"_ivl_26", 0 0, L_0x1d46950;  1 drivers
v0x1d3fd80_0 .net *"_ivl_3", 0 0, L_0x1d45fa0;  1 drivers
v0x1d3fe60_0 .net *"_ivl_31", 0 0, L_0x1d46b80;  1 drivers
v0x1d3ff40_0 .net *"_ivl_35", 0 0, L_0x1d46d20;  1 drivers
v0x1d40020_0 .net *"_ivl_37", 0 0, L_0x1d46dc0;  1 drivers
v0x1d40100_0 .net *"_ivl_38", 0 0, L_0x1d46eb0;  1 drivers
v0x1d401e0_0 .net *"_ivl_4", 0 0, L_0x1ce8790;  1 drivers
v0x1d402c0_0 .net *"_ivl_40", 0 0, L_0x1d47020;  1 drivers
v0x1d403a0_0 .net *"_ivl_45", 0 0, L_0x1d472c0;  1 drivers
v0x1d40480_0 .net *"_ivl_46", 0 0, L_0x1d46fb0;  1 drivers
v0x1d40560_0 .net *"_ivl_49", 0 0, L_0x1d473b0;  1 drivers
v0x1d40640_0 .net *"_ivl_50", 0 0, L_0x1d474b0;  1 drivers
v0x1d40720_0 .net *"_ivl_52", 0 0, L_0x1d475b0;  1 drivers
v0x1d40800_0 .net *"_ivl_6", 0 0, L_0x1cdde10;  1 drivers
v0x1d408e0_0 .net *"_ivl_61", 3 0, L_0x1d47ac0;  1 drivers
v0x1d409c0_0 .net *"_ivl_9", 0 0, L_0x1d46100;  1 drivers
v0x1d40aa0_0 .net "ack", 0 0, v0x1d41370_0;  alias, 1 drivers
v0x1d40b60_0 .net "counting", 0 0, L_0x1d47960;  alias, 1 drivers
v0x1d40c20_0 .net "d", 0 0, v0x1d414d0_0;  alias, 1 drivers
v0x1d40ce0_0 .net "done", 0 0, L_0x1d47870;  alias, 1 drivers
v0x1d40da0_0 .net "done_counting", 0 0, v0x1d41570_0;  alias, 1 drivers
v0x1d40e60_0 .net "shift_ena", 0 0, L_0x1d47d70;  alias, 1 drivers
v0x1d40f20_0 .net "state", 9 0, v0x1d417d0_0;  alias, 1 drivers
L_0x1d45eb0 .part v0x1d417d0_0, 6, 1;
L_0x1d45fa0 .part v0x1d417d0_0, 0, 1;
L_0x1d46100 .part v0x1d417d0_0, 1, 1;
L_0x1d463b0 .part v0x1d417d0_0, 3, 1;
L_0x1d467a0 .part v0x1d417d0_0, 9, 1;
L_0x1d46b80 .part v0x1d417d0_0, 0, 1;
L_0x1d46d20 .part v0x1d417d0_0, 7, 1;
L_0x1d46dc0 .part v0x1d417d0_0, 8, 1;
L_0x1d472c0 .part v0x1d417d0_0, 8, 1;
L_0x1d473b0 .part v0x1d417d0_0, 9, 1;
L_0x1d47870 .part v0x1d417d0_0, 9, 1;
L_0x1d47960 .part v0x1d417d0_0, 8, 1;
L_0x1d47ac0 .part v0x1d417d0_0, 4, 4;
L_0x1d47d70 .reduce/or L_0x1d47ac0;
S_0x1d41180 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1d04b60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1d41370_0 .var "ack", 0 0;
v0x1d41430_0 .net "clk", 0 0, v0x1d45440_0;  1 drivers
v0x1d414d0_0 .var "d", 0 0;
v0x1d41570_0 .var "done_counting", 0 0;
v0x1d41640_0 .var/2u "fail_onehot", 0 0;
v0x1d41730_0 .var/2u "failed", 0 0;
v0x1d417d0_0 .var "state", 9 0;
v0x1d41870_0 .net "tb_match", 0 0, L_0x1d49c80;  alias, 1 drivers
E_0x1cdddd0 .event posedge, v0x1d41430_0;
E_0x1cdca40/0 .event negedge, v0x1d41430_0;
E_0x1cdca40/1 .event posedge, v0x1d41430_0;
E_0x1cdca40 .event/or E_0x1cdca40/0, E_0x1cdca40/1;
S_0x1d419d0 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1d04b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1d41be0 .param/l "B0" 1 4 21, C4<0000010000>;
P_0x1d41c20 .param/l "B1" 1 4 22, C4<0000100000>;
P_0x1d41c60 .param/l "B2" 1 4 23, C4<0001000000>;
P_0x1d41ca0 .param/l "B3" 1 4 24, C4<0010000000>;
P_0x1d41ce0 .param/l "Count" 1 4 25, C4<0100000000>;
P_0x1d41d20 .param/l "S" 1 4 17, C4<0000000001>;
P_0x1d41d60 .param/l "S1" 1 4 18, C4<0000000010>;
P_0x1d41da0 .param/l "S11" 1 4 19, C4<0000000100>;
P_0x1d41de0 .param/l "S110" 1 4 20, C4<0000001000>;
P_0x1d41e20 .param/l "Wait" 1 4 26, C4<1000000000>;
L_0x1d47a50 .functor NOT 1, v0x1d414d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d47fd0 .functor AND 1, L_0x1d47f30, L_0x1d47a50, C4<1>, C4<1>;
L_0x1d48180 .functor NOT 1, v0x1d414d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d481f0 .functor AND 1, L_0x1d480e0, L_0x1d48180, C4<1>, C4<1>;
L_0x1d48300 .functor OR 1, L_0x1d47fd0, L_0x1d481f0, C4<0>, C4<0>;
L_0x7ff355b5e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1d48410 .functor AND 1, L_0x7ff355b5e018, v0x1d41370_0, C4<1>, C4<1>;
L_0x1d48510 .functor OR 1, L_0x1d48300, L_0x1d48410, C4<0>, C4<0>;
L_0x1d48710 .functor AND 1, L_0x1d48670, v0x1d414d0_0, C4<1>, C4<1>;
L_0x1d488c0 .functor NOT 1, v0x1d414d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d48930 .functor AND 1, L_0x1d48820, L_0x1d488c0, C4<1>, C4<1>;
L_0x1d48aa0 .functor OR 1, L_0x1d48710, L_0x1d48930, C4<0>, C4<0>;
L_0x1d48bb0 .functor NOT 1, v0x1d41570_0, C4<0>, C4<0>, C4<0>;
L_0x7ff355b5e0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1d48c90 .functor AND 1, L_0x7ff355b5e0a8, L_0x1d48bb0, C4<1>, C4<1>;
L_0x7ff355b5e060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1d48da0 .functor OR 1, L_0x7ff355b5e060, L_0x1d48c90, C4<0>, C4<0>;
L_0x7ff355b5e0f0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1d48c20 .functor AND 1, L_0x7ff355b5e0f0, v0x1d41570_0, C4<1>, C4<1>;
L_0x1d49020 .functor NOT 1, v0x1d41370_0, C4<0>, C4<0>, C4<0>;
L_0x7ff355b5e138 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1d49120 .functor AND 1, L_0x7ff355b5e138, L_0x1d49020, C4<1>, C4<1>;
L_0x1d49230 .functor OR 1, L_0x1d48c20, L_0x1d49120, C4<0>, C4<0>;
v0x1d42470_0 .net "B3_next", 0 0, L_0x7ff355b5e180;  alias, 1 drivers
v0x1d42550_0 .net "Count_next", 0 0, L_0x1d48da0;  alias, 1 drivers
v0x1d42610_0 .net "S1_next", 0 0, L_0x1d48aa0;  alias, 1 drivers
v0x1d426b0_0 .net "S_next", 0 0, L_0x1d48510;  alias, 1 drivers
v0x1d42770_0 .net "Wait_next", 0 0, L_0x1d49230;  alias, 1 drivers
v0x1d42880_0 .net *"_ivl_1", 0 0, L_0x1d47f30;  1 drivers
v0x1d42960_0 .net *"_ivl_10", 0 0, L_0x1d481f0;  1 drivers
v0x1d42a40_0 .net *"_ivl_12", 0 0, L_0x1d48300;  1 drivers
v0x1d42b20_0 .net *"_ivl_14", 0 0, L_0x7ff355b5e018;  1 drivers
v0x1d42c00_0 .net *"_ivl_16", 0 0, L_0x1d48410;  1 drivers
v0x1d42ce0_0 .net *"_ivl_2", 0 0, L_0x1d47a50;  1 drivers
v0x1d42dc0_0 .net *"_ivl_21", 0 0, L_0x1d48670;  1 drivers
v0x1d42ea0_0 .net *"_ivl_22", 0 0, L_0x1d48710;  1 drivers
v0x1d42f80_0 .net *"_ivl_25", 0 0, L_0x1d48820;  1 drivers
v0x1d43060_0 .net *"_ivl_26", 0 0, L_0x1d488c0;  1 drivers
v0x1d43140_0 .net *"_ivl_28", 0 0, L_0x1d48930;  1 drivers
v0x1d43220_0 .net *"_ivl_32", 0 0, L_0x7ff355b5e060;  1 drivers
v0x1d43300_0 .net *"_ivl_34", 0 0, L_0x7ff355b5e0a8;  1 drivers
v0x1d433e0_0 .net *"_ivl_36", 0 0, L_0x1d48bb0;  1 drivers
v0x1d434c0_0 .net *"_ivl_38", 0 0, L_0x1d48c90;  1 drivers
v0x1d435a0_0 .net *"_ivl_4", 0 0, L_0x1d47fd0;  1 drivers
v0x1d43680_0 .net *"_ivl_42", 0 0, L_0x7ff355b5e0f0;  1 drivers
v0x1d43760_0 .net *"_ivl_44", 0 0, L_0x1d48c20;  1 drivers
v0x1d43840_0 .net *"_ivl_46", 0 0, L_0x7ff355b5e138;  1 drivers
v0x1d43920_0 .net *"_ivl_48", 0 0, L_0x1d49020;  1 drivers
v0x1d43a00_0 .net *"_ivl_50", 0 0, L_0x1d49120;  1 drivers
v0x1d43ae0_0 .net *"_ivl_7", 0 0, L_0x1d480e0;  1 drivers
v0x1d43bc0_0 .net *"_ivl_8", 0 0, L_0x1d48180;  1 drivers
v0x1d43ca0_0 .net "ack", 0 0, v0x1d41370_0;  alias, 1 drivers
v0x1d43d40_0 .net "counting", 0 0, L_0x7ff355b5e210;  alias, 1 drivers
v0x1d43e00_0 .net "d", 0 0, v0x1d414d0_0;  alias, 1 drivers
v0x1d43ef0_0 .net "done", 0 0, L_0x7ff355b5e258;  alias, 1 drivers
v0x1d43fb0_0 .net "done_counting", 0 0, v0x1d41570_0;  alias, 1 drivers
v0x1d442b0_0 .net "shift_ena", 0 0, L_0x7ff355b5e1c8;  alias, 1 drivers
v0x1d44370_0 .net "state", 9 0, v0x1d417d0_0;  alias, 1 drivers
L_0x1d47f30 .part v0x1d417d0_0, 2, 1;
L_0x1d480e0 .part v0x1d417d0_0, 8, 1;
L_0x1d48670 .part v0x1d417d0_0, 1, 1;
L_0x1d48820 .part v0x1d417d0_0, 4, 1;
S_0x1d44600 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1d04b60;
 .timescale -12 -12;
E_0x1cdc440 .event anyedge, v0x1d45c70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d45c70_0;
    %nor/r;
    %assign/vec4 v0x1d45c70_0, 0;
    %wait E_0x1cdc440;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d41180;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d41730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d41640_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1d41180;
T_2 ;
    %wait E_0x1cdca40;
    %load/vec4 v0x1d41870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d41730_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1d41180;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1d41370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d41570_0, 0;
    %assign/vec4 v0x1d414d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1d417d0_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cdca40;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1d41370_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1d41570_0, 0, 1;
    %store/vec4 v0x1d414d0_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1d417d0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1cdddd0;
    %load/vec4 v0x1d41730_0;
    %assign/vec4 v0x1d41640_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cdca40;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1d41370_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1d41570_0, 0, 1;
    %store/vec4 v0x1d414d0_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1d417d0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1cdddd0;
    %load/vec4 v0x1d41640_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1d41730_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1d04b60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d45440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d45c70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d04b60;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d45440_0;
    %inv;
    %store/vec4 v0x1d45440_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d04b60;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d41430_0, v0x1d45de0_0, v0x1d456b0_0, v0x1d45750_0, v0x1d453a0_0, v0x1d45b30_0, v0x1d448e0_0, v0x1d44820_0, v0x1d44d50_0, v0x1d44c80_0, v0x1d44bb0_0, v0x1d44ac0_0, v0x1d44a20_0, v0x1d44980_0, v0x1d44ef0_0, v0x1d44e20_0, v0x1d458c0_0, v0x1d457f0_0, v0x1d455e0_0, v0x1d45510_0, v0x1d45a60_0, v0x1d45990_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d04b60;
T_7 ;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d04b60;
T_8 ;
    %wait E_0x1cdca40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d45bd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d45bd0_0, 4, 32;
    %load/vec4 v0x1d45d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d45bd0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d45bd0_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d45bd0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d448e0_0;
    %load/vec4 v0x1d448e0_0;
    %load/vec4 v0x1d44820_0;
    %xor;
    %load/vec4 v0x1d448e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d45bd0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d45bd0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1d44d50_0;
    %load/vec4 v0x1d44d50_0;
    %load/vec4 v0x1d44c80_0;
    %xor;
    %load/vec4 v0x1d44d50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d45bd0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d45bd0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1d44bb0_0;
    %load/vec4 v0x1d44bb0_0;
    %load/vec4 v0x1d44ac0_0;
    %xor;
    %load/vec4 v0x1d44bb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d45bd0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d45bd0_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1d44a20_0;
    %load/vec4 v0x1d44a20_0;
    %load/vec4 v0x1d44980_0;
    %xor;
    %load/vec4 v0x1d44a20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d45bd0_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d45bd0_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x1d44ef0_0;
    %load/vec4 v0x1d44ef0_0;
    %load/vec4 v0x1d44e20_0;
    %xor;
    %load/vec4 v0x1d44ef0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d45bd0_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d45bd0_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x1d458c0_0;
    %load/vec4 v0x1d458c0_0;
    %load/vec4 v0x1d457f0_0;
    %xor;
    %load/vec4 v0x1d458c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d45bd0_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d45bd0_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x1d455e0_0;
    %load/vec4 v0x1d455e0_0;
    %load/vec4 v0x1d45510_0;
    %xor;
    %load/vec4 v0x1d455e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d45bd0_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d45bd0_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x1d45a60_0;
    %load/vec4 v0x1d45a60_0;
    %load/vec4 v0x1d45990_0;
    %xor;
    %load/vec4 v0x1d45a60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d45bd0_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x1d45bd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d45bd0_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/review2015_fsmonehot/iter0/response14/top_module.sv";
