
prueba1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003720  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  080038f0  080038f0  000138f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080039c0  080039c0  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  080039c0  080039c0  000139c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080039c8  080039c8  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080039c8  080039c8  000139c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080039cc  080039cc  000139cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080039d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b4  20000068  08003a38  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000021c  08003a38  0002021c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008cf3  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000192b  00000000  00000000  00028dce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000788  00000000  00000000  0002a700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005b5  00000000  00000000  0002ae88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021ec2  00000000  00000000  0002b43d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a6bd  00000000  00000000  0004d2ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c9e91  00000000  00000000  000579bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000024bc  00000000  00000000  00121850  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  00123d0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080038d8 	.word	0x080038d8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	080038d8 	.word	0x080038d8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b970 	b.w	80005a8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	460d      	mov	r5, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	460f      	mov	r7, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4694      	mov	ip, r2
 80002f4:	d965      	bls.n	80003c2 <__udivmoddi4+0xe2>
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	b143      	cbz	r3, 800030e <__udivmoddi4+0x2e>
 80002fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000300:	f1c3 0220 	rsb	r2, r3, #32
 8000304:	409f      	lsls	r7, r3
 8000306:	fa20 f202 	lsr.w	r2, r0, r2
 800030a:	4317      	orrs	r7, r2
 800030c:	409c      	lsls	r4, r3
 800030e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000312:	fa1f f58c 	uxth.w	r5, ip
 8000316:	fbb7 f1fe 	udiv	r1, r7, lr
 800031a:	0c22      	lsrs	r2, r4, #16
 800031c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000320:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000324:	fb01 f005 	mul.w	r0, r1, r5
 8000328:	4290      	cmp	r0, r2
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x62>
 800032c:	eb1c 0202 	adds.w	r2, ip, r2
 8000330:	f101 37ff 	add.w	r7, r1, #4294967295
 8000334:	f080 811c 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000338:	4290      	cmp	r0, r2
 800033a:	f240 8119 	bls.w	8000570 <__udivmoddi4+0x290>
 800033e:	3902      	subs	r1, #2
 8000340:	4462      	add	r2, ip
 8000342:	1a12      	subs	r2, r2, r0
 8000344:	b2a4      	uxth	r4, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000352:	fb00 f505 	mul.w	r5, r0, r5
 8000356:	42a5      	cmp	r5, r4
 8000358:	d90a      	bls.n	8000370 <__udivmoddi4+0x90>
 800035a:	eb1c 0404 	adds.w	r4, ip, r4
 800035e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000362:	f080 8107 	bcs.w	8000574 <__udivmoddi4+0x294>
 8000366:	42a5      	cmp	r5, r4
 8000368:	f240 8104 	bls.w	8000574 <__udivmoddi4+0x294>
 800036c:	4464      	add	r4, ip
 800036e:	3802      	subs	r0, #2
 8000370:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000374:	1b64      	subs	r4, r4, r5
 8000376:	2100      	movs	r1, #0
 8000378:	b11e      	cbz	r6, 8000382 <__udivmoddi4+0xa2>
 800037a:	40dc      	lsrs	r4, r3
 800037c:	2300      	movs	r3, #0
 800037e:	e9c6 4300 	strd	r4, r3, [r6]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0xbc>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80ed 	beq.w	800056a <__udivmoddi4+0x28a>
 8000390:	2100      	movs	r1, #0
 8000392:	e9c6 0500 	strd	r0, r5, [r6]
 8000396:	4608      	mov	r0, r1
 8000398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039c:	fab3 f183 	clz	r1, r3
 80003a0:	2900      	cmp	r1, #0
 80003a2:	d149      	bne.n	8000438 <__udivmoddi4+0x158>
 80003a4:	42ab      	cmp	r3, r5
 80003a6:	d302      	bcc.n	80003ae <__udivmoddi4+0xce>
 80003a8:	4282      	cmp	r2, r0
 80003aa:	f200 80f8 	bhi.w	800059e <__udivmoddi4+0x2be>
 80003ae:	1a84      	subs	r4, r0, r2
 80003b0:	eb65 0203 	sbc.w	r2, r5, r3
 80003b4:	2001      	movs	r0, #1
 80003b6:	4617      	mov	r7, r2
 80003b8:	2e00      	cmp	r6, #0
 80003ba:	d0e2      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	e9c6 4700 	strd	r4, r7, [r6]
 80003c0:	e7df      	b.n	8000382 <__udivmoddi4+0xa2>
 80003c2:	b902      	cbnz	r2, 80003c6 <__udivmoddi4+0xe6>
 80003c4:	deff      	udf	#255	; 0xff
 80003c6:	fab2 f382 	clz	r3, r2
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8090 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d0:	1a8a      	subs	r2, r1, r2
 80003d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d6:	fa1f fe8c 	uxth.w	lr, ip
 80003da:	2101      	movs	r1, #1
 80003dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003e0:	fb07 2015 	mls	r0, r7, r5, r2
 80003e4:	0c22      	lsrs	r2, r4, #16
 80003e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ea:	fb0e f005 	mul.w	r0, lr, r5
 80003ee:	4290      	cmp	r0, r2
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f2:	eb1c 0202 	adds.w	r2, ip, r2
 80003f6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4290      	cmp	r0, r2
 80003fe:	f200 80cb 	bhi.w	8000598 <__udivmoddi4+0x2b8>
 8000402:	4645      	mov	r5, r8
 8000404:	1a12      	subs	r2, r2, r0
 8000406:	b2a4      	uxth	r4, r4
 8000408:	fbb2 f0f7 	udiv	r0, r2, r7
 800040c:	fb07 2210 	mls	r2, r7, r0, r2
 8000410:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000414:	fb0e fe00 	mul.w	lr, lr, r0
 8000418:	45a6      	cmp	lr, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x14e>
 800041c:	eb1c 0404 	adds.w	r4, ip, r4
 8000420:	f100 32ff 	add.w	r2, r0, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x14c>
 8000426:	45a6      	cmp	lr, r4
 8000428:	f200 80bb 	bhi.w	80005a2 <__udivmoddi4+0x2c2>
 800042c:	4610      	mov	r0, r2
 800042e:	eba4 040e 	sub.w	r4, r4, lr
 8000432:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000436:	e79f      	b.n	8000378 <__udivmoddi4+0x98>
 8000438:	f1c1 0720 	rsb	r7, r1, #32
 800043c:	408b      	lsls	r3, r1
 800043e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000442:	ea4c 0c03 	orr.w	ip, ip, r3
 8000446:	fa05 f401 	lsl.w	r4, r5, r1
 800044a:	fa20 f307 	lsr.w	r3, r0, r7
 800044e:	40fd      	lsrs	r5, r7
 8000450:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000454:	4323      	orrs	r3, r4
 8000456:	fbb5 f8f9 	udiv	r8, r5, r9
 800045a:	fa1f fe8c 	uxth.w	lr, ip
 800045e:	fb09 5518 	mls	r5, r9, r8, r5
 8000462:	0c1c      	lsrs	r4, r3, #16
 8000464:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000468:	fb08 f50e 	mul.w	r5, r8, lr
 800046c:	42a5      	cmp	r5, r4
 800046e:	fa02 f201 	lsl.w	r2, r2, r1
 8000472:	fa00 f001 	lsl.w	r0, r0, r1
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000480:	f080 8088 	bcs.w	8000594 <__udivmoddi4+0x2b4>
 8000484:	42a5      	cmp	r5, r4
 8000486:	f240 8085 	bls.w	8000594 <__udivmoddi4+0x2b4>
 800048a:	f1a8 0802 	sub.w	r8, r8, #2
 800048e:	4464      	add	r4, ip
 8000490:	1b64      	subs	r4, r4, r5
 8000492:	b29d      	uxth	r5, r3
 8000494:	fbb4 f3f9 	udiv	r3, r4, r9
 8000498:	fb09 4413 	mls	r4, r9, r3, r4
 800049c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f103 35ff 	add.w	r5, r3, #4294967295
 80004b0:	d26c      	bcs.n	800058c <__udivmoddi4+0x2ac>
 80004b2:	45a6      	cmp	lr, r4
 80004b4:	d96a      	bls.n	800058c <__udivmoddi4+0x2ac>
 80004b6:	3b02      	subs	r3, #2
 80004b8:	4464      	add	r4, ip
 80004ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004be:	fba3 9502 	umull	r9, r5, r3, r2
 80004c2:	eba4 040e 	sub.w	r4, r4, lr
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	46c8      	mov	r8, r9
 80004ca:	46ae      	mov	lr, r5
 80004cc:	d356      	bcc.n	800057c <__udivmoddi4+0x29c>
 80004ce:	d053      	beq.n	8000578 <__udivmoddi4+0x298>
 80004d0:	b156      	cbz	r6, 80004e8 <__udivmoddi4+0x208>
 80004d2:	ebb0 0208 	subs.w	r2, r0, r8
 80004d6:	eb64 040e 	sbc.w	r4, r4, lr
 80004da:	fa04 f707 	lsl.w	r7, r4, r7
 80004de:	40ca      	lsrs	r2, r1
 80004e0:	40cc      	lsrs	r4, r1
 80004e2:	4317      	orrs	r7, r2
 80004e4:	e9c6 7400 	strd	r7, r4, [r6]
 80004e8:	4618      	mov	r0, r3
 80004ea:	2100      	movs	r1, #0
 80004ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f0:	f1c3 0120 	rsb	r1, r3, #32
 80004f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004f8:	fa20 f201 	lsr.w	r2, r0, r1
 80004fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000500:	409d      	lsls	r5, r3
 8000502:	432a      	orrs	r2, r5
 8000504:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000510:	fb07 1510 	mls	r5, r7, r0, r1
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800051a:	fb00 f50e 	mul.w	r5, r0, lr
 800051e:	428d      	cmp	r5, r1
 8000520:	fa04 f403 	lsl.w	r4, r4, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x258>
 8000526:	eb1c 0101 	adds.w	r1, ip, r1
 800052a:	f100 38ff 	add.w	r8, r0, #4294967295
 800052e:	d22f      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000530:	428d      	cmp	r5, r1
 8000532:	d92d      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000534:	3802      	subs	r0, #2
 8000536:	4461      	add	r1, ip
 8000538:	1b49      	subs	r1, r1, r5
 800053a:	b292      	uxth	r2, r2
 800053c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000540:	fb07 1115 	mls	r1, r7, r5, r1
 8000544:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000548:	fb05 f10e 	mul.w	r1, r5, lr
 800054c:	4291      	cmp	r1, r2
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x282>
 8000550:	eb1c 0202 	adds.w	r2, ip, r2
 8000554:	f105 38ff 	add.w	r8, r5, #4294967295
 8000558:	d216      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 800055a:	4291      	cmp	r1, r2
 800055c:	d914      	bls.n	8000588 <__udivmoddi4+0x2a8>
 800055e:	3d02      	subs	r5, #2
 8000560:	4462      	add	r2, ip
 8000562:	1a52      	subs	r2, r2, r1
 8000564:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000568:	e738      	b.n	80003dc <__udivmoddi4+0xfc>
 800056a:	4631      	mov	r1, r6
 800056c:	4630      	mov	r0, r6
 800056e:	e708      	b.n	8000382 <__udivmoddi4+0xa2>
 8000570:	4639      	mov	r1, r7
 8000572:	e6e6      	b.n	8000342 <__udivmoddi4+0x62>
 8000574:	4610      	mov	r0, r2
 8000576:	e6fb      	b.n	8000370 <__udivmoddi4+0x90>
 8000578:	4548      	cmp	r0, r9
 800057a:	d2a9      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 800057c:	ebb9 0802 	subs.w	r8, r9, r2
 8000580:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000584:	3b01      	subs	r3, #1
 8000586:	e7a3      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000588:	4645      	mov	r5, r8
 800058a:	e7ea      	b.n	8000562 <__udivmoddi4+0x282>
 800058c:	462b      	mov	r3, r5
 800058e:	e794      	b.n	80004ba <__udivmoddi4+0x1da>
 8000590:	4640      	mov	r0, r8
 8000592:	e7d1      	b.n	8000538 <__udivmoddi4+0x258>
 8000594:	46d0      	mov	r8, sl
 8000596:	e77b      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000598:	3d02      	subs	r5, #2
 800059a:	4462      	add	r2, ip
 800059c:	e732      	b.n	8000404 <__udivmoddi4+0x124>
 800059e:	4608      	mov	r0, r1
 80005a0:	e70a      	b.n	80003b8 <__udivmoddi4+0xd8>
 80005a2:	4464      	add	r4, ip
 80005a4:	3802      	subs	r0, #2
 80005a6:	e742      	b.n	800042e <__udivmoddi4+0x14e>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <BucleMIDI>:
#include "stdio.h"

/* Declaraci√≥n de USART (externa) */
extern UART_HandleTypeDef huart2;

void BucleMIDI(){
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af00      	add	r7, sp, #0
	uint8_t resultado_anterior[16] = {0};
 80005b2:	2300      	movs	r3, #0
 80005b4:	607b      	str	r3, [r7, #4]
 80005b6:	f107 0308 	add.w	r3, r7, #8
 80005ba:	2200      	movs	r2, #0
 80005bc:	601a      	str	r2, [r3, #0]
 80005be:	605a      	str	r2, [r3, #4]
 80005c0:	609a      	str	r2, [r3, #8]
	for (uint8_t control=0; control<16; control++){ //recorro 16 valores de control del mux
 80005c2:	2300      	movs	r3, #0
 80005c4:	75fb      	strb	r3, [r7, #23]
 80005c6:	e037      	b.n	8000638 <BucleMIDI+0x8c>
		bool pulsado1 = false;
 80005c8:	2300      	movs	r3, #0
 80005ca:	75bb      	strb	r3, [r7, #22]
		pulsado1 = IdentifyNote(control);
 80005cc:	7dfb      	ldrb	r3, [r7, #23]
 80005ce:	4618      	mov	r0, r3
 80005d0:	f000 f83c 	bl	800064c <IdentifyNote>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	bf14      	ite	ne
 80005da:	2301      	movne	r3, #1
 80005dc:	2300      	moveq	r3, #0
 80005de:	75bb      	strb	r3, [r7, #22]
		if (pulsado1){
 80005e0:	7dbb      	ldrb	r3, [r7, #22]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d014      	beq.n	8000610 <BucleMIDI+0x64>
			printf("Se ha pulsado una tecla de la fila");
 80005e6:	4818      	ldr	r0, [pc, #96]	; (8000648 <BucleMIDI+0x9c>)
 80005e8:	f002 fb00 	bl	8002bec <iprintf>
			if (resultado_anterior[control] != 1){
 80005ec:	7dfb      	ldrb	r3, [r7, #23]
 80005ee:	3318      	adds	r3, #24
 80005f0:	443b      	add	r3, r7
 80005f2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80005f6:	2b01      	cmp	r3, #1
 80005f8:	d01b      	beq.n	8000632 <BucleMIDI+0x86>
				Send_MIDINoteOn_1(control);
 80005fa:	7dfb      	ldrb	r3, [r7, #23]
 80005fc:	4618      	mov	r0, r3
 80005fe:	f000 f88d 	bl	800071c <Send_MIDINoteOn_1>
				resultado_anterior[control] = 1;
 8000602:	7dfb      	ldrb	r3, [r7, #23]
 8000604:	3318      	adds	r3, #24
 8000606:	443b      	add	r3, r7
 8000608:	2201      	movs	r2, #1
 800060a:	f803 2c14 	strb.w	r2, [r3, #-20]
 800060e:	e010      	b.n	8000632 <BucleMIDI+0x86>
			}
		}else{
			if(resultado_anterior[control] == 1){
 8000610:	7dfb      	ldrb	r3, [r7, #23]
 8000612:	3318      	adds	r3, #24
 8000614:	443b      	add	r3, r7
 8000616:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800061a:	2b01      	cmp	r3, #1
 800061c:	d109      	bne.n	8000632 <BucleMIDI+0x86>
				Send_MIDINoteOff_1(control);
 800061e:	7dfb      	ldrb	r3, [r7, #23]
 8000620:	4618      	mov	r0, r3
 8000622:	f000 f989 	bl	8000938 <Send_MIDINoteOff_1>
				resultado_anterior[control] = 0;
 8000626:	7dfb      	ldrb	r3, [r7, #23]
 8000628:	3318      	adds	r3, #24
 800062a:	443b      	add	r3, r7
 800062c:	2200      	movs	r2, #0
 800062e:	f803 2c14 	strb.w	r2, [r3, #-20]
	for (uint8_t control=0; control<16; control++){ //recorro 16 valores de control del mux
 8000632:	7dfb      	ldrb	r3, [r7, #23]
 8000634:	3301      	adds	r3, #1
 8000636:	75fb      	strb	r3, [r7, #23]
 8000638:	7dfb      	ldrb	r3, [r7, #23]
 800063a:	2b0f      	cmp	r3, #15
 800063c:	d9c4      	bls.n	80005c8 <BucleMIDI+0x1c>
			}
		}
	}
}
 800063e:	bf00      	nop
 8000640:	bf00      	nop
 8000642:	3718      	adds	r7, #24
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	080038f0 	.word	0x080038f0

0800064c <IdentifyNote>:



uint8_t IdentifyNote(uint8_t control){ //Comprobar la entrada del MUX
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af00      	add	r7, sp, #0
 8000652:	4603      	mov	r3, r0
 8000654:	71fb      	strb	r3, [r7, #7]
	WriteControl(control);
 8000656:	79fb      	ldrb	r3, [r7, #7]
 8000658:	4618      	mov	r0, r3
 800065a:	f000 f813 	bl	8000684 <WriteControl>
	bool pulsado1 = false;
 800065e:	2300      	movs	r3, #0
 8000660:	73fb      	strb	r3, [r7, #15]
	pulsado1 = HAL_GPIO_ReadPin(GPIOA, I1_Pin);
 8000662:	2101      	movs	r1, #1
 8000664:	4806      	ldr	r0, [pc, #24]	; (8000680 <IdentifyNote+0x34>)
 8000666:	f001 f823 	bl	80016b0 <HAL_GPIO_ReadPin>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	bf14      	ite	ne
 8000670:	2301      	movne	r3, #1
 8000672:	2300      	moveq	r3, #0
 8000674:	73fb      	strb	r3, [r7, #15]
//	pulsado2 = HAL_GPIO_ReadPin(GPIOA, I2_Pin);
	return pulsado1;
 8000676:	7bfb      	ldrb	r3, [r7, #15]
}
 8000678:	4618      	mov	r0, r3
 800067a:	3710      	adds	r7, #16
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	40020000 	.word	0x40020000

08000684 <WriteControl>:

void WriteControl(uint8_t control){ //Escribir en el gpio correspondiente los valores de control del MUX
 8000684:	b580      	push	{r7, lr}
 8000686:	b084      	sub	sp, #16
 8000688:	af00      	add	r7, sp, #0
 800068a:	4603      	mov	r3, r0
 800068c:	71fb      	strb	r3, [r7, #7]
	uint8_t S0 = control & 0x01; //0000 0001
 800068e:	79fb      	ldrb	r3, [r7, #7]
 8000690:	f003 0301 	and.w	r3, r3, #1
 8000694:	73fb      	strb	r3, [r7, #15]
	uint8_t S1 = control & 0x02; //0000 0010
 8000696:	79fb      	ldrb	r3, [r7, #7]
 8000698:	f003 0302 	and.w	r3, r3, #2
 800069c:	73bb      	strb	r3, [r7, #14]
	uint8_t S2 = control & 0x04; //0000 0100
 800069e:	79fb      	ldrb	r3, [r7, #7]
 80006a0:	f003 0304 	and.w	r3, r3, #4
 80006a4:	737b      	strb	r3, [r7, #13]
	uint8_t S3 = control & 0x08; //0000 1000
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	f003 0308 	and.w	r3, r3, #8
 80006ac:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(GPIOA, S0_Pin, S0 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80006ae:	7bfb      	ldrb	r3, [r7, #15]
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	bf14      	ite	ne
 80006b4:	2301      	movne	r3, #1
 80006b6:	2300      	moveq	r3, #0
 80006b8:	b2db      	uxtb	r3, r3
 80006ba:	461a      	mov	r2, r3
 80006bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006c0:	4814      	ldr	r0, [pc, #80]	; (8000714 <WriteControl+0x90>)
 80006c2:	f001 f80d 	bl	80016e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, S1_Pin, S1 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80006c6:	7bbb      	ldrb	r3, [r7, #14]
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	bf14      	ite	ne
 80006cc:	2301      	movne	r3, #1
 80006ce:	2300      	moveq	r3, #0
 80006d0:	b2db      	uxtb	r3, r3
 80006d2:	461a      	mov	r2, r3
 80006d4:	2120      	movs	r1, #32
 80006d6:	4810      	ldr	r0, [pc, #64]	; (8000718 <WriteControl+0x94>)
 80006d8:	f001 f802 	bl	80016e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, S2_Pin, S2 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80006dc:	7b7b      	ldrb	r3, [r7, #13]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	bf14      	ite	ne
 80006e2:	2301      	movne	r3, #1
 80006e4:	2300      	moveq	r3, #0
 80006e6:	b2db      	uxtb	r3, r3
 80006e8:	461a      	mov	r2, r3
 80006ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006ee:	480a      	ldr	r0, [pc, #40]	; (8000718 <WriteControl+0x94>)
 80006f0:	f000 fff6 	bl	80016e0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, S3_Pin, S3 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80006f4:	7b3b      	ldrb	r3, [r7, #12]
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	bf14      	ite	ne
 80006fa:	2301      	movne	r3, #1
 80006fc:	2300      	moveq	r3, #0
 80006fe:	b2db      	uxtb	r3, r3
 8000700:	461a      	mov	r2, r3
 8000702:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000706:	4803      	ldr	r0, [pc, #12]	; (8000714 <WriteControl+0x90>)
 8000708:	f000 ffea 	bl	80016e0 <HAL_GPIO_WritePin>
}
 800070c:	bf00      	nop
 800070e:	3710      	adds	r7, #16
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	40020000 	.word	0x40020000
 8000718:	40020400 	.word	0x40020400

0800071c <Send_MIDINoteOn_1>:

void Send_MIDINoteOn_1(uint8_t control){
 800071c:	b580      	push	{r7, lr}
 800071e:	b08e      	sub	sp, #56	; 0x38
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	71fb      	strb	r3, [r7, #7]
	//Mensajes de MIDI NoteON
	uint8_t MIDI_C4[3] = {0x90, 0x3C, 0x7F};
 8000726:	4a77      	ldr	r2, [pc, #476]	; (8000904 <Send_MIDINoteOn_1+0x1e8>)
 8000728:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800072c:	6812      	ldr	r2, [r2, #0]
 800072e:	4611      	mov	r1, r2
 8000730:	8019      	strh	r1, [r3, #0]
 8000732:	3302      	adds	r3, #2
 8000734:	0c12      	lsrs	r2, r2, #16
 8000736:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_Csos4[3] = {0x90, 0x3D, 0x7F};
 8000738:	4a73      	ldr	r2, [pc, #460]	; (8000908 <Send_MIDINoteOn_1+0x1ec>)
 800073a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800073e:	6812      	ldr	r2, [r2, #0]
 8000740:	4611      	mov	r1, r2
 8000742:	8019      	strh	r1, [r3, #0]
 8000744:	3302      	adds	r3, #2
 8000746:	0c12      	lsrs	r2, r2, #16
 8000748:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_D4[3] = {0x90, 0x3E, 0x7F};
 800074a:	4a70      	ldr	r2, [pc, #448]	; (800090c <Send_MIDINoteOn_1+0x1f0>)
 800074c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000750:	6812      	ldr	r2, [r2, #0]
 8000752:	4611      	mov	r1, r2
 8000754:	8019      	strh	r1, [r3, #0]
 8000756:	3302      	adds	r3, #2
 8000758:	0c12      	lsrs	r2, r2, #16
 800075a:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_Dsos4[3] = {0x90, 0x3F, 0x7F};
 800075c:	4a6c      	ldr	r2, [pc, #432]	; (8000910 <Send_MIDINoteOn_1+0x1f4>)
 800075e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000762:	6812      	ldr	r2, [r2, #0]
 8000764:	4611      	mov	r1, r2
 8000766:	8019      	strh	r1, [r3, #0]
 8000768:	3302      	adds	r3, #2
 800076a:	0c12      	lsrs	r2, r2, #16
 800076c:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_E4[3] = {0x90, 0x40, 0x7F};
 800076e:	4a69      	ldr	r2, [pc, #420]	; (8000914 <Send_MIDINoteOn_1+0x1f8>)
 8000770:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000774:	6812      	ldr	r2, [r2, #0]
 8000776:	4611      	mov	r1, r2
 8000778:	8019      	strh	r1, [r3, #0]
 800077a:	3302      	adds	r3, #2
 800077c:	0c12      	lsrs	r2, r2, #16
 800077e:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_F4[3] = {0x90, 0x41, 0x7F};
 8000780:	4a65      	ldr	r2, [pc, #404]	; (8000918 <Send_MIDINoteOn_1+0x1fc>)
 8000782:	f107 0320 	add.w	r3, r7, #32
 8000786:	6812      	ldr	r2, [r2, #0]
 8000788:	4611      	mov	r1, r2
 800078a:	8019      	strh	r1, [r3, #0]
 800078c:	3302      	adds	r3, #2
 800078e:	0c12      	lsrs	r2, r2, #16
 8000790:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_Fsos4[3] = {0x90, 0x42, 0x7F};
 8000792:	4a62      	ldr	r2, [pc, #392]	; (800091c <Send_MIDINoteOn_1+0x200>)
 8000794:	f107 031c 	add.w	r3, r7, #28
 8000798:	6812      	ldr	r2, [r2, #0]
 800079a:	4611      	mov	r1, r2
 800079c:	8019      	strh	r1, [r3, #0]
 800079e:	3302      	adds	r3, #2
 80007a0:	0c12      	lsrs	r2, r2, #16
 80007a2:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_G4[3] = {0x90, 0x43, 0x7F};
 80007a4:	4a5e      	ldr	r2, [pc, #376]	; (8000920 <Send_MIDINoteOn_1+0x204>)
 80007a6:	f107 0318 	add.w	r3, r7, #24
 80007aa:	6812      	ldr	r2, [r2, #0]
 80007ac:	4611      	mov	r1, r2
 80007ae:	8019      	strh	r1, [r3, #0]
 80007b0:	3302      	adds	r3, #2
 80007b2:	0c12      	lsrs	r2, r2, #16
 80007b4:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_Gsos4[3] = {0x90, 0x44, 0x7F};
 80007b6:	4a5b      	ldr	r2, [pc, #364]	; (8000924 <Send_MIDINoteOn_1+0x208>)
 80007b8:	f107 0314 	add.w	r3, r7, #20
 80007bc:	6812      	ldr	r2, [r2, #0]
 80007be:	4611      	mov	r1, r2
 80007c0:	8019      	strh	r1, [r3, #0]
 80007c2:	3302      	adds	r3, #2
 80007c4:	0c12      	lsrs	r2, r2, #16
 80007c6:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_A4[3] = {0x90, 0x45, 0x7F};
 80007c8:	4a57      	ldr	r2, [pc, #348]	; (8000928 <Send_MIDINoteOn_1+0x20c>)
 80007ca:	f107 0310 	add.w	r3, r7, #16
 80007ce:	6812      	ldr	r2, [r2, #0]
 80007d0:	4611      	mov	r1, r2
 80007d2:	8019      	strh	r1, [r3, #0]
 80007d4:	3302      	adds	r3, #2
 80007d6:	0c12      	lsrs	r2, r2, #16
 80007d8:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_Asos4[3] = {0x90, 0x46, 0x7F};
 80007da:	4a54      	ldr	r2, [pc, #336]	; (800092c <Send_MIDINoteOn_1+0x210>)
 80007dc:	f107 030c 	add.w	r3, r7, #12
 80007e0:	6812      	ldr	r2, [r2, #0]
 80007e2:	4611      	mov	r1, r2
 80007e4:	8019      	strh	r1, [r3, #0]
 80007e6:	3302      	adds	r3, #2
 80007e8:	0c12      	lsrs	r2, r2, #16
 80007ea:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_B4[3] = {0x90, 0x47, 0x7F};
 80007ec:	4a50      	ldr	r2, [pc, #320]	; (8000930 <Send_MIDINoteOn_1+0x214>)
 80007ee:	f107 0308 	add.w	r3, r7, #8
 80007f2:	6812      	ldr	r2, [r2, #0]
 80007f4:	4611      	mov	r1, r2
 80007f6:	8019      	strh	r1, [r3, #0]
 80007f8:	3302      	adds	r3, #2
 80007fa:	0c12      	lsrs	r2, r2, #16
 80007fc:	701a      	strb	r2, [r3, #0]

	switch (control)
 80007fe:	79fb      	ldrb	r3, [r7, #7]
 8000800:	2b0b      	cmp	r3, #11
 8000802:	d87b      	bhi.n	80008fc <Send_MIDINoteOn_1+0x1e0>
 8000804:	a201      	add	r2, pc, #4	; (adr r2, 800080c <Send_MIDINoteOn_1+0xf0>)
 8000806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800080a:	bf00      	nop
 800080c:	0800083d 	.word	0x0800083d
 8000810:	0800084d 	.word	0x0800084d
 8000814:	0800085d 	.word	0x0800085d
 8000818:	0800086d 	.word	0x0800086d
 800081c:	0800087d 	.word	0x0800087d
 8000820:	0800088d 	.word	0x0800088d
 8000824:	0800089d 	.word	0x0800089d
 8000828:	080008ad 	.word	0x080008ad
 800082c:	080008bd 	.word	0x080008bd
 8000830:	080008cd 	.word	0x080008cd
 8000834:	080008dd 	.word	0x080008dd
 8000838:	080008ed 	.word	0x080008ed
	{
	case 0:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_C4, 3, 100);
 800083c:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8000840:	2364      	movs	r3, #100	; 0x64
 8000842:	2203      	movs	r2, #3
 8000844:	483b      	ldr	r0, [pc, #236]	; (8000934 <Send_MIDINoteOn_1+0x218>)
 8000846:	f001 fd9a 	bl	800237e <HAL_UART_Transmit>
		break;
 800084a:	e057      	b.n	80008fc <Send_MIDINoteOn_1+0x1e0>
	case 1:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_Csos4, 3, 100);
 800084c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8000850:	2364      	movs	r3, #100	; 0x64
 8000852:	2203      	movs	r2, #3
 8000854:	4837      	ldr	r0, [pc, #220]	; (8000934 <Send_MIDINoteOn_1+0x218>)
 8000856:	f001 fd92 	bl	800237e <HAL_UART_Transmit>
		break;
 800085a:	e04f      	b.n	80008fc <Send_MIDINoteOn_1+0x1e0>
	case 2:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_D4, 3, 100);
 800085c:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8000860:	2364      	movs	r3, #100	; 0x64
 8000862:	2203      	movs	r2, #3
 8000864:	4833      	ldr	r0, [pc, #204]	; (8000934 <Send_MIDINoteOn_1+0x218>)
 8000866:	f001 fd8a 	bl	800237e <HAL_UART_Transmit>
		break;
 800086a:	e047      	b.n	80008fc <Send_MIDINoteOn_1+0x1e0>
	case 3:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_Dsos4, 3, 100);
 800086c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8000870:	2364      	movs	r3, #100	; 0x64
 8000872:	2203      	movs	r2, #3
 8000874:	482f      	ldr	r0, [pc, #188]	; (8000934 <Send_MIDINoteOn_1+0x218>)
 8000876:	f001 fd82 	bl	800237e <HAL_UART_Transmit>
		break;
 800087a:	e03f      	b.n	80008fc <Send_MIDINoteOn_1+0x1e0>
	case 4:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_E4, 3, 100);
 800087c:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000880:	2364      	movs	r3, #100	; 0x64
 8000882:	2203      	movs	r2, #3
 8000884:	482b      	ldr	r0, [pc, #172]	; (8000934 <Send_MIDINoteOn_1+0x218>)
 8000886:	f001 fd7a 	bl	800237e <HAL_UART_Transmit>
		break;
 800088a:	e037      	b.n	80008fc <Send_MIDINoteOn_1+0x1e0>
	case 5:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_F4, 3, 100);
 800088c:	f107 0120 	add.w	r1, r7, #32
 8000890:	2364      	movs	r3, #100	; 0x64
 8000892:	2203      	movs	r2, #3
 8000894:	4827      	ldr	r0, [pc, #156]	; (8000934 <Send_MIDINoteOn_1+0x218>)
 8000896:	f001 fd72 	bl	800237e <HAL_UART_Transmit>
		break;
 800089a:	e02f      	b.n	80008fc <Send_MIDINoteOn_1+0x1e0>
	case 6:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_Fsos4, 3, 100);
 800089c:	f107 011c 	add.w	r1, r7, #28
 80008a0:	2364      	movs	r3, #100	; 0x64
 80008a2:	2203      	movs	r2, #3
 80008a4:	4823      	ldr	r0, [pc, #140]	; (8000934 <Send_MIDINoteOn_1+0x218>)
 80008a6:	f001 fd6a 	bl	800237e <HAL_UART_Transmit>
		break;
 80008aa:	e027      	b.n	80008fc <Send_MIDINoteOn_1+0x1e0>

	case 7:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_G4, 3, 100);
 80008ac:	f107 0118 	add.w	r1, r7, #24
 80008b0:	2364      	movs	r3, #100	; 0x64
 80008b2:	2203      	movs	r2, #3
 80008b4:	481f      	ldr	r0, [pc, #124]	; (8000934 <Send_MIDINoteOn_1+0x218>)
 80008b6:	f001 fd62 	bl	800237e <HAL_UART_Transmit>
		break;
 80008ba:	e01f      	b.n	80008fc <Send_MIDINoteOn_1+0x1e0>

	case 8:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_Gsos4, 3, 100);
 80008bc:	f107 0114 	add.w	r1, r7, #20
 80008c0:	2364      	movs	r3, #100	; 0x64
 80008c2:	2203      	movs	r2, #3
 80008c4:	481b      	ldr	r0, [pc, #108]	; (8000934 <Send_MIDINoteOn_1+0x218>)
 80008c6:	f001 fd5a 	bl	800237e <HAL_UART_Transmit>
		break;
 80008ca:	e017      	b.n	80008fc <Send_MIDINoteOn_1+0x1e0>

	case 9:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_A4, 3, 100);
 80008cc:	f107 0110 	add.w	r1, r7, #16
 80008d0:	2364      	movs	r3, #100	; 0x64
 80008d2:	2203      	movs	r2, #3
 80008d4:	4817      	ldr	r0, [pc, #92]	; (8000934 <Send_MIDINoteOn_1+0x218>)
 80008d6:	f001 fd52 	bl	800237e <HAL_UART_Transmit>
		break;
 80008da:	e00f      	b.n	80008fc <Send_MIDINoteOn_1+0x1e0>

	case 10:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_Asos4, 3, 100);
 80008dc:	f107 010c 	add.w	r1, r7, #12
 80008e0:	2364      	movs	r3, #100	; 0x64
 80008e2:	2203      	movs	r2, #3
 80008e4:	4813      	ldr	r0, [pc, #76]	; (8000934 <Send_MIDINoteOn_1+0x218>)
 80008e6:	f001 fd4a 	bl	800237e <HAL_UART_Transmit>
		break;
 80008ea:	e007      	b.n	80008fc <Send_MIDINoteOn_1+0x1e0>

	case 11:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_B4, 3, 100);
 80008ec:	f107 0108 	add.w	r1, r7, #8
 80008f0:	2364      	movs	r3, #100	; 0x64
 80008f2:	2203      	movs	r2, #3
 80008f4:	480f      	ldr	r0, [pc, #60]	; (8000934 <Send_MIDINoteOn_1+0x218>)
 80008f6:	f001 fd42 	bl	800237e <HAL_UART_Transmit>
		break;
 80008fa:	bf00      	nop
	}
}
 80008fc:	bf00      	nop
 80008fe:	3738      	adds	r7, #56	; 0x38
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	08003914 	.word	0x08003914
 8000908:	08003918 	.word	0x08003918
 800090c:	0800391c 	.word	0x0800391c
 8000910:	08003920 	.word	0x08003920
 8000914:	08003924 	.word	0x08003924
 8000918:	08003928 	.word	0x08003928
 800091c:	0800392c 	.word	0x0800392c
 8000920:	08003930 	.word	0x08003930
 8000924:	08003934 	.word	0x08003934
 8000928:	08003938 	.word	0x08003938
 800092c:	0800393c 	.word	0x0800393c
 8000930:	08003940 	.word	0x08003940
 8000934:	20000084 	.word	0x20000084

08000938 <Send_MIDINoteOff_1>:

void Send_MIDINoteOff_1(uint8_t control){
 8000938:	b580      	push	{r7, lr}
 800093a:	b08e      	sub	sp, #56	; 0x38
 800093c:	af00      	add	r7, sp, #0
 800093e:	4603      	mov	r3, r0
 8000940:	71fb      	strb	r3, [r7, #7]
	//Mensajes de MIDI NoteOff -> velocidad 0
	uint8_t MIDI_C4[3] = {0x90, 0x3C, 0x00};
 8000942:	4a77      	ldr	r2, [pc, #476]	; (8000b20 <Send_MIDINoteOff_1+0x1e8>)
 8000944:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000948:	6812      	ldr	r2, [r2, #0]
 800094a:	4611      	mov	r1, r2
 800094c:	8019      	strh	r1, [r3, #0]
 800094e:	3302      	adds	r3, #2
 8000950:	0c12      	lsrs	r2, r2, #16
 8000952:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_Csos4[3] = {0x90, 0x3D, 0x00};
 8000954:	4a73      	ldr	r2, [pc, #460]	; (8000b24 <Send_MIDINoteOff_1+0x1ec>)
 8000956:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800095a:	6812      	ldr	r2, [r2, #0]
 800095c:	4611      	mov	r1, r2
 800095e:	8019      	strh	r1, [r3, #0]
 8000960:	3302      	adds	r3, #2
 8000962:	0c12      	lsrs	r2, r2, #16
 8000964:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_D4[3] = {0x90, 0x3E, 0x00};
 8000966:	4a70      	ldr	r2, [pc, #448]	; (8000b28 <Send_MIDINoteOff_1+0x1f0>)
 8000968:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800096c:	6812      	ldr	r2, [r2, #0]
 800096e:	4611      	mov	r1, r2
 8000970:	8019      	strh	r1, [r3, #0]
 8000972:	3302      	adds	r3, #2
 8000974:	0c12      	lsrs	r2, r2, #16
 8000976:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_Dsos4[3] = {0x90, 0x3F, 0x00};
 8000978:	4a6c      	ldr	r2, [pc, #432]	; (8000b2c <Send_MIDINoteOff_1+0x1f4>)
 800097a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800097e:	6812      	ldr	r2, [r2, #0]
 8000980:	4611      	mov	r1, r2
 8000982:	8019      	strh	r1, [r3, #0]
 8000984:	3302      	adds	r3, #2
 8000986:	0c12      	lsrs	r2, r2, #16
 8000988:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_E4[3] = {0x90, 0x40, 0x00};
 800098a:	4a69      	ldr	r2, [pc, #420]	; (8000b30 <Send_MIDINoteOff_1+0x1f8>)
 800098c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000990:	6812      	ldr	r2, [r2, #0]
 8000992:	4611      	mov	r1, r2
 8000994:	8019      	strh	r1, [r3, #0]
 8000996:	3302      	adds	r3, #2
 8000998:	0c12      	lsrs	r2, r2, #16
 800099a:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_F4[3] = {0x90, 0x41, 0x00};
 800099c:	4a65      	ldr	r2, [pc, #404]	; (8000b34 <Send_MIDINoteOff_1+0x1fc>)
 800099e:	f107 0320 	add.w	r3, r7, #32
 80009a2:	6812      	ldr	r2, [r2, #0]
 80009a4:	4611      	mov	r1, r2
 80009a6:	8019      	strh	r1, [r3, #0]
 80009a8:	3302      	adds	r3, #2
 80009aa:	0c12      	lsrs	r2, r2, #16
 80009ac:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_Fsos4[3] = {0x90, 0x42, 0x00};
 80009ae:	4a62      	ldr	r2, [pc, #392]	; (8000b38 <Send_MIDINoteOff_1+0x200>)
 80009b0:	f107 031c 	add.w	r3, r7, #28
 80009b4:	6812      	ldr	r2, [r2, #0]
 80009b6:	4611      	mov	r1, r2
 80009b8:	8019      	strh	r1, [r3, #0]
 80009ba:	3302      	adds	r3, #2
 80009bc:	0c12      	lsrs	r2, r2, #16
 80009be:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_G4[3] = {0x90, 0x43, 0x00};
 80009c0:	4a5e      	ldr	r2, [pc, #376]	; (8000b3c <Send_MIDINoteOff_1+0x204>)
 80009c2:	f107 0318 	add.w	r3, r7, #24
 80009c6:	6812      	ldr	r2, [r2, #0]
 80009c8:	4611      	mov	r1, r2
 80009ca:	8019      	strh	r1, [r3, #0]
 80009cc:	3302      	adds	r3, #2
 80009ce:	0c12      	lsrs	r2, r2, #16
 80009d0:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_Gsos4[3] = {0x90, 0x44, 0x00};
 80009d2:	4a5b      	ldr	r2, [pc, #364]	; (8000b40 <Send_MIDINoteOff_1+0x208>)
 80009d4:	f107 0314 	add.w	r3, r7, #20
 80009d8:	6812      	ldr	r2, [r2, #0]
 80009da:	4611      	mov	r1, r2
 80009dc:	8019      	strh	r1, [r3, #0]
 80009de:	3302      	adds	r3, #2
 80009e0:	0c12      	lsrs	r2, r2, #16
 80009e2:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_A4[3] = {0x90, 0x45, 0x00};
 80009e4:	4a57      	ldr	r2, [pc, #348]	; (8000b44 <Send_MIDINoteOff_1+0x20c>)
 80009e6:	f107 0310 	add.w	r3, r7, #16
 80009ea:	6812      	ldr	r2, [r2, #0]
 80009ec:	4611      	mov	r1, r2
 80009ee:	8019      	strh	r1, [r3, #0]
 80009f0:	3302      	adds	r3, #2
 80009f2:	0c12      	lsrs	r2, r2, #16
 80009f4:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_Asos4[3] = {0x90, 0x46, 0x00};
 80009f6:	4a54      	ldr	r2, [pc, #336]	; (8000b48 <Send_MIDINoteOff_1+0x210>)
 80009f8:	f107 030c 	add.w	r3, r7, #12
 80009fc:	6812      	ldr	r2, [r2, #0]
 80009fe:	4611      	mov	r1, r2
 8000a00:	8019      	strh	r1, [r3, #0]
 8000a02:	3302      	adds	r3, #2
 8000a04:	0c12      	lsrs	r2, r2, #16
 8000a06:	701a      	strb	r2, [r3, #0]
	uint8_t MIDI_B4[3] = {0x90, 0x47, 0x00};
 8000a08:	4a50      	ldr	r2, [pc, #320]	; (8000b4c <Send_MIDINoteOff_1+0x214>)
 8000a0a:	f107 0308 	add.w	r3, r7, #8
 8000a0e:	6812      	ldr	r2, [r2, #0]
 8000a10:	4611      	mov	r1, r2
 8000a12:	8019      	strh	r1, [r3, #0]
 8000a14:	3302      	adds	r3, #2
 8000a16:	0c12      	lsrs	r2, r2, #16
 8000a18:	701a      	strb	r2, [r3, #0]

	switch (control)
 8000a1a:	79fb      	ldrb	r3, [r7, #7]
 8000a1c:	2b0b      	cmp	r3, #11
 8000a1e:	d87b      	bhi.n	8000b18 <Send_MIDINoteOff_1+0x1e0>
 8000a20:	a201      	add	r2, pc, #4	; (adr r2, 8000a28 <Send_MIDINoteOff_1+0xf0>)
 8000a22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a26:	bf00      	nop
 8000a28:	08000a59 	.word	0x08000a59
 8000a2c:	08000a69 	.word	0x08000a69
 8000a30:	08000a79 	.word	0x08000a79
 8000a34:	08000a89 	.word	0x08000a89
 8000a38:	08000a99 	.word	0x08000a99
 8000a3c:	08000aa9 	.word	0x08000aa9
 8000a40:	08000ab9 	.word	0x08000ab9
 8000a44:	08000ac9 	.word	0x08000ac9
 8000a48:	08000ad9 	.word	0x08000ad9
 8000a4c:	08000ae9 	.word	0x08000ae9
 8000a50:	08000af9 	.word	0x08000af9
 8000a54:	08000b09 	.word	0x08000b09
	{
	case 0:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_C4, 3, 100);
 8000a58:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8000a5c:	2364      	movs	r3, #100	; 0x64
 8000a5e:	2203      	movs	r2, #3
 8000a60:	483b      	ldr	r0, [pc, #236]	; (8000b50 <Send_MIDINoteOff_1+0x218>)
 8000a62:	f001 fc8c 	bl	800237e <HAL_UART_Transmit>
		break;
 8000a66:	e057      	b.n	8000b18 <Send_MIDINoteOff_1+0x1e0>
	case 1:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_Csos4, 3, 100);
 8000a68:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8000a6c:	2364      	movs	r3, #100	; 0x64
 8000a6e:	2203      	movs	r2, #3
 8000a70:	4837      	ldr	r0, [pc, #220]	; (8000b50 <Send_MIDINoteOff_1+0x218>)
 8000a72:	f001 fc84 	bl	800237e <HAL_UART_Transmit>
		break;
 8000a76:	e04f      	b.n	8000b18 <Send_MIDINoteOff_1+0x1e0>
	case 2:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_D4, 3, 100);
 8000a78:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8000a7c:	2364      	movs	r3, #100	; 0x64
 8000a7e:	2203      	movs	r2, #3
 8000a80:	4833      	ldr	r0, [pc, #204]	; (8000b50 <Send_MIDINoteOff_1+0x218>)
 8000a82:	f001 fc7c 	bl	800237e <HAL_UART_Transmit>
		break;
 8000a86:	e047      	b.n	8000b18 <Send_MIDINoteOff_1+0x1e0>
	case 3:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_Dsos4, 3, 100);
 8000a88:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8000a8c:	2364      	movs	r3, #100	; 0x64
 8000a8e:	2203      	movs	r2, #3
 8000a90:	482f      	ldr	r0, [pc, #188]	; (8000b50 <Send_MIDINoteOff_1+0x218>)
 8000a92:	f001 fc74 	bl	800237e <HAL_UART_Transmit>
		break;
 8000a96:	e03f      	b.n	8000b18 <Send_MIDINoteOff_1+0x1e0>
	case 4:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_E4, 3, 100);
 8000a98:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8000a9c:	2364      	movs	r3, #100	; 0x64
 8000a9e:	2203      	movs	r2, #3
 8000aa0:	482b      	ldr	r0, [pc, #172]	; (8000b50 <Send_MIDINoteOff_1+0x218>)
 8000aa2:	f001 fc6c 	bl	800237e <HAL_UART_Transmit>
		break;
 8000aa6:	e037      	b.n	8000b18 <Send_MIDINoteOff_1+0x1e0>
	case 5:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_F4, 3, 100);
 8000aa8:	f107 0120 	add.w	r1, r7, #32
 8000aac:	2364      	movs	r3, #100	; 0x64
 8000aae:	2203      	movs	r2, #3
 8000ab0:	4827      	ldr	r0, [pc, #156]	; (8000b50 <Send_MIDINoteOff_1+0x218>)
 8000ab2:	f001 fc64 	bl	800237e <HAL_UART_Transmit>
		break;
 8000ab6:	e02f      	b.n	8000b18 <Send_MIDINoteOff_1+0x1e0>
	case 6:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_Fsos4, 3, 100);
 8000ab8:	f107 011c 	add.w	r1, r7, #28
 8000abc:	2364      	movs	r3, #100	; 0x64
 8000abe:	2203      	movs	r2, #3
 8000ac0:	4823      	ldr	r0, [pc, #140]	; (8000b50 <Send_MIDINoteOff_1+0x218>)
 8000ac2:	f001 fc5c 	bl	800237e <HAL_UART_Transmit>
		break;
 8000ac6:	e027      	b.n	8000b18 <Send_MIDINoteOff_1+0x1e0>

	case 7:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_G4, 3, 100);
 8000ac8:	f107 0118 	add.w	r1, r7, #24
 8000acc:	2364      	movs	r3, #100	; 0x64
 8000ace:	2203      	movs	r2, #3
 8000ad0:	481f      	ldr	r0, [pc, #124]	; (8000b50 <Send_MIDINoteOff_1+0x218>)
 8000ad2:	f001 fc54 	bl	800237e <HAL_UART_Transmit>
		break;
 8000ad6:	e01f      	b.n	8000b18 <Send_MIDINoteOff_1+0x1e0>

	case 8:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_Gsos4, 3, 100);
 8000ad8:	f107 0114 	add.w	r1, r7, #20
 8000adc:	2364      	movs	r3, #100	; 0x64
 8000ade:	2203      	movs	r2, #3
 8000ae0:	481b      	ldr	r0, [pc, #108]	; (8000b50 <Send_MIDINoteOff_1+0x218>)
 8000ae2:	f001 fc4c 	bl	800237e <HAL_UART_Transmit>
		break;
 8000ae6:	e017      	b.n	8000b18 <Send_MIDINoteOff_1+0x1e0>

	case 9:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_A4, 3, 100);
 8000ae8:	f107 0110 	add.w	r1, r7, #16
 8000aec:	2364      	movs	r3, #100	; 0x64
 8000aee:	2203      	movs	r2, #3
 8000af0:	4817      	ldr	r0, [pc, #92]	; (8000b50 <Send_MIDINoteOff_1+0x218>)
 8000af2:	f001 fc44 	bl	800237e <HAL_UART_Transmit>
		break;
 8000af6:	e00f      	b.n	8000b18 <Send_MIDINoteOff_1+0x1e0>

	case 10:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_Asos4, 3, 100);
 8000af8:	f107 010c 	add.w	r1, r7, #12
 8000afc:	2364      	movs	r3, #100	; 0x64
 8000afe:	2203      	movs	r2, #3
 8000b00:	4813      	ldr	r0, [pc, #76]	; (8000b50 <Send_MIDINoteOff_1+0x218>)
 8000b02:	f001 fc3c 	bl	800237e <HAL_UART_Transmit>
		break;
 8000b06:	e007      	b.n	8000b18 <Send_MIDINoteOff_1+0x1e0>

	case 11:
		HAL_UART_Transmit(&huart2, (uint8_t*)&MIDI_B4, 3, 100);
 8000b08:	f107 0108 	add.w	r1, r7, #8
 8000b0c:	2364      	movs	r3, #100	; 0x64
 8000b0e:	2203      	movs	r2, #3
 8000b10:	480f      	ldr	r0, [pc, #60]	; (8000b50 <Send_MIDINoteOff_1+0x218>)
 8000b12:	f001 fc34 	bl	800237e <HAL_UART_Transmit>
		break;
 8000b16:	bf00      	nop
	}
}
 8000b18:	bf00      	nop
 8000b1a:	3738      	adds	r7, #56	; 0x38
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	08003944 	.word	0x08003944
 8000b24:	08003948 	.word	0x08003948
 8000b28:	0800394c 	.word	0x0800394c
 8000b2c:	08003950 	.word	0x08003950
 8000b30:	08003954 	.word	0x08003954
 8000b34:	08003958 	.word	0x08003958
 8000b38:	0800395c 	.word	0x0800395c
 8000b3c:	08003960 	.word	0x08003960
 8000b40:	08003964 	.word	0x08003964
 8000b44:	08003968 	.word	0x08003968
 8000b48:	0800396c 	.word	0x0800396c
 8000b4c:	08003970 	.word	0x08003970
 8000b50:	20000084 	.word	0x20000084

08000b54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b0a0      	sub	sp, #128	; 0x80
 8000b58:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b5a:	f000 fabd 	bl	80010d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b5e:	f000 f80f 	bl	8000b80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b62:	f000 f8a5 	bl	8000cb0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b66:	f000 f879 	bl	8000c5c <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char msg[128] = {'\0'};
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	603b      	str	r3, [r7, #0]
 8000b6e:	1d3b      	adds	r3, r7, #4
 8000b70:	227c      	movs	r2, #124	; 0x7c
 8000b72:	2100      	movs	r1, #0
 8000b74:	4618      	mov	r0, r3
 8000b76:	f002 f88e 	bl	8002c96 <memset>
  {
//	  WriteControl(2);
//	  sprintf(msg, "La lectura es %d \n\r",HAL_GPIO_ReadPin(GPIOA, I1_Pin));
//	  printf(msg);

	  BucleMIDI();
 8000b7a:	f7ff fd17 	bl	80005ac <BucleMIDI>
 8000b7e:	e7fc      	b.n	8000b7a <main+0x26>

08000b80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b094      	sub	sp, #80	; 0x50
 8000b84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b86:	f107 031c 	add.w	r3, r7, #28
 8000b8a:	2234      	movs	r2, #52	; 0x34
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f002 f881 	bl	8002c96 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b94:	f107 0308 	add.w	r3, r7, #8
 8000b98:	2200      	movs	r2, #0
 8000b9a:	601a      	str	r2, [r3, #0]
 8000b9c:	605a      	str	r2, [r3, #4]
 8000b9e:	609a      	str	r2, [r3, #8]
 8000ba0:	60da      	str	r2, [r3, #12]
 8000ba2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	607b      	str	r3, [r7, #4]
 8000ba8:	4b2a      	ldr	r3, [pc, #168]	; (8000c54 <SystemClock_Config+0xd4>)
 8000baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bac:	4a29      	ldr	r2, [pc, #164]	; (8000c54 <SystemClock_Config+0xd4>)
 8000bae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bb2:	6413      	str	r3, [r2, #64]	; 0x40
 8000bb4:	4b27      	ldr	r3, [pc, #156]	; (8000c54 <SystemClock_Config+0xd4>)
 8000bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000bbc:	607b      	str	r3, [r7, #4]
 8000bbe:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	603b      	str	r3, [r7, #0]
 8000bc4:	4b24      	ldr	r3, [pc, #144]	; (8000c58 <SystemClock_Config+0xd8>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000bcc:	4a22      	ldr	r2, [pc, #136]	; (8000c58 <SystemClock_Config+0xd8>)
 8000bce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bd2:	6013      	str	r3, [r2, #0]
 8000bd4:	4b20      	ldr	r3, [pc, #128]	; (8000c58 <SystemClock_Config+0xd8>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000bdc:	603b      	str	r3, [r7, #0]
 8000bde:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000be0:	2302      	movs	r3, #2
 8000be2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000be4:	2301      	movs	r3, #1
 8000be6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000be8:	2310      	movs	r3, #16
 8000bea:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bec:	2302      	movs	r3, #2
 8000bee:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000bf4:	2310      	movs	r3, #16
 8000bf6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000bf8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000bfc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000bfe:	2304      	movs	r3, #4
 8000c00:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000c02:	2302      	movs	r3, #2
 8000c04:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c06:	2302      	movs	r3, #2
 8000c08:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c0a:	f107 031c 	add.w	r3, r7, #28
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f001 f8ca 	bl	8001da8 <HAL_RCC_OscConfig>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000c1a:	f000 f8dd 	bl	8000dd8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c1e:	230f      	movs	r3, #15
 8000c20:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c22:	2302      	movs	r3, #2
 8000c24:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c26:	2300      	movs	r3, #0
 8000c28:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c2e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c30:	2300      	movs	r3, #0
 8000c32:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c34:	f107 0308 	add.w	r3, r7, #8
 8000c38:	2102      	movs	r1, #2
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f000 fd6a 	bl	8001714 <HAL_RCC_ClockConfig>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000c46:	f000 f8c7 	bl	8000dd8 <Error_Handler>
  }
}
 8000c4a:	bf00      	nop
 8000c4c:	3750      	adds	r7, #80	; 0x50
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	40023800 	.word	0x40023800
 8000c58:	40007000 	.word	0x40007000

08000c5c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c60:	4b11      	ldr	r3, [pc, #68]	; (8000ca8 <MX_USART2_UART_Init+0x4c>)
 8000c62:	4a12      	ldr	r2, [pc, #72]	; (8000cac <MX_USART2_UART_Init+0x50>)
 8000c64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c66:	4b10      	ldr	r3, [pc, #64]	; (8000ca8 <MX_USART2_UART_Init+0x4c>)
 8000c68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c6e:	4b0e      	ldr	r3, [pc, #56]	; (8000ca8 <MX_USART2_UART_Init+0x4c>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c74:	4b0c      	ldr	r3, [pc, #48]	; (8000ca8 <MX_USART2_UART_Init+0x4c>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c7a:	4b0b      	ldr	r3, [pc, #44]	; (8000ca8 <MX_USART2_UART_Init+0x4c>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c80:	4b09      	ldr	r3, [pc, #36]	; (8000ca8 <MX_USART2_UART_Init+0x4c>)
 8000c82:	220c      	movs	r2, #12
 8000c84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c86:	4b08      	ldr	r3, [pc, #32]	; (8000ca8 <MX_USART2_UART_Init+0x4c>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c8c:	4b06      	ldr	r3, [pc, #24]	; (8000ca8 <MX_USART2_UART_Init+0x4c>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c92:	4805      	ldr	r0, [pc, #20]	; (8000ca8 <MX_USART2_UART_Init+0x4c>)
 8000c94:	f001 fb26 	bl	80022e4 <HAL_UART_Init>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000c9e:	f000 f89b 	bl	8000dd8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ca2:	bf00      	nop
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	20000084 	.word	0x20000084
 8000cac:	40004400 	.word	0x40004400

08000cb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b08a      	sub	sp, #40	; 0x28
 8000cb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb6:	f107 0314 	add.w	r3, r7, #20
 8000cba:	2200      	movs	r2, #0
 8000cbc:	601a      	str	r2, [r3, #0]
 8000cbe:	605a      	str	r2, [r3, #4]
 8000cc0:	609a      	str	r2, [r3, #8]
 8000cc2:	60da      	str	r2, [r3, #12]
 8000cc4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	613b      	str	r3, [r7, #16]
 8000cca:	4b3f      	ldr	r3, [pc, #252]	; (8000dc8 <MX_GPIO_Init+0x118>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cce:	4a3e      	ldr	r2, [pc, #248]	; (8000dc8 <MX_GPIO_Init+0x118>)
 8000cd0:	f043 0304 	orr.w	r3, r3, #4
 8000cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cd6:	4b3c      	ldr	r3, [pc, #240]	; (8000dc8 <MX_GPIO_Init+0x118>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cda:	f003 0304 	and.w	r3, r3, #4
 8000cde:	613b      	str	r3, [r7, #16]
 8000ce0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	60fb      	str	r3, [r7, #12]
 8000ce6:	4b38      	ldr	r3, [pc, #224]	; (8000dc8 <MX_GPIO_Init+0x118>)
 8000ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cea:	4a37      	ldr	r2, [pc, #220]	; (8000dc8 <MX_GPIO_Init+0x118>)
 8000cec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cf2:	4b35      	ldr	r3, [pc, #212]	; (8000dc8 <MX_GPIO_Init+0x118>)
 8000cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cfa:	60fb      	str	r3, [r7, #12]
 8000cfc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfe:	2300      	movs	r3, #0
 8000d00:	60bb      	str	r3, [r7, #8]
 8000d02:	4b31      	ldr	r3, [pc, #196]	; (8000dc8 <MX_GPIO_Init+0x118>)
 8000d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d06:	4a30      	ldr	r2, [pc, #192]	; (8000dc8 <MX_GPIO_Init+0x118>)
 8000d08:	f043 0301 	orr.w	r3, r3, #1
 8000d0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d0e:	4b2e      	ldr	r3, [pc, #184]	; (8000dc8 <MX_GPIO_Init+0x118>)
 8000d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d12:	f003 0301 	and.w	r3, r3, #1
 8000d16:	60bb      	str	r3, [r7, #8]
 8000d18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	607b      	str	r3, [r7, #4]
 8000d1e:	4b2a      	ldr	r3, [pc, #168]	; (8000dc8 <MX_GPIO_Init+0x118>)
 8000d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d22:	4a29      	ldr	r2, [pc, #164]	; (8000dc8 <MX_GPIO_Init+0x118>)
 8000d24:	f043 0302 	orr.w	r3, r3, #2
 8000d28:	6313      	str	r3, [r2, #48]	; 0x30
 8000d2a:	4b27      	ldr	r3, [pc, #156]	; (8000dc8 <MX_GPIO_Init+0x118>)
 8000d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2e:	f003 0302 	and.w	r3, r3, #2
 8000d32:	607b      	str	r3, [r7, #4]
 8000d34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|IS2_Pin|S3_Pin|OUT_MODE_Pin
 8000d36:	2200      	movs	r2, #0
 8000d38:	f44f 61f4 	mov.w	r1, #1952	; 0x7a0
 8000d3c:	4823      	ldr	r0, [pc, #140]	; (8000dcc <MX_GPIO_Init+0x11c>)
 8000d3e:	f000 fccf 	bl	80016e0 <HAL_GPIO_WritePin>
                          |S0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, S2_Pin|S1_Pin|IS1_Pin, GPIO_PIN_RESET);
 8000d42:	2200      	movs	r2, #0
 8000d44:	f44f 618c 	mov.w	r1, #1120	; 0x460
 8000d48:	4821      	ldr	r0, [pc, #132]	; (8000dd0 <MX_GPIO_Init+0x120>)
 8000d4a:	f000 fcc9 	bl	80016e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d54:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000d58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d5e:	f107 0314 	add.w	r3, r7, #20
 8000d62:	4619      	mov	r1, r3
 8000d64:	481b      	ldr	r0, [pc, #108]	; (8000dd4 <MX_GPIO_Init+0x124>)
 8000d66:	f000 fb0f 	bl	8001388 <HAL_GPIO_Init>

  /*Configure GPIO pins : I1_Pin I2_Pin */
  GPIO_InitStruct.Pin = I1_Pin|I2_Pin;
 8000d6a:	2303      	movs	r3, #3
 8000d6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000d72:	2302      	movs	r3, #2
 8000d74:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d76:	f107 0314 	add.w	r3, r7, #20
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	4813      	ldr	r0, [pc, #76]	; (8000dcc <MX_GPIO_Init+0x11c>)
 8000d7e:	f000 fb03 	bl	8001388 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin IS2_Pin S3_Pin OUT_MODE_Pin
                           S0_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|IS2_Pin|S3_Pin|OUT_MODE_Pin
 8000d82:	f44f 63f4 	mov.w	r3, #1952	; 0x7a0
 8000d86:	617b      	str	r3, [r7, #20]
                          |S0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d88:	2301      	movs	r3, #1
 8000d8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d90:	2300      	movs	r3, #0
 8000d92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d94:	f107 0314 	add.w	r3, r7, #20
 8000d98:	4619      	mov	r1, r3
 8000d9a:	480c      	ldr	r0, [pc, #48]	; (8000dcc <MX_GPIO_Init+0x11c>)
 8000d9c:	f000 faf4 	bl	8001388 <HAL_GPIO_Init>

  /*Configure GPIO pins : S2_Pin S1_Pin IS1_Pin */
  GPIO_InitStruct.Pin = S2_Pin|S1_Pin|IS1_Pin;
 8000da0:	f44f 638c 	mov.w	r3, #1120	; 0x460
 8000da4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da6:	2301      	movs	r3, #1
 8000da8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000daa:	2300      	movs	r3, #0
 8000dac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dae:	2300      	movs	r3, #0
 8000db0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db2:	f107 0314 	add.w	r3, r7, #20
 8000db6:	4619      	mov	r1, r3
 8000db8:	4805      	ldr	r0, [pc, #20]	; (8000dd0 <MX_GPIO_Init+0x120>)
 8000dba:	f000 fae5 	bl	8001388 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000dbe:	bf00      	nop
 8000dc0:	3728      	adds	r7, #40	; 0x28
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	40023800 	.word	0x40023800
 8000dcc:	40020000 	.word	0x40020000
 8000dd0:	40020400 	.word	0x40020400
 8000dd4:	40020800 	.word	0x40020800

08000dd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ddc:	b672      	cpsid	i
}
 8000dde:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000de0:	e7fe      	b.n	8000de0 <Error_Handler+0x8>
	...

08000de4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dea:	2300      	movs	r3, #0
 8000dec:	607b      	str	r3, [r7, #4]
 8000dee:	4b10      	ldr	r3, [pc, #64]	; (8000e30 <HAL_MspInit+0x4c>)
 8000df0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000df2:	4a0f      	ldr	r2, [pc, #60]	; (8000e30 <HAL_MspInit+0x4c>)
 8000df4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000df8:	6453      	str	r3, [r2, #68]	; 0x44
 8000dfa:	4b0d      	ldr	r3, [pc, #52]	; (8000e30 <HAL_MspInit+0x4c>)
 8000dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e02:	607b      	str	r3, [r7, #4]
 8000e04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e06:	2300      	movs	r3, #0
 8000e08:	603b      	str	r3, [r7, #0]
 8000e0a:	4b09      	ldr	r3, [pc, #36]	; (8000e30 <HAL_MspInit+0x4c>)
 8000e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e0e:	4a08      	ldr	r2, [pc, #32]	; (8000e30 <HAL_MspInit+0x4c>)
 8000e10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e14:	6413      	str	r3, [r2, #64]	; 0x40
 8000e16:	4b06      	ldr	r3, [pc, #24]	; (8000e30 <HAL_MspInit+0x4c>)
 8000e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e1e:	603b      	str	r3, [r7, #0]
 8000e20:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000e22:	2007      	movs	r0, #7
 8000e24:	f000 fa7c 	bl	8001320 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e28:	bf00      	nop
 8000e2a:	3708      	adds	r7, #8
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	40023800 	.word	0x40023800

08000e34 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b08a      	sub	sp, #40	; 0x28
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e3c:	f107 0314 	add.w	r3, r7, #20
 8000e40:	2200      	movs	r2, #0
 8000e42:	601a      	str	r2, [r3, #0]
 8000e44:	605a      	str	r2, [r3, #4]
 8000e46:	609a      	str	r2, [r3, #8]
 8000e48:	60da      	str	r2, [r3, #12]
 8000e4a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a19      	ldr	r2, [pc, #100]	; (8000eb8 <HAL_UART_MspInit+0x84>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d12b      	bne.n	8000eae <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e56:	2300      	movs	r3, #0
 8000e58:	613b      	str	r3, [r7, #16]
 8000e5a:	4b18      	ldr	r3, [pc, #96]	; (8000ebc <HAL_UART_MspInit+0x88>)
 8000e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e5e:	4a17      	ldr	r2, [pc, #92]	; (8000ebc <HAL_UART_MspInit+0x88>)
 8000e60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e64:	6413      	str	r3, [r2, #64]	; 0x40
 8000e66:	4b15      	ldr	r3, [pc, #84]	; (8000ebc <HAL_UART_MspInit+0x88>)
 8000e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e6e:	613b      	str	r3, [r7, #16]
 8000e70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e72:	2300      	movs	r3, #0
 8000e74:	60fb      	str	r3, [r7, #12]
 8000e76:	4b11      	ldr	r3, [pc, #68]	; (8000ebc <HAL_UART_MspInit+0x88>)
 8000e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7a:	4a10      	ldr	r2, [pc, #64]	; (8000ebc <HAL_UART_MspInit+0x88>)
 8000e7c:	f043 0301 	orr.w	r3, r3, #1
 8000e80:	6313      	str	r3, [r2, #48]	; 0x30
 8000e82:	4b0e      	ldr	r3, [pc, #56]	; (8000ebc <HAL_UART_MspInit+0x88>)
 8000e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e86:	f003 0301 	and.w	r3, r3, #1
 8000e8a:	60fb      	str	r3, [r7, #12]
 8000e8c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000e8e:	230c      	movs	r3, #12
 8000e90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e92:	2302      	movs	r3, #2
 8000e94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e96:	2300      	movs	r3, #0
 8000e98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e9a:	2303      	movs	r3, #3
 8000e9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e9e:	2307      	movs	r3, #7
 8000ea0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea2:	f107 0314 	add.w	r3, r7, #20
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4805      	ldr	r0, [pc, #20]	; (8000ec0 <HAL_UART_MspInit+0x8c>)
 8000eaa:	f000 fa6d 	bl	8001388 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000eae:	bf00      	nop
 8000eb0:	3728      	adds	r7, #40	; 0x28
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	40004400 	.word	0x40004400
 8000ebc:	40023800 	.word	0x40023800
 8000ec0:	40020000 	.word	0x40020000

08000ec4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ec8:	e7fe      	b.n	8000ec8 <NMI_Handler+0x4>

08000eca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eca:	b480      	push	{r7}
 8000ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ece:	e7fe      	b.n	8000ece <HardFault_Handler+0x4>

08000ed0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ed4:	e7fe      	b.n	8000ed4 <MemManage_Handler+0x4>

08000ed6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ed6:	b480      	push	{r7}
 8000ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eda:	e7fe      	b.n	8000eda <BusFault_Handler+0x4>

08000edc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ee0:	e7fe      	b.n	8000ee0 <UsageFault_Handler+0x4>

08000ee2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ee2:	b480      	push	{r7}
 8000ee4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ee6:	bf00      	nop
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr

08000ef0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ef4:	bf00      	nop
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr

08000efe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000efe:	b480      	push	{r7}
 8000f00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f02:	bf00      	nop
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr

08000f0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f10:	f000 f934 	bl	800117c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f14:	bf00      	nop
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	60f8      	str	r0, [r7, #12]
 8000f20:	60b9      	str	r1, [r7, #8]
 8000f22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f24:	2300      	movs	r3, #0
 8000f26:	617b      	str	r3, [r7, #20]
 8000f28:	e00a      	b.n	8000f40 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f2a:	f3af 8000 	nop.w
 8000f2e:	4601      	mov	r1, r0
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	1c5a      	adds	r2, r3, #1
 8000f34:	60ba      	str	r2, [r7, #8]
 8000f36:	b2ca      	uxtb	r2, r1
 8000f38:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	617b      	str	r3, [r7, #20]
 8000f40:	697a      	ldr	r2, [r7, #20]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	429a      	cmp	r2, r3
 8000f46:	dbf0      	blt.n	8000f2a <_read+0x12>
  }

  return len;
 8000f48:	687b      	ldr	r3, [r7, #4]
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3718      	adds	r7, #24
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b086      	sub	sp, #24
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	60f8      	str	r0, [r7, #12]
 8000f5a:	60b9      	str	r1, [r7, #8]
 8000f5c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f5e:	2300      	movs	r3, #0
 8000f60:	617b      	str	r3, [r7, #20]
 8000f62:	e009      	b.n	8000f78 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	1c5a      	adds	r2, r3, #1
 8000f68:	60ba      	str	r2, [r7, #8]
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	3301      	adds	r3, #1
 8000f76:	617b      	str	r3, [r7, #20]
 8000f78:	697a      	ldr	r2, [r7, #20]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	429a      	cmp	r2, r3
 8000f7e:	dbf1      	blt.n	8000f64 <_write+0x12>
  }
  return len;
 8000f80:	687b      	ldr	r3, [r7, #4]
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3718      	adds	r7, #24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <_close>:

int _close(int file)
{
 8000f8a:	b480      	push	{r7}
 8000f8c:	b083      	sub	sp, #12
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	370c      	adds	r7, #12
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr

08000fa2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	b083      	sub	sp, #12
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	6078      	str	r0, [r7, #4]
 8000faa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fb2:	605a      	str	r2, [r3, #4]
  return 0;
 8000fb4:	2300      	movs	r3, #0
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	370c      	adds	r7, #12
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr

08000fc2 <_isatty>:

int _isatty(int file)
{
 8000fc2:	b480      	push	{r7}
 8000fc4:	b083      	sub	sp, #12
 8000fc6:	af00      	add	r7, sp, #0
 8000fc8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fca:	2301      	movs	r3, #1
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	370c      	adds	r7, #12
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr

08000fd8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b085      	sub	sp, #20
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	60f8      	str	r0, [r7, #12]
 8000fe0:	60b9      	str	r1, [r7, #8]
 8000fe2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000fe4:	2300      	movs	r3, #0
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3714      	adds	r7, #20
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
	...

08000ff4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b086      	sub	sp, #24
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ffc:	4a14      	ldr	r2, [pc, #80]	; (8001050 <_sbrk+0x5c>)
 8000ffe:	4b15      	ldr	r3, [pc, #84]	; (8001054 <_sbrk+0x60>)
 8001000:	1ad3      	subs	r3, r2, r3
 8001002:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001008:	4b13      	ldr	r3, [pc, #76]	; (8001058 <_sbrk+0x64>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d102      	bne.n	8001016 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001010:	4b11      	ldr	r3, [pc, #68]	; (8001058 <_sbrk+0x64>)
 8001012:	4a12      	ldr	r2, [pc, #72]	; (800105c <_sbrk+0x68>)
 8001014:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001016:	4b10      	ldr	r3, [pc, #64]	; (8001058 <_sbrk+0x64>)
 8001018:	681a      	ldr	r2, [r3, #0]
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4413      	add	r3, r2
 800101e:	693a      	ldr	r2, [r7, #16]
 8001020:	429a      	cmp	r2, r3
 8001022:	d207      	bcs.n	8001034 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001024:	f001 fe86 	bl	8002d34 <__errno>
 8001028:	4603      	mov	r3, r0
 800102a:	220c      	movs	r2, #12
 800102c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800102e:	f04f 33ff 	mov.w	r3, #4294967295
 8001032:	e009      	b.n	8001048 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001034:	4b08      	ldr	r3, [pc, #32]	; (8001058 <_sbrk+0x64>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800103a:	4b07      	ldr	r3, [pc, #28]	; (8001058 <_sbrk+0x64>)
 800103c:	681a      	ldr	r2, [r3, #0]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4413      	add	r3, r2
 8001042:	4a05      	ldr	r2, [pc, #20]	; (8001058 <_sbrk+0x64>)
 8001044:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001046:	68fb      	ldr	r3, [r7, #12]
}
 8001048:	4618      	mov	r0, r3
 800104a:	3718      	adds	r7, #24
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	20020000 	.word	0x20020000
 8001054:	00000400 	.word	0x00000400
 8001058:	200000c8 	.word	0x200000c8
 800105c:	20000220 	.word	0x20000220

08001060 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001060:	b480      	push	{r7}
 8001062:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001064:	4b06      	ldr	r3, [pc, #24]	; (8001080 <SystemInit+0x20>)
 8001066:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800106a:	4a05      	ldr	r2, [pc, #20]	; (8001080 <SystemInit+0x20>)
 800106c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001070:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001074:	bf00      	nop
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	e000ed00 	.word	0xe000ed00

08001084 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001084:	f8df d034 	ldr.w	sp, [pc, #52]	; 80010bc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001088:	480d      	ldr	r0, [pc, #52]	; (80010c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800108a:	490e      	ldr	r1, [pc, #56]	; (80010c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800108c:	4a0e      	ldr	r2, [pc, #56]	; (80010c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800108e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001090:	e002      	b.n	8001098 <LoopCopyDataInit>

08001092 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001092:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001094:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001096:	3304      	adds	r3, #4

08001098 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001098:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800109a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800109c:	d3f9      	bcc.n	8001092 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800109e:	4a0b      	ldr	r2, [pc, #44]	; (80010cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80010a0:	4c0b      	ldr	r4, [pc, #44]	; (80010d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80010a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010a4:	e001      	b.n	80010aa <LoopFillZerobss>

080010a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010a8:	3204      	adds	r2, #4

080010aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010ac:	d3fb      	bcc.n	80010a6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80010ae:	f7ff ffd7 	bl	8001060 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010b2:	f001 fe45 	bl	8002d40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010b6:	f7ff fd4d 	bl	8000b54 <main>
  bx  lr    
 80010ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80010bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80010c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010c4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80010c8:	080039d0 	.word	0x080039d0
  ldr r2, =_sbss
 80010cc:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80010d0:	2000021c 	.word	0x2000021c

080010d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010d4:	e7fe      	b.n	80010d4 <ADC_IRQHandler>
	...

080010d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80010dc:	4b0e      	ldr	r3, [pc, #56]	; (8001118 <HAL_Init+0x40>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a0d      	ldr	r2, [pc, #52]	; (8001118 <HAL_Init+0x40>)
 80010e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80010e8:	4b0b      	ldr	r3, [pc, #44]	; (8001118 <HAL_Init+0x40>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a0a      	ldr	r2, [pc, #40]	; (8001118 <HAL_Init+0x40>)
 80010ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010f4:	4b08      	ldr	r3, [pc, #32]	; (8001118 <HAL_Init+0x40>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a07      	ldr	r2, [pc, #28]	; (8001118 <HAL_Init+0x40>)
 80010fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001100:	2003      	movs	r0, #3
 8001102:	f000 f90d 	bl	8001320 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001106:	2000      	movs	r0, #0
 8001108:	f000 f808 	bl	800111c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800110c:	f7ff fe6a 	bl	8000de4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40023c00 	.word	0x40023c00

0800111c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001124:	4b12      	ldr	r3, [pc, #72]	; (8001170 <HAL_InitTick+0x54>)
 8001126:	681a      	ldr	r2, [r3, #0]
 8001128:	4b12      	ldr	r3, [pc, #72]	; (8001174 <HAL_InitTick+0x58>)
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	4619      	mov	r1, r3
 800112e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001132:	fbb3 f3f1 	udiv	r3, r3, r1
 8001136:	fbb2 f3f3 	udiv	r3, r2, r3
 800113a:	4618      	mov	r0, r3
 800113c:	f000 f917 	bl	800136e <HAL_SYSTICK_Config>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001146:	2301      	movs	r3, #1
 8001148:	e00e      	b.n	8001168 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2b0f      	cmp	r3, #15
 800114e:	d80a      	bhi.n	8001166 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001150:	2200      	movs	r2, #0
 8001152:	6879      	ldr	r1, [r7, #4]
 8001154:	f04f 30ff 	mov.w	r0, #4294967295
 8001158:	f000 f8ed 	bl	8001336 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800115c:	4a06      	ldr	r2, [pc, #24]	; (8001178 <HAL_InitTick+0x5c>)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001162:	2300      	movs	r3, #0
 8001164:	e000      	b.n	8001168 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001166:	2301      	movs	r3, #1
}
 8001168:	4618      	mov	r0, r3
 800116a:	3708      	adds	r7, #8
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	20000000 	.word	0x20000000
 8001174:	20000008 	.word	0x20000008
 8001178:	20000004 	.word	0x20000004

0800117c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001180:	4b06      	ldr	r3, [pc, #24]	; (800119c <HAL_IncTick+0x20>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	461a      	mov	r2, r3
 8001186:	4b06      	ldr	r3, [pc, #24]	; (80011a0 <HAL_IncTick+0x24>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4413      	add	r3, r2
 800118c:	4a04      	ldr	r2, [pc, #16]	; (80011a0 <HAL_IncTick+0x24>)
 800118e:	6013      	str	r3, [r2, #0]
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	20000008 	.word	0x20000008
 80011a0:	200000cc 	.word	0x200000cc

080011a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  return uwTick;
 80011a8:	4b03      	ldr	r3, [pc, #12]	; (80011b8 <HAL_GetTick+0x14>)
 80011aa:	681b      	ldr	r3, [r3, #0]
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	200000cc 	.word	0x200000cc

080011bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011bc:	b480      	push	{r7}
 80011be:	b085      	sub	sp, #20
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	f003 0307 	and.w	r3, r3, #7
 80011ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011cc:	4b0c      	ldr	r3, [pc, #48]	; (8001200 <__NVIC_SetPriorityGrouping+0x44>)
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011d2:	68ba      	ldr	r2, [r7, #8]
 80011d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011d8:	4013      	ands	r3, r2
 80011da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011ee:	4a04      	ldr	r2, [pc, #16]	; (8001200 <__NVIC_SetPriorityGrouping+0x44>)
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	60d3      	str	r3, [r2, #12]
}
 80011f4:	bf00      	nop
 80011f6:	3714      	adds	r7, #20
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr
 8001200:	e000ed00 	.word	0xe000ed00

08001204 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001208:	4b04      	ldr	r3, [pc, #16]	; (800121c <__NVIC_GetPriorityGrouping+0x18>)
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	0a1b      	lsrs	r3, r3, #8
 800120e:	f003 0307 	and.w	r3, r3, #7
}
 8001212:	4618      	mov	r0, r3
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr
 800121c:	e000ed00 	.word	0xe000ed00

08001220 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	6039      	str	r1, [r7, #0]
 800122a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800122c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001230:	2b00      	cmp	r3, #0
 8001232:	db0a      	blt.n	800124a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	b2da      	uxtb	r2, r3
 8001238:	490c      	ldr	r1, [pc, #48]	; (800126c <__NVIC_SetPriority+0x4c>)
 800123a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123e:	0112      	lsls	r2, r2, #4
 8001240:	b2d2      	uxtb	r2, r2
 8001242:	440b      	add	r3, r1
 8001244:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001248:	e00a      	b.n	8001260 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	b2da      	uxtb	r2, r3
 800124e:	4908      	ldr	r1, [pc, #32]	; (8001270 <__NVIC_SetPriority+0x50>)
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	f003 030f 	and.w	r3, r3, #15
 8001256:	3b04      	subs	r3, #4
 8001258:	0112      	lsls	r2, r2, #4
 800125a:	b2d2      	uxtb	r2, r2
 800125c:	440b      	add	r3, r1
 800125e:	761a      	strb	r2, [r3, #24]
}
 8001260:	bf00      	nop
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr
 800126c:	e000e100 	.word	0xe000e100
 8001270:	e000ed00 	.word	0xe000ed00

08001274 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001274:	b480      	push	{r7}
 8001276:	b089      	sub	sp, #36	; 0x24
 8001278:	af00      	add	r7, sp, #0
 800127a:	60f8      	str	r0, [r7, #12]
 800127c:	60b9      	str	r1, [r7, #8]
 800127e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	f003 0307 	and.w	r3, r3, #7
 8001286:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	f1c3 0307 	rsb	r3, r3, #7
 800128e:	2b04      	cmp	r3, #4
 8001290:	bf28      	it	cs
 8001292:	2304      	movcs	r3, #4
 8001294:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	3304      	adds	r3, #4
 800129a:	2b06      	cmp	r3, #6
 800129c:	d902      	bls.n	80012a4 <NVIC_EncodePriority+0x30>
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	3b03      	subs	r3, #3
 80012a2:	e000      	b.n	80012a6 <NVIC_EncodePriority+0x32>
 80012a4:	2300      	movs	r3, #0
 80012a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a8:	f04f 32ff 	mov.w	r2, #4294967295
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	fa02 f303 	lsl.w	r3, r2, r3
 80012b2:	43da      	mvns	r2, r3
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	401a      	ands	r2, r3
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012bc:	f04f 31ff 	mov.w	r1, #4294967295
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	fa01 f303 	lsl.w	r3, r1, r3
 80012c6:	43d9      	mvns	r1, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012cc:	4313      	orrs	r3, r2
         );
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3724      	adds	r7, #36	; 0x24
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
	...

080012dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	3b01      	subs	r3, #1
 80012e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012ec:	d301      	bcc.n	80012f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012ee:	2301      	movs	r3, #1
 80012f0:	e00f      	b.n	8001312 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012f2:	4a0a      	ldr	r2, [pc, #40]	; (800131c <SysTick_Config+0x40>)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	3b01      	subs	r3, #1
 80012f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012fa:	210f      	movs	r1, #15
 80012fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001300:	f7ff ff8e 	bl	8001220 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001304:	4b05      	ldr	r3, [pc, #20]	; (800131c <SysTick_Config+0x40>)
 8001306:	2200      	movs	r2, #0
 8001308:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800130a:	4b04      	ldr	r3, [pc, #16]	; (800131c <SysTick_Config+0x40>)
 800130c:	2207      	movs	r2, #7
 800130e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001310:	2300      	movs	r3, #0
}
 8001312:	4618      	mov	r0, r3
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	e000e010 	.word	0xe000e010

08001320 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f7ff ff47 	bl	80011bc <__NVIC_SetPriorityGrouping>
}
 800132e:	bf00      	nop
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}

08001336 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001336:	b580      	push	{r7, lr}
 8001338:	b086      	sub	sp, #24
 800133a:	af00      	add	r7, sp, #0
 800133c:	4603      	mov	r3, r0
 800133e:	60b9      	str	r1, [r7, #8]
 8001340:	607a      	str	r2, [r7, #4]
 8001342:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001344:	2300      	movs	r3, #0
 8001346:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001348:	f7ff ff5c 	bl	8001204 <__NVIC_GetPriorityGrouping>
 800134c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800134e:	687a      	ldr	r2, [r7, #4]
 8001350:	68b9      	ldr	r1, [r7, #8]
 8001352:	6978      	ldr	r0, [r7, #20]
 8001354:	f7ff ff8e 	bl	8001274 <NVIC_EncodePriority>
 8001358:	4602      	mov	r2, r0
 800135a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800135e:	4611      	mov	r1, r2
 8001360:	4618      	mov	r0, r3
 8001362:	f7ff ff5d 	bl	8001220 <__NVIC_SetPriority>
}
 8001366:	bf00      	nop
 8001368:	3718      	adds	r7, #24
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}

0800136e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800136e:	b580      	push	{r7, lr}
 8001370:	b082      	sub	sp, #8
 8001372:	af00      	add	r7, sp, #0
 8001374:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001376:	6878      	ldr	r0, [r7, #4]
 8001378:	f7ff ffb0 	bl	80012dc <SysTick_Config>
 800137c:	4603      	mov	r3, r0
}
 800137e:	4618      	mov	r0, r3
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
	...

08001388 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001388:	b480      	push	{r7}
 800138a:	b089      	sub	sp, #36	; 0x24
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001392:	2300      	movs	r3, #0
 8001394:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001396:	2300      	movs	r3, #0
 8001398:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800139a:	2300      	movs	r3, #0
 800139c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800139e:	2300      	movs	r3, #0
 80013a0:	61fb      	str	r3, [r7, #28]
 80013a2:	e165      	b.n	8001670 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80013a4:	2201      	movs	r2, #1
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	697a      	ldr	r2, [r7, #20]
 80013b4:	4013      	ands	r3, r2
 80013b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80013b8:	693a      	ldr	r2, [r7, #16]
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	429a      	cmp	r2, r3
 80013be:	f040 8154 	bne.w	800166a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	f003 0303 	and.w	r3, r3, #3
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d005      	beq.n	80013da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80013d6:	2b02      	cmp	r3, #2
 80013d8:	d130      	bne.n	800143c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80013e0:	69fb      	ldr	r3, [r7, #28]
 80013e2:	005b      	lsls	r3, r3, #1
 80013e4:	2203      	movs	r2, #3
 80013e6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ea:	43db      	mvns	r3, r3
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	4013      	ands	r3, r2
 80013f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	68da      	ldr	r2, [r3, #12]
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	005b      	lsls	r3, r3, #1
 80013fa:	fa02 f303 	lsl.w	r3, r2, r3
 80013fe:	69ba      	ldr	r2, [r7, #24]
 8001400:	4313      	orrs	r3, r2
 8001402:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	69ba      	ldr	r2, [r7, #24]
 8001408:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001410:	2201      	movs	r2, #1
 8001412:	69fb      	ldr	r3, [r7, #28]
 8001414:	fa02 f303 	lsl.w	r3, r2, r3
 8001418:	43db      	mvns	r3, r3
 800141a:	69ba      	ldr	r2, [r7, #24]
 800141c:	4013      	ands	r3, r2
 800141e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	091b      	lsrs	r3, r3, #4
 8001426:	f003 0201 	and.w	r2, r3, #1
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	fa02 f303 	lsl.w	r3, r2, r3
 8001430:	69ba      	ldr	r2, [r7, #24]
 8001432:	4313      	orrs	r3, r2
 8001434:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	f003 0303 	and.w	r3, r3, #3
 8001444:	2b03      	cmp	r3, #3
 8001446:	d017      	beq.n	8001478 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	2203      	movs	r2, #3
 8001454:	fa02 f303 	lsl.w	r3, r2, r3
 8001458:	43db      	mvns	r3, r3
 800145a:	69ba      	ldr	r2, [r7, #24]
 800145c:	4013      	ands	r3, r2
 800145e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	689a      	ldr	r2, [r3, #8]
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	fa02 f303 	lsl.w	r3, r2, r3
 800146c:	69ba      	ldr	r2, [r7, #24]
 800146e:	4313      	orrs	r3, r2
 8001470:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	f003 0303 	and.w	r3, r3, #3
 8001480:	2b02      	cmp	r3, #2
 8001482:	d123      	bne.n	80014cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001484:	69fb      	ldr	r3, [r7, #28]
 8001486:	08da      	lsrs	r2, r3, #3
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	3208      	adds	r2, #8
 800148c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001490:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	f003 0307 	and.w	r3, r3, #7
 8001498:	009b      	lsls	r3, r3, #2
 800149a:	220f      	movs	r2, #15
 800149c:	fa02 f303 	lsl.w	r3, r2, r3
 80014a0:	43db      	mvns	r3, r3
 80014a2:	69ba      	ldr	r2, [r7, #24]
 80014a4:	4013      	ands	r3, r2
 80014a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	691a      	ldr	r2, [r3, #16]
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	f003 0307 	and.w	r3, r3, #7
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	fa02 f303 	lsl.w	r3, r2, r3
 80014b8:	69ba      	ldr	r2, [r7, #24]
 80014ba:	4313      	orrs	r3, r2
 80014bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80014be:	69fb      	ldr	r3, [r7, #28]
 80014c0:	08da      	lsrs	r2, r3, #3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	3208      	adds	r2, #8
 80014c6:	69b9      	ldr	r1, [r7, #24]
 80014c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	2203      	movs	r2, #3
 80014d8:	fa02 f303 	lsl.w	r3, r2, r3
 80014dc:	43db      	mvns	r3, r3
 80014de:	69ba      	ldr	r2, [r7, #24]
 80014e0:	4013      	ands	r3, r2
 80014e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f003 0203 	and.w	r2, r3, #3
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	fa02 f303 	lsl.w	r3, r2, r3
 80014f4:	69ba      	ldr	r2, [r7, #24]
 80014f6:	4313      	orrs	r3, r2
 80014f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	69ba      	ldr	r2, [r7, #24]
 80014fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001508:	2b00      	cmp	r3, #0
 800150a:	f000 80ae 	beq.w	800166a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	60fb      	str	r3, [r7, #12]
 8001512:	4b5d      	ldr	r3, [pc, #372]	; (8001688 <HAL_GPIO_Init+0x300>)
 8001514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001516:	4a5c      	ldr	r2, [pc, #368]	; (8001688 <HAL_GPIO_Init+0x300>)
 8001518:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800151c:	6453      	str	r3, [r2, #68]	; 0x44
 800151e:	4b5a      	ldr	r3, [pc, #360]	; (8001688 <HAL_GPIO_Init+0x300>)
 8001520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001522:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800152a:	4a58      	ldr	r2, [pc, #352]	; (800168c <HAL_GPIO_Init+0x304>)
 800152c:	69fb      	ldr	r3, [r7, #28]
 800152e:	089b      	lsrs	r3, r3, #2
 8001530:	3302      	adds	r3, #2
 8001532:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001536:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001538:	69fb      	ldr	r3, [r7, #28]
 800153a:	f003 0303 	and.w	r3, r3, #3
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	220f      	movs	r2, #15
 8001542:	fa02 f303 	lsl.w	r3, r2, r3
 8001546:	43db      	mvns	r3, r3
 8001548:	69ba      	ldr	r2, [r7, #24]
 800154a:	4013      	ands	r3, r2
 800154c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4a4f      	ldr	r2, [pc, #316]	; (8001690 <HAL_GPIO_Init+0x308>)
 8001552:	4293      	cmp	r3, r2
 8001554:	d025      	beq.n	80015a2 <HAL_GPIO_Init+0x21a>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4a4e      	ldr	r2, [pc, #312]	; (8001694 <HAL_GPIO_Init+0x30c>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d01f      	beq.n	800159e <HAL_GPIO_Init+0x216>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	4a4d      	ldr	r2, [pc, #308]	; (8001698 <HAL_GPIO_Init+0x310>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d019      	beq.n	800159a <HAL_GPIO_Init+0x212>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4a4c      	ldr	r2, [pc, #304]	; (800169c <HAL_GPIO_Init+0x314>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d013      	beq.n	8001596 <HAL_GPIO_Init+0x20e>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4a4b      	ldr	r2, [pc, #300]	; (80016a0 <HAL_GPIO_Init+0x318>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d00d      	beq.n	8001592 <HAL_GPIO_Init+0x20a>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	4a4a      	ldr	r2, [pc, #296]	; (80016a4 <HAL_GPIO_Init+0x31c>)
 800157a:	4293      	cmp	r3, r2
 800157c:	d007      	beq.n	800158e <HAL_GPIO_Init+0x206>
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4a49      	ldr	r2, [pc, #292]	; (80016a8 <HAL_GPIO_Init+0x320>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d101      	bne.n	800158a <HAL_GPIO_Init+0x202>
 8001586:	2306      	movs	r3, #6
 8001588:	e00c      	b.n	80015a4 <HAL_GPIO_Init+0x21c>
 800158a:	2307      	movs	r3, #7
 800158c:	e00a      	b.n	80015a4 <HAL_GPIO_Init+0x21c>
 800158e:	2305      	movs	r3, #5
 8001590:	e008      	b.n	80015a4 <HAL_GPIO_Init+0x21c>
 8001592:	2304      	movs	r3, #4
 8001594:	e006      	b.n	80015a4 <HAL_GPIO_Init+0x21c>
 8001596:	2303      	movs	r3, #3
 8001598:	e004      	b.n	80015a4 <HAL_GPIO_Init+0x21c>
 800159a:	2302      	movs	r3, #2
 800159c:	e002      	b.n	80015a4 <HAL_GPIO_Init+0x21c>
 800159e:	2301      	movs	r3, #1
 80015a0:	e000      	b.n	80015a4 <HAL_GPIO_Init+0x21c>
 80015a2:	2300      	movs	r3, #0
 80015a4:	69fa      	ldr	r2, [r7, #28]
 80015a6:	f002 0203 	and.w	r2, r2, #3
 80015aa:	0092      	lsls	r2, r2, #2
 80015ac:	4093      	lsls	r3, r2
 80015ae:	69ba      	ldr	r2, [r7, #24]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015b4:	4935      	ldr	r1, [pc, #212]	; (800168c <HAL_GPIO_Init+0x304>)
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	089b      	lsrs	r3, r3, #2
 80015ba:	3302      	adds	r3, #2
 80015bc:	69ba      	ldr	r2, [r7, #24]
 80015be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80015c2:	4b3a      	ldr	r3, [pc, #232]	; (80016ac <HAL_GPIO_Init+0x324>)
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	43db      	mvns	r3, r3
 80015cc:	69ba      	ldr	r2, [r7, #24]
 80015ce:	4013      	ands	r3, r2
 80015d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d003      	beq.n	80015e6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80015de:	69ba      	ldr	r2, [r7, #24]
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80015e6:	4a31      	ldr	r2, [pc, #196]	; (80016ac <HAL_GPIO_Init+0x324>)
 80015e8:	69bb      	ldr	r3, [r7, #24]
 80015ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80015ec:	4b2f      	ldr	r3, [pc, #188]	; (80016ac <HAL_GPIO_Init+0x324>)
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015f2:	693b      	ldr	r3, [r7, #16]
 80015f4:	43db      	mvns	r3, r3
 80015f6:	69ba      	ldr	r2, [r7, #24]
 80015f8:	4013      	ands	r3, r2
 80015fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001604:	2b00      	cmp	r3, #0
 8001606:	d003      	beq.n	8001610 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001608:	69ba      	ldr	r2, [r7, #24]
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	4313      	orrs	r3, r2
 800160e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001610:	4a26      	ldr	r2, [pc, #152]	; (80016ac <HAL_GPIO_Init+0x324>)
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001616:	4b25      	ldr	r3, [pc, #148]	; (80016ac <HAL_GPIO_Init+0x324>)
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	43db      	mvns	r3, r3
 8001620:	69ba      	ldr	r2, [r7, #24]
 8001622:	4013      	ands	r3, r2
 8001624:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800162e:	2b00      	cmp	r3, #0
 8001630:	d003      	beq.n	800163a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001632:	69ba      	ldr	r2, [r7, #24]
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	4313      	orrs	r3, r2
 8001638:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800163a:	4a1c      	ldr	r2, [pc, #112]	; (80016ac <HAL_GPIO_Init+0x324>)
 800163c:	69bb      	ldr	r3, [r7, #24]
 800163e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001640:	4b1a      	ldr	r3, [pc, #104]	; (80016ac <HAL_GPIO_Init+0x324>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	43db      	mvns	r3, r3
 800164a:	69ba      	ldr	r2, [r7, #24]
 800164c:	4013      	ands	r3, r2
 800164e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001658:	2b00      	cmp	r3, #0
 800165a:	d003      	beq.n	8001664 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800165c:	69ba      	ldr	r2, [r7, #24]
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	4313      	orrs	r3, r2
 8001662:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001664:	4a11      	ldr	r2, [pc, #68]	; (80016ac <HAL_GPIO_Init+0x324>)
 8001666:	69bb      	ldr	r3, [r7, #24]
 8001668:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	3301      	adds	r3, #1
 800166e:	61fb      	str	r3, [r7, #28]
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	2b0f      	cmp	r3, #15
 8001674:	f67f ae96 	bls.w	80013a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001678:	bf00      	nop
 800167a:	bf00      	nop
 800167c:	3724      	adds	r7, #36	; 0x24
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	40023800 	.word	0x40023800
 800168c:	40013800 	.word	0x40013800
 8001690:	40020000 	.word	0x40020000
 8001694:	40020400 	.word	0x40020400
 8001698:	40020800 	.word	0x40020800
 800169c:	40020c00 	.word	0x40020c00
 80016a0:	40021000 	.word	0x40021000
 80016a4:	40021400 	.word	0x40021400
 80016a8:	40021800 	.word	0x40021800
 80016ac:	40013c00 	.word	0x40013c00

080016b0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b085      	sub	sp, #20
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	460b      	mov	r3, r1
 80016ba:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	691a      	ldr	r2, [r3, #16]
 80016c0:	887b      	ldrh	r3, [r7, #2]
 80016c2:	4013      	ands	r3, r2
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d002      	beq.n	80016ce <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80016c8:	2301      	movs	r3, #1
 80016ca:	73fb      	strb	r3, [r7, #15]
 80016cc:	e001      	b.n	80016d2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80016ce:	2300      	movs	r3, #0
 80016d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80016d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3714      	adds	r7, #20
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr

080016e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	460b      	mov	r3, r1
 80016ea:	807b      	strh	r3, [r7, #2]
 80016ec:	4613      	mov	r3, r2
 80016ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80016f0:	787b      	ldrb	r3, [r7, #1]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d003      	beq.n	80016fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016f6:	887a      	ldrh	r2, [r7, #2]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80016fc:	e003      	b.n	8001706 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80016fe:	887b      	ldrh	r3, [r7, #2]
 8001700:	041a      	lsls	r2, r3, #16
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	619a      	str	r2, [r3, #24]
}
 8001706:	bf00      	nop
 8001708:	370c      	adds	r7, #12
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr
	...

08001714 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d101      	bne.n	8001728 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	e0cc      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001728:	4b68      	ldr	r3, [pc, #416]	; (80018cc <HAL_RCC_ClockConfig+0x1b8>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f003 030f 	and.w	r3, r3, #15
 8001730:	683a      	ldr	r2, [r7, #0]
 8001732:	429a      	cmp	r2, r3
 8001734:	d90c      	bls.n	8001750 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001736:	4b65      	ldr	r3, [pc, #404]	; (80018cc <HAL_RCC_ClockConfig+0x1b8>)
 8001738:	683a      	ldr	r2, [r7, #0]
 800173a:	b2d2      	uxtb	r2, r2
 800173c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800173e:	4b63      	ldr	r3, [pc, #396]	; (80018cc <HAL_RCC_ClockConfig+0x1b8>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f003 030f 	and.w	r3, r3, #15
 8001746:	683a      	ldr	r2, [r7, #0]
 8001748:	429a      	cmp	r2, r3
 800174a:	d001      	beq.n	8001750 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800174c:	2301      	movs	r3, #1
 800174e:	e0b8      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f003 0302 	and.w	r3, r3, #2
 8001758:	2b00      	cmp	r3, #0
 800175a:	d020      	beq.n	800179e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f003 0304 	and.w	r3, r3, #4
 8001764:	2b00      	cmp	r3, #0
 8001766:	d005      	beq.n	8001774 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001768:	4b59      	ldr	r3, [pc, #356]	; (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	4a58      	ldr	r2, [pc, #352]	; (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 800176e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001772:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 0308 	and.w	r3, r3, #8
 800177c:	2b00      	cmp	r3, #0
 800177e:	d005      	beq.n	800178c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001780:	4b53      	ldr	r3, [pc, #332]	; (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001782:	689b      	ldr	r3, [r3, #8]
 8001784:	4a52      	ldr	r2, [pc, #328]	; (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001786:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800178a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800178c:	4b50      	ldr	r3, [pc, #320]	; (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 800178e:	689b      	ldr	r3, [r3, #8]
 8001790:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	494d      	ldr	r1, [pc, #308]	; (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 800179a:	4313      	orrs	r3, r2
 800179c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f003 0301 	and.w	r3, r3, #1
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d044      	beq.n	8001834 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d107      	bne.n	80017c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017b2:	4b47      	ldr	r3, [pc, #284]	; (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d119      	bne.n	80017f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e07f      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	2b02      	cmp	r3, #2
 80017c8:	d003      	beq.n	80017d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017ce:	2b03      	cmp	r3, #3
 80017d0:	d107      	bne.n	80017e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017d2:	4b3f      	ldr	r3, [pc, #252]	; (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d109      	bne.n	80017f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e06f      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017e2:	4b3b      	ldr	r3, [pc, #236]	; (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d101      	bne.n	80017f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e067      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017f2:	4b37      	ldr	r3, [pc, #220]	; (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	f023 0203 	bic.w	r2, r3, #3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	4934      	ldr	r1, [pc, #208]	; (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001800:	4313      	orrs	r3, r2
 8001802:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001804:	f7ff fcce 	bl	80011a4 <HAL_GetTick>
 8001808:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800180a:	e00a      	b.n	8001822 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800180c:	f7ff fcca 	bl	80011a4 <HAL_GetTick>
 8001810:	4602      	mov	r2, r0
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	f241 3288 	movw	r2, #5000	; 0x1388
 800181a:	4293      	cmp	r3, r2
 800181c:	d901      	bls.n	8001822 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e04f      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001822:	4b2b      	ldr	r3, [pc, #172]	; (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001824:	689b      	ldr	r3, [r3, #8]
 8001826:	f003 020c 	and.w	r2, r3, #12
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	429a      	cmp	r2, r3
 8001832:	d1eb      	bne.n	800180c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001834:	4b25      	ldr	r3, [pc, #148]	; (80018cc <HAL_RCC_ClockConfig+0x1b8>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 030f 	and.w	r3, r3, #15
 800183c:	683a      	ldr	r2, [r7, #0]
 800183e:	429a      	cmp	r2, r3
 8001840:	d20c      	bcs.n	800185c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001842:	4b22      	ldr	r3, [pc, #136]	; (80018cc <HAL_RCC_ClockConfig+0x1b8>)
 8001844:	683a      	ldr	r2, [r7, #0]
 8001846:	b2d2      	uxtb	r2, r2
 8001848:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800184a:	4b20      	ldr	r3, [pc, #128]	; (80018cc <HAL_RCC_ClockConfig+0x1b8>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 030f 	and.w	r3, r3, #15
 8001852:	683a      	ldr	r2, [r7, #0]
 8001854:	429a      	cmp	r2, r3
 8001856:	d001      	beq.n	800185c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	e032      	b.n	80018c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0304 	and.w	r3, r3, #4
 8001864:	2b00      	cmp	r3, #0
 8001866:	d008      	beq.n	800187a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001868:	4b19      	ldr	r3, [pc, #100]	; (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	4916      	ldr	r1, [pc, #88]	; (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001876:	4313      	orrs	r3, r2
 8001878:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 0308 	and.w	r3, r3, #8
 8001882:	2b00      	cmp	r3, #0
 8001884:	d009      	beq.n	800189a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001886:	4b12      	ldr	r3, [pc, #72]	; (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	691b      	ldr	r3, [r3, #16]
 8001892:	00db      	lsls	r3, r3, #3
 8001894:	490e      	ldr	r1, [pc, #56]	; (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001896:	4313      	orrs	r3, r2
 8001898:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800189a:	f000 f855 	bl	8001948 <HAL_RCC_GetSysClockFreq>
 800189e:	4602      	mov	r2, r0
 80018a0:	4b0b      	ldr	r3, [pc, #44]	; (80018d0 <HAL_RCC_ClockConfig+0x1bc>)
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	091b      	lsrs	r3, r3, #4
 80018a6:	f003 030f 	and.w	r3, r3, #15
 80018aa:	490a      	ldr	r1, [pc, #40]	; (80018d4 <HAL_RCC_ClockConfig+0x1c0>)
 80018ac:	5ccb      	ldrb	r3, [r1, r3]
 80018ae:	fa22 f303 	lsr.w	r3, r2, r3
 80018b2:	4a09      	ldr	r2, [pc, #36]	; (80018d8 <HAL_RCC_ClockConfig+0x1c4>)
 80018b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80018b6:	4b09      	ldr	r3, [pc, #36]	; (80018dc <HAL_RCC_ClockConfig+0x1c8>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7ff fc2e 	bl	800111c <HAL_InitTick>

  return HAL_OK;
 80018c0:	2300      	movs	r3, #0
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	40023c00 	.word	0x40023c00
 80018d0:	40023800 	.word	0x40023800
 80018d4:	08003974 	.word	0x08003974
 80018d8:	20000000 	.word	0x20000000
 80018dc:	20000004 	.word	0x20000004

080018e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018e4:	4b03      	ldr	r3, [pc, #12]	; (80018f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80018e6:	681b      	ldr	r3, [r3, #0]
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop
 80018f4:	20000000 	.word	0x20000000

080018f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80018fc:	f7ff fff0 	bl	80018e0 <HAL_RCC_GetHCLKFreq>
 8001900:	4602      	mov	r2, r0
 8001902:	4b05      	ldr	r3, [pc, #20]	; (8001918 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	0a9b      	lsrs	r3, r3, #10
 8001908:	f003 0307 	and.w	r3, r3, #7
 800190c:	4903      	ldr	r1, [pc, #12]	; (800191c <HAL_RCC_GetPCLK1Freq+0x24>)
 800190e:	5ccb      	ldrb	r3, [r1, r3]
 8001910:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001914:	4618      	mov	r0, r3
 8001916:	bd80      	pop	{r7, pc}
 8001918:	40023800 	.word	0x40023800
 800191c:	08003984 	.word	0x08003984

08001920 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001924:	f7ff ffdc 	bl	80018e0 <HAL_RCC_GetHCLKFreq>
 8001928:	4602      	mov	r2, r0
 800192a:	4b05      	ldr	r3, [pc, #20]	; (8001940 <HAL_RCC_GetPCLK2Freq+0x20>)
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	0b5b      	lsrs	r3, r3, #13
 8001930:	f003 0307 	and.w	r3, r3, #7
 8001934:	4903      	ldr	r1, [pc, #12]	; (8001944 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001936:	5ccb      	ldrb	r3, [r1, r3]
 8001938:	fa22 f303 	lsr.w	r3, r2, r3
}
 800193c:	4618      	mov	r0, r3
 800193e:	bd80      	pop	{r7, pc}
 8001940:	40023800 	.word	0x40023800
 8001944:	08003984 	.word	0x08003984

08001948 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001948:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800194c:	b0ae      	sub	sp, #184	; 0xb8
 800194e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001950:	2300      	movs	r3, #0
 8001952:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8001956:	2300      	movs	r3, #0
 8001958:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 800195c:	2300      	movs	r3, #0
 800195e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8001962:	2300      	movs	r3, #0
 8001964:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8001968:	2300      	movs	r3, #0
 800196a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800196e:	4bcb      	ldr	r3, [pc, #812]	; (8001c9c <HAL_RCC_GetSysClockFreq+0x354>)
 8001970:	689b      	ldr	r3, [r3, #8]
 8001972:	f003 030c 	and.w	r3, r3, #12
 8001976:	2b0c      	cmp	r3, #12
 8001978:	f200 8206 	bhi.w	8001d88 <HAL_RCC_GetSysClockFreq+0x440>
 800197c:	a201      	add	r2, pc, #4	; (adr r2, 8001984 <HAL_RCC_GetSysClockFreq+0x3c>)
 800197e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001982:	bf00      	nop
 8001984:	080019b9 	.word	0x080019b9
 8001988:	08001d89 	.word	0x08001d89
 800198c:	08001d89 	.word	0x08001d89
 8001990:	08001d89 	.word	0x08001d89
 8001994:	080019c1 	.word	0x080019c1
 8001998:	08001d89 	.word	0x08001d89
 800199c:	08001d89 	.word	0x08001d89
 80019a0:	08001d89 	.word	0x08001d89
 80019a4:	080019c9 	.word	0x080019c9
 80019a8:	08001d89 	.word	0x08001d89
 80019ac:	08001d89 	.word	0x08001d89
 80019b0:	08001d89 	.word	0x08001d89
 80019b4:	08001bb9 	.word	0x08001bb9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019b8:	4bb9      	ldr	r3, [pc, #740]	; (8001ca0 <HAL_RCC_GetSysClockFreq+0x358>)
 80019ba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80019be:	e1e7      	b.n	8001d90 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019c0:	4bb8      	ldr	r3, [pc, #736]	; (8001ca4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80019c2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80019c6:	e1e3      	b.n	8001d90 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80019c8:	4bb4      	ldr	r3, [pc, #720]	; (8001c9c <HAL_RCC_GetSysClockFreq+0x354>)
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80019d0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80019d4:	4bb1      	ldr	r3, [pc, #708]	; (8001c9c <HAL_RCC_GetSysClockFreq+0x354>)
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d071      	beq.n	8001ac4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019e0:	4bae      	ldr	r3, [pc, #696]	; (8001c9c <HAL_RCC_GetSysClockFreq+0x354>)
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	099b      	lsrs	r3, r3, #6
 80019e6:	2200      	movs	r2, #0
 80019e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80019ec:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80019f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80019f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019f8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80019fc:	2300      	movs	r3, #0
 80019fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001a02:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001a06:	4622      	mov	r2, r4
 8001a08:	462b      	mov	r3, r5
 8001a0a:	f04f 0000 	mov.w	r0, #0
 8001a0e:	f04f 0100 	mov.w	r1, #0
 8001a12:	0159      	lsls	r1, r3, #5
 8001a14:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a18:	0150      	lsls	r0, r2, #5
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	4621      	mov	r1, r4
 8001a20:	1a51      	subs	r1, r2, r1
 8001a22:	6439      	str	r1, [r7, #64]	; 0x40
 8001a24:	4629      	mov	r1, r5
 8001a26:	eb63 0301 	sbc.w	r3, r3, r1
 8001a2a:	647b      	str	r3, [r7, #68]	; 0x44
 8001a2c:	f04f 0200 	mov.w	r2, #0
 8001a30:	f04f 0300 	mov.w	r3, #0
 8001a34:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001a38:	4649      	mov	r1, r9
 8001a3a:	018b      	lsls	r3, r1, #6
 8001a3c:	4641      	mov	r1, r8
 8001a3e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a42:	4641      	mov	r1, r8
 8001a44:	018a      	lsls	r2, r1, #6
 8001a46:	4641      	mov	r1, r8
 8001a48:	1a51      	subs	r1, r2, r1
 8001a4a:	63b9      	str	r1, [r7, #56]	; 0x38
 8001a4c:	4649      	mov	r1, r9
 8001a4e:	eb63 0301 	sbc.w	r3, r3, r1
 8001a52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a54:	f04f 0200 	mov.w	r2, #0
 8001a58:	f04f 0300 	mov.w	r3, #0
 8001a5c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001a60:	4649      	mov	r1, r9
 8001a62:	00cb      	lsls	r3, r1, #3
 8001a64:	4641      	mov	r1, r8
 8001a66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001a6a:	4641      	mov	r1, r8
 8001a6c:	00ca      	lsls	r2, r1, #3
 8001a6e:	4610      	mov	r0, r2
 8001a70:	4619      	mov	r1, r3
 8001a72:	4603      	mov	r3, r0
 8001a74:	4622      	mov	r2, r4
 8001a76:	189b      	adds	r3, r3, r2
 8001a78:	633b      	str	r3, [r7, #48]	; 0x30
 8001a7a:	462b      	mov	r3, r5
 8001a7c:	460a      	mov	r2, r1
 8001a7e:	eb42 0303 	adc.w	r3, r2, r3
 8001a82:	637b      	str	r3, [r7, #52]	; 0x34
 8001a84:	f04f 0200 	mov.w	r2, #0
 8001a88:	f04f 0300 	mov.w	r3, #0
 8001a8c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001a90:	4629      	mov	r1, r5
 8001a92:	024b      	lsls	r3, r1, #9
 8001a94:	4621      	mov	r1, r4
 8001a96:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a9a:	4621      	mov	r1, r4
 8001a9c:	024a      	lsls	r2, r1, #9
 8001a9e:	4610      	mov	r0, r2
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001aac:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001ab0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001ab4:	f7fe fbfc 	bl	80002b0 <__aeabi_uldivmod>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	460b      	mov	r3, r1
 8001abc:	4613      	mov	r3, r2
 8001abe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001ac2:	e067      	b.n	8001b94 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
    	  pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ac4:	4b75      	ldr	r3, [pc, #468]	; (8001c9c <HAL_RCC_GetSysClockFreq+0x354>)
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	099b      	lsrs	r3, r3, #6
 8001aca:	2200      	movs	r2, #0
 8001acc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001ad0:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001ad4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001ad8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001adc:	67bb      	str	r3, [r7, #120]	; 0x78
 8001ade:	2300      	movs	r3, #0
 8001ae0:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001ae2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001ae6:	4622      	mov	r2, r4
 8001ae8:	462b      	mov	r3, r5
 8001aea:	f04f 0000 	mov.w	r0, #0
 8001aee:	f04f 0100 	mov.w	r1, #0
 8001af2:	0159      	lsls	r1, r3, #5
 8001af4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001af8:	0150      	lsls	r0, r2, #5
 8001afa:	4602      	mov	r2, r0
 8001afc:	460b      	mov	r3, r1
 8001afe:	4621      	mov	r1, r4
 8001b00:	1a51      	subs	r1, r2, r1
 8001b02:	62b9      	str	r1, [r7, #40]	; 0x28
 8001b04:	4629      	mov	r1, r5
 8001b06:	eb63 0301 	sbc.w	r3, r3, r1
 8001b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b0c:	f04f 0200 	mov.w	r2, #0
 8001b10:	f04f 0300 	mov.w	r3, #0
 8001b14:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001b18:	4649      	mov	r1, r9
 8001b1a:	018b      	lsls	r3, r1, #6
 8001b1c:	4641      	mov	r1, r8
 8001b1e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b22:	4641      	mov	r1, r8
 8001b24:	018a      	lsls	r2, r1, #6
 8001b26:	4641      	mov	r1, r8
 8001b28:	ebb2 0a01 	subs.w	sl, r2, r1
 8001b2c:	4649      	mov	r1, r9
 8001b2e:	eb63 0b01 	sbc.w	fp, r3, r1
 8001b32:	f04f 0200 	mov.w	r2, #0
 8001b36:	f04f 0300 	mov.w	r3, #0
 8001b3a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001b3e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001b42:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001b46:	4692      	mov	sl, r2
 8001b48:	469b      	mov	fp, r3
 8001b4a:	4623      	mov	r3, r4
 8001b4c:	eb1a 0303 	adds.w	r3, sl, r3
 8001b50:	623b      	str	r3, [r7, #32]
 8001b52:	462b      	mov	r3, r5
 8001b54:	eb4b 0303 	adc.w	r3, fp, r3
 8001b58:	627b      	str	r3, [r7, #36]	; 0x24
 8001b5a:	f04f 0200 	mov.w	r2, #0
 8001b5e:	f04f 0300 	mov.w	r3, #0
 8001b62:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001b66:	4629      	mov	r1, r5
 8001b68:	028b      	lsls	r3, r1, #10
 8001b6a:	4621      	mov	r1, r4
 8001b6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b70:	4621      	mov	r1, r4
 8001b72:	028a      	lsls	r2, r1, #10
 8001b74:	4610      	mov	r0, r2
 8001b76:	4619      	mov	r1, r3
 8001b78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	673b      	str	r3, [r7, #112]	; 0x70
 8001b80:	677a      	str	r2, [r7, #116]	; 0x74
 8001b82:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001b86:	f7fe fb93 	bl	80002b0 <__aeabi_uldivmod>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	460b      	mov	r3, r1
 8001b8e:	4613      	mov	r3, r2
 8001b90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b94:	4b41      	ldr	r3, [pc, #260]	; (8001c9c <HAL_RCC_GetSysClockFreq+0x354>)
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	0c1b      	lsrs	r3, r3, #16
 8001b9a:	f003 0303 	and.w	r3, r3, #3
 8001b9e:	3301      	adds	r3, #1
 8001ba0:	005b      	lsls	r3, r3, #1
 8001ba2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8001ba6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001baa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001bae:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bb2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001bb6:	e0eb      	b.n	8001d90 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bb8:	4b38      	ldr	r3, [pc, #224]	; (8001c9c <HAL_RCC_GetSysClockFreq+0x354>)
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001bc0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bc4:	4b35      	ldr	r3, [pc, #212]	; (8001c9c <HAL_RCC_GetSysClockFreq+0x354>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d06b      	beq.n	8001ca8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bd0:	4b32      	ldr	r3, [pc, #200]	; (8001c9c <HAL_RCC_GetSysClockFreq+0x354>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	099b      	lsrs	r3, r3, #6
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	66bb      	str	r3, [r7, #104]	; 0x68
 8001bda:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001bdc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001bde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001be2:	663b      	str	r3, [r7, #96]	; 0x60
 8001be4:	2300      	movs	r3, #0
 8001be6:	667b      	str	r3, [r7, #100]	; 0x64
 8001be8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001bec:	4622      	mov	r2, r4
 8001bee:	462b      	mov	r3, r5
 8001bf0:	f04f 0000 	mov.w	r0, #0
 8001bf4:	f04f 0100 	mov.w	r1, #0
 8001bf8:	0159      	lsls	r1, r3, #5
 8001bfa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bfe:	0150      	lsls	r0, r2, #5
 8001c00:	4602      	mov	r2, r0
 8001c02:	460b      	mov	r3, r1
 8001c04:	4621      	mov	r1, r4
 8001c06:	1a51      	subs	r1, r2, r1
 8001c08:	61b9      	str	r1, [r7, #24]
 8001c0a:	4629      	mov	r1, r5
 8001c0c:	eb63 0301 	sbc.w	r3, r3, r1
 8001c10:	61fb      	str	r3, [r7, #28]
 8001c12:	f04f 0200 	mov.w	r2, #0
 8001c16:	f04f 0300 	mov.w	r3, #0
 8001c1a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001c1e:	4659      	mov	r1, fp
 8001c20:	018b      	lsls	r3, r1, #6
 8001c22:	4651      	mov	r1, sl
 8001c24:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c28:	4651      	mov	r1, sl
 8001c2a:	018a      	lsls	r2, r1, #6
 8001c2c:	4651      	mov	r1, sl
 8001c2e:	ebb2 0801 	subs.w	r8, r2, r1
 8001c32:	4659      	mov	r1, fp
 8001c34:	eb63 0901 	sbc.w	r9, r3, r1
 8001c38:	f04f 0200 	mov.w	r2, #0
 8001c3c:	f04f 0300 	mov.w	r3, #0
 8001c40:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c44:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c48:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c4c:	4690      	mov	r8, r2
 8001c4e:	4699      	mov	r9, r3
 8001c50:	4623      	mov	r3, r4
 8001c52:	eb18 0303 	adds.w	r3, r8, r3
 8001c56:	613b      	str	r3, [r7, #16]
 8001c58:	462b      	mov	r3, r5
 8001c5a:	eb49 0303 	adc.w	r3, r9, r3
 8001c5e:	617b      	str	r3, [r7, #20]
 8001c60:	f04f 0200 	mov.w	r2, #0
 8001c64:	f04f 0300 	mov.w	r3, #0
 8001c68:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001c6c:	4629      	mov	r1, r5
 8001c6e:	024b      	lsls	r3, r1, #9
 8001c70:	4621      	mov	r1, r4
 8001c72:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001c76:	4621      	mov	r1, r4
 8001c78:	024a      	lsls	r2, r1, #9
 8001c7a:	4610      	mov	r0, r2
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001c82:	2200      	movs	r2, #0
 8001c84:	65bb      	str	r3, [r7, #88]	; 0x58
 8001c86:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001c88:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001c8c:	f7fe fb10 	bl	80002b0 <__aeabi_uldivmod>
 8001c90:	4602      	mov	r2, r0
 8001c92:	460b      	mov	r3, r1
 8001c94:	4613      	mov	r3, r2
 8001c96:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001c9a:	e065      	b.n	8001d68 <HAL_RCC_GetSysClockFreq+0x420>
 8001c9c:	40023800 	.word	0x40023800
 8001ca0:	00f42400 	.word	0x00f42400
 8001ca4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ca8:	4b3d      	ldr	r3, [pc, #244]	; (8001da0 <HAL_RCC_GetSysClockFreq+0x458>)
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	099b      	lsrs	r3, r3, #6
 8001cae:	2200      	movs	r2, #0
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	4611      	mov	r1, r2
 8001cb4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001cb8:	653b      	str	r3, [r7, #80]	; 0x50
 8001cba:	2300      	movs	r3, #0
 8001cbc:	657b      	str	r3, [r7, #84]	; 0x54
 8001cbe:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001cc2:	4642      	mov	r2, r8
 8001cc4:	464b      	mov	r3, r9
 8001cc6:	f04f 0000 	mov.w	r0, #0
 8001cca:	f04f 0100 	mov.w	r1, #0
 8001cce:	0159      	lsls	r1, r3, #5
 8001cd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cd4:	0150      	lsls	r0, r2, #5
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	460b      	mov	r3, r1
 8001cda:	4641      	mov	r1, r8
 8001cdc:	1a51      	subs	r1, r2, r1
 8001cde:	60b9      	str	r1, [r7, #8]
 8001ce0:	4649      	mov	r1, r9
 8001ce2:	eb63 0301 	sbc.w	r3, r3, r1
 8001ce6:	60fb      	str	r3, [r7, #12]
 8001ce8:	f04f 0200 	mov.w	r2, #0
 8001cec:	f04f 0300 	mov.w	r3, #0
 8001cf0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001cf4:	4659      	mov	r1, fp
 8001cf6:	018b      	lsls	r3, r1, #6
 8001cf8:	4651      	mov	r1, sl
 8001cfa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001cfe:	4651      	mov	r1, sl
 8001d00:	018a      	lsls	r2, r1, #6
 8001d02:	4651      	mov	r1, sl
 8001d04:	1a54      	subs	r4, r2, r1
 8001d06:	4659      	mov	r1, fp
 8001d08:	eb63 0501 	sbc.w	r5, r3, r1
 8001d0c:	f04f 0200 	mov.w	r2, #0
 8001d10:	f04f 0300 	mov.w	r3, #0
 8001d14:	00eb      	lsls	r3, r5, #3
 8001d16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d1a:	00e2      	lsls	r2, r4, #3
 8001d1c:	4614      	mov	r4, r2
 8001d1e:	461d      	mov	r5, r3
 8001d20:	4643      	mov	r3, r8
 8001d22:	18e3      	adds	r3, r4, r3
 8001d24:	603b      	str	r3, [r7, #0]
 8001d26:	464b      	mov	r3, r9
 8001d28:	eb45 0303 	adc.w	r3, r5, r3
 8001d2c:	607b      	str	r3, [r7, #4]
 8001d2e:	f04f 0200 	mov.w	r2, #0
 8001d32:	f04f 0300 	mov.w	r3, #0
 8001d36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d3a:	4629      	mov	r1, r5
 8001d3c:	028b      	lsls	r3, r1, #10
 8001d3e:	4621      	mov	r1, r4
 8001d40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d44:	4621      	mov	r1, r4
 8001d46:	028a      	lsls	r2, r1, #10
 8001d48:	4610      	mov	r0, r2
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001d50:	2200      	movs	r2, #0
 8001d52:	64bb      	str	r3, [r7, #72]	; 0x48
 8001d54:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001d56:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001d5a:	f7fe faa9 	bl	80002b0 <__aeabi_uldivmod>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	460b      	mov	r3, r1
 8001d62:	4613      	mov	r3, r2
 8001d64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001d68:	4b0d      	ldr	r3, [pc, #52]	; (8001da0 <HAL_RCC_GetSysClockFreq+0x458>)
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	0f1b      	lsrs	r3, r3, #28
 8001d6e:	f003 0307 	and.w	r3, r3, #7
 8001d72:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8001d76:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001d7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d82:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001d86:	e003      	b.n	8001d90 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d88:	4b06      	ldr	r3, [pc, #24]	; (8001da4 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001d8a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001d8e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d90:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	37b8      	adds	r7, #184	; 0xb8
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d9e:	bf00      	nop
 8001da0:	40023800 	.word	0x40023800
 8001da4:	00f42400 	.word	0x00f42400

08001da8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d101      	bne.n	8001dba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e28d      	b.n	80022d6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f003 0301 	and.w	r3, r3, #1
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	f000 8083 	beq.w	8001ece <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001dc8:	4b94      	ldr	r3, [pc, #592]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	f003 030c 	and.w	r3, r3, #12
 8001dd0:	2b04      	cmp	r3, #4
 8001dd2:	d019      	beq.n	8001e08 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001dd4:	4b91      	ldr	r3, [pc, #580]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001ddc:	2b08      	cmp	r3, #8
 8001dde:	d106      	bne.n	8001dee <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001de0:	4b8e      	ldr	r3, [pc, #568]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001de8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001dec:	d00c      	beq.n	8001e08 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dee:	4b8b      	ldr	r3, [pc, #556]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001df6:	2b0c      	cmp	r3, #12
 8001df8:	d112      	bne.n	8001e20 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dfa:	4b88      	ldr	r3, [pc, #544]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e06:	d10b      	bne.n	8001e20 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e08:	4b84      	ldr	r3, [pc, #528]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d05b      	beq.n	8001ecc <HAL_RCC_OscConfig+0x124>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d157      	bne.n	8001ecc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e25a      	b.n	80022d6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e28:	d106      	bne.n	8001e38 <HAL_RCC_OscConfig+0x90>
 8001e2a:	4b7c      	ldr	r3, [pc, #496]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a7b      	ldr	r2, [pc, #492]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001e30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e34:	6013      	str	r3, [r2, #0]
 8001e36:	e01d      	b.n	8001e74 <HAL_RCC_OscConfig+0xcc>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e40:	d10c      	bne.n	8001e5c <HAL_RCC_OscConfig+0xb4>
 8001e42:	4b76      	ldr	r3, [pc, #472]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a75      	ldr	r2, [pc, #468]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001e48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e4c:	6013      	str	r3, [r2, #0]
 8001e4e:	4b73      	ldr	r3, [pc, #460]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a72      	ldr	r2, [pc, #456]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001e54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e58:	6013      	str	r3, [r2, #0]
 8001e5a:	e00b      	b.n	8001e74 <HAL_RCC_OscConfig+0xcc>
 8001e5c:	4b6f      	ldr	r3, [pc, #444]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a6e      	ldr	r2, [pc, #440]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001e62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e66:	6013      	str	r3, [r2, #0]
 8001e68:	4b6c      	ldr	r3, [pc, #432]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a6b      	ldr	r2, [pc, #428]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001e6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d013      	beq.n	8001ea4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e7c:	f7ff f992 	bl	80011a4 <HAL_GetTick>
 8001e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e82:	e008      	b.n	8001e96 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e84:	f7ff f98e 	bl	80011a4 <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	2b64      	cmp	r3, #100	; 0x64
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e21f      	b.n	80022d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e96:	4b61      	ldr	r3, [pc, #388]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d0f0      	beq.n	8001e84 <HAL_RCC_OscConfig+0xdc>
 8001ea2:	e014      	b.n	8001ece <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ea4:	f7ff f97e 	bl	80011a4 <HAL_GetTick>
 8001ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eaa:	e008      	b.n	8001ebe <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001eac:	f7ff f97a 	bl	80011a4 <HAL_GetTick>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	2b64      	cmp	r3, #100	; 0x64
 8001eb8:	d901      	bls.n	8001ebe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e20b      	b.n	80022d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ebe:	4b57      	ldr	r3, [pc, #348]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d1f0      	bne.n	8001eac <HAL_RCC_OscConfig+0x104>
 8001eca:	e000      	b.n	8001ece <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ecc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0302 	and.w	r3, r3, #2
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d06f      	beq.n	8001fba <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001eda:	4b50      	ldr	r3, [pc, #320]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	f003 030c 	and.w	r3, r3, #12
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d017      	beq.n	8001f16 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001ee6:	4b4d      	ldr	r3, [pc, #308]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001eee:	2b08      	cmp	r3, #8
 8001ef0:	d105      	bne.n	8001efe <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001ef2:	4b4a      	ldr	r3, [pc, #296]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d00b      	beq.n	8001f16 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001efe:	4b47      	ldr	r3, [pc, #284]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001f06:	2b0c      	cmp	r3, #12
 8001f08:	d11c      	bne.n	8001f44 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f0a:	4b44      	ldr	r3, [pc, #272]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d116      	bne.n	8001f44 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f16:	4b41      	ldr	r3, [pc, #260]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0302 	and.w	r3, r3, #2
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d005      	beq.n	8001f2e <HAL_RCC_OscConfig+0x186>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d001      	beq.n	8001f2e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e1d3      	b.n	80022d6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f2e:	4b3b      	ldr	r3, [pc, #236]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	691b      	ldr	r3, [r3, #16]
 8001f3a:	00db      	lsls	r3, r3, #3
 8001f3c:	4937      	ldr	r1, [pc, #220]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f42:	e03a      	b.n	8001fba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d020      	beq.n	8001f8e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f4c:	4b34      	ldr	r3, [pc, #208]	; (8002020 <HAL_RCC_OscConfig+0x278>)
 8001f4e:	2201      	movs	r2, #1
 8001f50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f52:	f7ff f927 	bl	80011a4 <HAL_GetTick>
 8001f56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f58:	e008      	b.n	8001f6c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f5a:	f7ff f923 	bl	80011a4 <HAL_GetTick>
 8001f5e:	4602      	mov	r2, r0
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d901      	bls.n	8001f6c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e1b4      	b.n	80022d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f6c:	4b2b      	ldr	r3, [pc, #172]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0302 	and.w	r3, r3, #2
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d0f0      	beq.n	8001f5a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f78:	4b28      	ldr	r3, [pc, #160]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	691b      	ldr	r3, [r3, #16]
 8001f84:	00db      	lsls	r3, r3, #3
 8001f86:	4925      	ldr	r1, [pc, #148]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	600b      	str	r3, [r1, #0]
 8001f8c:	e015      	b.n	8001fba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f8e:	4b24      	ldr	r3, [pc, #144]	; (8002020 <HAL_RCC_OscConfig+0x278>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f94:	f7ff f906 	bl	80011a4 <HAL_GetTick>
 8001f98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f9a:	e008      	b.n	8001fae <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f9c:	f7ff f902 	bl	80011a4 <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d901      	bls.n	8001fae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001faa:	2303      	movs	r3, #3
 8001fac:	e193      	b.n	80022d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fae:	4b1b      	ldr	r3, [pc, #108]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 0302 	and.w	r3, r3, #2
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d1f0      	bne.n	8001f9c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f003 0308 	and.w	r3, r3, #8
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d036      	beq.n	8002034 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	695b      	ldr	r3, [r3, #20]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d016      	beq.n	8001ffc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fce:	4b15      	ldr	r3, [pc, #84]	; (8002024 <HAL_RCC_OscConfig+0x27c>)
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fd4:	f7ff f8e6 	bl	80011a4 <HAL_GetTick>
 8001fd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fda:	e008      	b.n	8001fee <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fdc:	f7ff f8e2 	bl	80011a4 <HAL_GetTick>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d901      	bls.n	8001fee <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e173      	b.n	80022d6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fee:	4b0b      	ldr	r3, [pc, #44]	; (800201c <HAL_RCC_OscConfig+0x274>)
 8001ff0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d0f0      	beq.n	8001fdc <HAL_RCC_OscConfig+0x234>
 8001ffa:	e01b      	b.n	8002034 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ffc:	4b09      	ldr	r3, [pc, #36]	; (8002024 <HAL_RCC_OscConfig+0x27c>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002002:	f7ff f8cf 	bl	80011a4 <HAL_GetTick>
 8002006:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002008:	e00e      	b.n	8002028 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800200a:	f7ff f8cb 	bl	80011a4 <HAL_GetTick>
 800200e:	4602      	mov	r2, r0
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	1ad3      	subs	r3, r2, r3
 8002014:	2b02      	cmp	r3, #2
 8002016:	d907      	bls.n	8002028 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002018:	2303      	movs	r3, #3
 800201a:	e15c      	b.n	80022d6 <HAL_RCC_OscConfig+0x52e>
 800201c:	40023800 	.word	0x40023800
 8002020:	42470000 	.word	0x42470000
 8002024:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002028:	4b8a      	ldr	r3, [pc, #552]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 800202a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d1ea      	bne.n	800200a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0304 	and.w	r3, r3, #4
 800203c:	2b00      	cmp	r3, #0
 800203e:	f000 8097 	beq.w	8002170 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002042:	2300      	movs	r3, #0
 8002044:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002046:	4b83      	ldr	r3, [pc, #524]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 8002048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d10f      	bne.n	8002072 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002052:	2300      	movs	r3, #0
 8002054:	60bb      	str	r3, [r7, #8]
 8002056:	4b7f      	ldr	r3, [pc, #508]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 8002058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205a:	4a7e      	ldr	r2, [pc, #504]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 800205c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002060:	6413      	str	r3, [r2, #64]	; 0x40
 8002062:	4b7c      	ldr	r3, [pc, #496]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 8002064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800206a:	60bb      	str	r3, [r7, #8]
 800206c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800206e:	2301      	movs	r3, #1
 8002070:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002072:	4b79      	ldr	r3, [pc, #484]	; (8002258 <HAL_RCC_OscConfig+0x4b0>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800207a:	2b00      	cmp	r3, #0
 800207c:	d118      	bne.n	80020b0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800207e:	4b76      	ldr	r3, [pc, #472]	; (8002258 <HAL_RCC_OscConfig+0x4b0>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a75      	ldr	r2, [pc, #468]	; (8002258 <HAL_RCC_OscConfig+0x4b0>)
 8002084:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002088:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800208a:	f7ff f88b 	bl	80011a4 <HAL_GetTick>
 800208e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002090:	e008      	b.n	80020a4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002092:	f7ff f887 	bl	80011a4 <HAL_GetTick>
 8002096:	4602      	mov	r2, r0
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	1ad3      	subs	r3, r2, r3
 800209c:	2b02      	cmp	r3, #2
 800209e:	d901      	bls.n	80020a4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80020a0:	2303      	movs	r3, #3
 80020a2:	e118      	b.n	80022d6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a4:	4b6c      	ldr	r3, [pc, #432]	; (8002258 <HAL_RCC_OscConfig+0x4b0>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d0f0      	beq.n	8002092 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d106      	bne.n	80020c6 <HAL_RCC_OscConfig+0x31e>
 80020b8:	4b66      	ldr	r3, [pc, #408]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 80020ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020bc:	4a65      	ldr	r2, [pc, #404]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 80020be:	f043 0301 	orr.w	r3, r3, #1
 80020c2:	6713      	str	r3, [r2, #112]	; 0x70
 80020c4:	e01c      	b.n	8002100 <HAL_RCC_OscConfig+0x358>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	2b05      	cmp	r3, #5
 80020cc:	d10c      	bne.n	80020e8 <HAL_RCC_OscConfig+0x340>
 80020ce:	4b61      	ldr	r3, [pc, #388]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 80020d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020d2:	4a60      	ldr	r2, [pc, #384]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 80020d4:	f043 0304 	orr.w	r3, r3, #4
 80020d8:	6713      	str	r3, [r2, #112]	; 0x70
 80020da:	4b5e      	ldr	r3, [pc, #376]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 80020dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020de:	4a5d      	ldr	r2, [pc, #372]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 80020e0:	f043 0301 	orr.w	r3, r3, #1
 80020e4:	6713      	str	r3, [r2, #112]	; 0x70
 80020e6:	e00b      	b.n	8002100 <HAL_RCC_OscConfig+0x358>
 80020e8:	4b5a      	ldr	r3, [pc, #360]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 80020ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020ec:	4a59      	ldr	r2, [pc, #356]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 80020ee:	f023 0301 	bic.w	r3, r3, #1
 80020f2:	6713      	str	r3, [r2, #112]	; 0x70
 80020f4:	4b57      	ldr	r3, [pc, #348]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 80020f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020f8:	4a56      	ldr	r2, [pc, #344]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 80020fa:	f023 0304 	bic.w	r3, r3, #4
 80020fe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	689b      	ldr	r3, [r3, #8]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d015      	beq.n	8002134 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002108:	f7ff f84c 	bl	80011a4 <HAL_GetTick>
 800210c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800210e:	e00a      	b.n	8002126 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002110:	f7ff f848 	bl	80011a4 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	f241 3288 	movw	r2, #5000	; 0x1388
 800211e:	4293      	cmp	r3, r2
 8002120:	d901      	bls.n	8002126 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e0d7      	b.n	80022d6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002126:	4b4b      	ldr	r3, [pc, #300]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 8002128:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800212a:	f003 0302 	and.w	r3, r3, #2
 800212e:	2b00      	cmp	r3, #0
 8002130:	d0ee      	beq.n	8002110 <HAL_RCC_OscConfig+0x368>
 8002132:	e014      	b.n	800215e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002134:	f7ff f836 	bl	80011a4 <HAL_GetTick>
 8002138:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800213a:	e00a      	b.n	8002152 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800213c:	f7ff f832 	bl	80011a4 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	f241 3288 	movw	r2, #5000	; 0x1388
 800214a:	4293      	cmp	r3, r2
 800214c:	d901      	bls.n	8002152 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e0c1      	b.n	80022d6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002152:	4b40      	ldr	r3, [pc, #256]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 8002154:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002156:	f003 0302 	and.w	r3, r3, #2
 800215a:	2b00      	cmp	r3, #0
 800215c:	d1ee      	bne.n	800213c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800215e:	7dfb      	ldrb	r3, [r7, #23]
 8002160:	2b01      	cmp	r3, #1
 8002162:	d105      	bne.n	8002170 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002164:	4b3b      	ldr	r3, [pc, #236]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 8002166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002168:	4a3a      	ldr	r2, [pc, #232]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 800216a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800216e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	699b      	ldr	r3, [r3, #24]
 8002174:	2b00      	cmp	r3, #0
 8002176:	f000 80ad 	beq.w	80022d4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800217a:	4b36      	ldr	r3, [pc, #216]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f003 030c 	and.w	r3, r3, #12
 8002182:	2b08      	cmp	r3, #8
 8002184:	d060      	beq.n	8002248 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	699b      	ldr	r3, [r3, #24]
 800218a:	2b02      	cmp	r3, #2
 800218c:	d145      	bne.n	800221a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800218e:	4b33      	ldr	r3, [pc, #204]	; (800225c <HAL_RCC_OscConfig+0x4b4>)
 8002190:	2200      	movs	r2, #0
 8002192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002194:	f7ff f806 	bl	80011a4 <HAL_GetTick>
 8002198:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800219a:	e008      	b.n	80021ae <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800219c:	f7ff f802 	bl	80011a4 <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	2b02      	cmp	r3, #2
 80021a8:	d901      	bls.n	80021ae <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e093      	b.n	80022d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021ae:	4b29      	ldr	r3, [pc, #164]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d1f0      	bne.n	800219c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	69da      	ldr	r2, [r3, #28]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6a1b      	ldr	r3, [r3, #32]
 80021c2:	431a      	orrs	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c8:	019b      	lsls	r3, r3, #6
 80021ca:	431a      	orrs	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021d0:	085b      	lsrs	r3, r3, #1
 80021d2:	3b01      	subs	r3, #1
 80021d4:	041b      	lsls	r3, r3, #16
 80021d6:	431a      	orrs	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021dc:	061b      	lsls	r3, r3, #24
 80021de:	431a      	orrs	r2, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e4:	071b      	lsls	r3, r3, #28
 80021e6:	491b      	ldr	r1, [pc, #108]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 80021e8:	4313      	orrs	r3, r2
 80021ea:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021ec:	4b1b      	ldr	r3, [pc, #108]	; (800225c <HAL_RCC_OscConfig+0x4b4>)
 80021ee:	2201      	movs	r2, #1
 80021f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f2:	f7fe ffd7 	bl	80011a4 <HAL_GetTick>
 80021f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021f8:	e008      	b.n	800220c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021fa:	f7fe ffd3 	bl	80011a4 <HAL_GetTick>
 80021fe:	4602      	mov	r2, r0
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	2b02      	cmp	r3, #2
 8002206:	d901      	bls.n	800220c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002208:	2303      	movs	r3, #3
 800220a:	e064      	b.n	80022d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800220c:	4b11      	ldr	r3, [pc, #68]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002214:	2b00      	cmp	r3, #0
 8002216:	d0f0      	beq.n	80021fa <HAL_RCC_OscConfig+0x452>
 8002218:	e05c      	b.n	80022d4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800221a:	4b10      	ldr	r3, [pc, #64]	; (800225c <HAL_RCC_OscConfig+0x4b4>)
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002220:	f7fe ffc0 	bl	80011a4 <HAL_GetTick>
 8002224:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002226:	e008      	b.n	800223a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002228:	f7fe ffbc 	bl	80011a4 <HAL_GetTick>
 800222c:	4602      	mov	r2, r0
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	2b02      	cmp	r3, #2
 8002234:	d901      	bls.n	800223a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e04d      	b.n	80022d6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800223a:	4b06      	ldr	r3, [pc, #24]	; (8002254 <HAL_RCC_OscConfig+0x4ac>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d1f0      	bne.n	8002228 <HAL_RCC_OscConfig+0x480>
 8002246:	e045      	b.n	80022d4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	2b01      	cmp	r3, #1
 800224e:	d107      	bne.n	8002260 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	e040      	b.n	80022d6 <HAL_RCC_OscConfig+0x52e>
 8002254:	40023800 	.word	0x40023800
 8002258:	40007000 	.word	0x40007000
 800225c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002260:	4b1f      	ldr	r3, [pc, #124]	; (80022e0 <HAL_RCC_OscConfig+0x538>)
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	699b      	ldr	r3, [r3, #24]
 800226a:	2b01      	cmp	r3, #1
 800226c:	d030      	beq.n	80022d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002278:	429a      	cmp	r2, r3
 800227a:	d129      	bne.n	80022d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002286:	429a      	cmp	r2, r3
 8002288:	d122      	bne.n	80022d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800228a:	68fa      	ldr	r2, [r7, #12]
 800228c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002290:	4013      	ands	r3, r2
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002296:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002298:	4293      	cmp	r3, r2
 800229a:	d119      	bne.n	80022d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022a6:	085b      	lsrs	r3, r3, #1
 80022a8:	3b01      	subs	r3, #1
 80022aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d10f      	bne.n	80022d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80022bc:	429a      	cmp	r2, r3
 80022be:	d107      	bne.n	80022d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ca:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d001      	beq.n	80022d4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e000      	b.n	80022d6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80022d4:	2300      	movs	r3, #0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3718      	adds	r7, #24
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	40023800 	.word	0x40023800

080022e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d101      	bne.n	80022f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e03f      	b.n	8002376 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d106      	bne.n	8002310 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2200      	movs	r2, #0
 8002306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f7fe fd92 	bl	8000e34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2224      	movs	r2, #36	; 0x24
 8002314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	68da      	ldr	r2, [r3, #12]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002326:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	f000 f929 	bl	8002580 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	691a      	ldr	r2, [r3, #16]
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800233c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	695a      	ldr	r2, [r3, #20]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800234c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	68da      	ldr	r2, [r3, #12]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800235c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2200      	movs	r2, #0
 8002362:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2220      	movs	r2, #32
 8002368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2220      	movs	r2, #32
 8002370:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002374:	2300      	movs	r3, #0
}
 8002376:	4618      	mov	r0, r3
 8002378:	3708      	adds	r7, #8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}

0800237e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800237e:	b580      	push	{r7, lr}
 8002380:	b08a      	sub	sp, #40	; 0x28
 8002382:	af02      	add	r7, sp, #8
 8002384:	60f8      	str	r0, [r7, #12]
 8002386:	60b9      	str	r1, [r7, #8]
 8002388:	603b      	str	r3, [r7, #0]
 800238a:	4613      	mov	r3, r2
 800238c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800238e:	2300      	movs	r3, #0
 8002390:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b20      	cmp	r3, #32
 800239c:	d17c      	bne.n	8002498 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d002      	beq.n	80023aa <HAL_UART_Transmit+0x2c>
 80023a4:	88fb      	ldrh	r3, [r7, #6]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d101      	bne.n	80023ae <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e075      	b.n	800249a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d101      	bne.n	80023bc <HAL_UART_Transmit+0x3e>
 80023b8:	2302      	movs	r3, #2
 80023ba:	e06e      	b.n	800249a <HAL_UART_Transmit+0x11c>
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2201      	movs	r2, #1
 80023c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2200      	movs	r2, #0
 80023c8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2221      	movs	r2, #33	; 0x21
 80023ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80023d2:	f7fe fee7 	bl	80011a4 <HAL_GetTick>
 80023d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	88fa      	ldrh	r2, [r7, #6]
 80023dc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	88fa      	ldrh	r2, [r7, #6]
 80023e2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023ec:	d108      	bne.n	8002400 <HAL_UART_Transmit+0x82>
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	691b      	ldr	r3, [r3, #16]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d104      	bne.n	8002400 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80023f6:	2300      	movs	r3, #0
 80023f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	61bb      	str	r3, [r7, #24]
 80023fe:	e003      	b.n	8002408 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002404:	2300      	movs	r3, #0
 8002406:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2200      	movs	r2, #0
 800240c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002410:	e02a      	b.n	8002468 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	9300      	str	r3, [sp, #0]
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	2200      	movs	r2, #0
 800241a:	2180      	movs	r1, #128	; 0x80
 800241c:	68f8      	ldr	r0, [r7, #12]
 800241e:	f000 f840 	bl	80024a2 <UART_WaitOnFlagUntilTimeout>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002428:	2303      	movs	r3, #3
 800242a:	e036      	b.n	800249a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800242c:	69fb      	ldr	r3, [r7, #28]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d10b      	bne.n	800244a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002432:	69bb      	ldr	r3, [r7, #24]
 8002434:	881b      	ldrh	r3, [r3, #0]
 8002436:	461a      	mov	r2, r3
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002440:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002442:	69bb      	ldr	r3, [r7, #24]
 8002444:	3302      	adds	r3, #2
 8002446:	61bb      	str	r3, [r7, #24]
 8002448:	e007      	b.n	800245a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	781a      	ldrb	r2, [r3, #0]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002454:	69fb      	ldr	r3, [r7, #28]
 8002456:	3301      	adds	r3, #1
 8002458:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800245e:	b29b      	uxth	r3, r3
 8002460:	3b01      	subs	r3, #1
 8002462:	b29a      	uxth	r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800246c:	b29b      	uxth	r3, r3
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1cf      	bne.n	8002412 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	9300      	str	r3, [sp, #0]
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	2200      	movs	r2, #0
 800247a:	2140      	movs	r1, #64	; 0x40
 800247c:	68f8      	ldr	r0, [r7, #12]
 800247e:	f000 f810 	bl	80024a2 <UART_WaitOnFlagUntilTimeout>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002488:	2303      	movs	r3, #3
 800248a:	e006      	b.n	800249a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	2220      	movs	r2, #32
 8002490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002494:	2300      	movs	r3, #0
 8002496:	e000      	b.n	800249a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002498:	2302      	movs	r3, #2
  }
}
 800249a:	4618      	mov	r0, r3
 800249c:	3720      	adds	r7, #32
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b090      	sub	sp, #64	; 0x40
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	60f8      	str	r0, [r7, #12]
 80024aa:	60b9      	str	r1, [r7, #8]
 80024ac:	603b      	str	r3, [r7, #0]
 80024ae:	4613      	mov	r3, r2
 80024b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024b2:	e050      	b.n	8002556 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80024b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024ba:	d04c      	beq.n	8002556 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80024bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d007      	beq.n	80024d2 <UART_WaitOnFlagUntilTimeout+0x30>
 80024c2:	f7fe fe6f 	bl	80011a4 <HAL_GetTick>
 80024c6:	4602      	mov	r2, r0
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	1ad3      	subs	r3, r2, r3
 80024cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80024ce:	429a      	cmp	r2, r3
 80024d0:	d241      	bcs.n	8002556 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	330c      	adds	r3, #12
 80024d8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024dc:	e853 3f00 	ldrex	r3, [r3]
 80024e0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80024e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80024e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	330c      	adds	r3, #12
 80024f0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80024f2:	637a      	str	r2, [r7, #52]	; 0x34
 80024f4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024f6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80024f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80024fa:	e841 2300 	strex	r3, r2, [r1]
 80024fe:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002502:	2b00      	cmp	r3, #0
 8002504:	d1e5      	bne.n	80024d2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	3314      	adds	r3, #20
 800250c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	e853 3f00 	ldrex	r3, [r3]
 8002514:	613b      	str	r3, [r7, #16]
   return(result);
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	f023 0301 	bic.w	r3, r3, #1
 800251c:	63bb      	str	r3, [r7, #56]	; 0x38
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	3314      	adds	r3, #20
 8002524:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002526:	623a      	str	r2, [r7, #32]
 8002528:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800252a:	69f9      	ldr	r1, [r7, #28]
 800252c:	6a3a      	ldr	r2, [r7, #32]
 800252e:	e841 2300 	strex	r3, r2, [r1]
 8002532:	61bb      	str	r3, [r7, #24]
   return(result);
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d1e5      	bne.n	8002506 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2220      	movs	r2, #32
 800253e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2220      	movs	r2, #32
 8002546:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2200      	movs	r2, #0
 800254e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e00f      	b.n	8002576 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	4013      	ands	r3, r2
 8002560:	68ba      	ldr	r2, [r7, #8]
 8002562:	429a      	cmp	r2, r3
 8002564:	bf0c      	ite	eq
 8002566:	2301      	moveq	r3, #1
 8002568:	2300      	movne	r3, #0
 800256a:	b2db      	uxtb	r3, r3
 800256c:	461a      	mov	r2, r3
 800256e:	79fb      	ldrb	r3, [r7, #7]
 8002570:	429a      	cmp	r2, r3
 8002572:	d09f      	beq.n	80024b4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002574:	2300      	movs	r3, #0
}
 8002576:	4618      	mov	r0, r3
 8002578:	3740      	adds	r7, #64	; 0x40
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
	...

08002580 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002580:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002584:	b0c0      	sub	sp, #256	; 0x100
 8002586:	af00      	add	r7, sp, #0
 8002588:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800258c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	691b      	ldr	r3, [r3, #16]
 8002594:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800259c:	68d9      	ldr	r1, [r3, #12]
 800259e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	ea40 0301 	orr.w	r3, r0, r1
 80025a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80025aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025ae:	689a      	ldr	r2, [r3, #8]
 80025b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025b4:	691b      	ldr	r3, [r3, #16]
 80025b6:	431a      	orrs	r2, r3
 80025b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025bc:	695b      	ldr	r3, [r3, #20]
 80025be:	431a      	orrs	r2, r3
 80025c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025c4:	69db      	ldr	r3, [r3, #28]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80025cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80025d8:	f021 010c 	bic.w	r1, r1, #12
 80025dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80025e6:	430b      	orrs	r3, r1
 80025e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80025ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80025f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025fa:	6999      	ldr	r1, [r3, #24]
 80025fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	ea40 0301 	orr.w	r3, r0, r1
 8002606:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	4b8f      	ldr	r3, [pc, #572]	; (800284c <UART_SetConfig+0x2cc>)
 8002610:	429a      	cmp	r2, r3
 8002612:	d005      	beq.n	8002620 <UART_SetConfig+0xa0>
 8002614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	4b8d      	ldr	r3, [pc, #564]	; (8002850 <UART_SetConfig+0x2d0>)
 800261c:	429a      	cmp	r2, r3
 800261e:	d104      	bne.n	800262a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002620:	f7ff f97e 	bl	8001920 <HAL_RCC_GetPCLK2Freq>
 8002624:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002628:	e003      	b.n	8002632 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800262a:	f7ff f965 	bl	80018f8 <HAL_RCC_GetPCLK1Freq>
 800262e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002632:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002636:	69db      	ldr	r3, [r3, #28]
 8002638:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800263c:	f040 810c 	bne.w	8002858 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002640:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002644:	2200      	movs	r2, #0
 8002646:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800264a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800264e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002652:	4622      	mov	r2, r4
 8002654:	462b      	mov	r3, r5
 8002656:	1891      	adds	r1, r2, r2
 8002658:	65b9      	str	r1, [r7, #88]	; 0x58
 800265a:	415b      	adcs	r3, r3
 800265c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800265e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002662:	4621      	mov	r1, r4
 8002664:	eb12 0801 	adds.w	r8, r2, r1
 8002668:	4629      	mov	r1, r5
 800266a:	eb43 0901 	adc.w	r9, r3, r1
 800266e:	f04f 0200 	mov.w	r2, #0
 8002672:	f04f 0300 	mov.w	r3, #0
 8002676:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800267a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800267e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002682:	4690      	mov	r8, r2
 8002684:	4699      	mov	r9, r3
 8002686:	4623      	mov	r3, r4
 8002688:	eb18 0303 	adds.w	r3, r8, r3
 800268c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002690:	462b      	mov	r3, r5
 8002692:	eb49 0303 	adc.w	r3, r9, r3
 8002696:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800269a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	2200      	movs	r2, #0
 80026a2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80026a6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80026aa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80026ae:	460b      	mov	r3, r1
 80026b0:	18db      	adds	r3, r3, r3
 80026b2:	653b      	str	r3, [r7, #80]	; 0x50
 80026b4:	4613      	mov	r3, r2
 80026b6:	eb42 0303 	adc.w	r3, r2, r3
 80026ba:	657b      	str	r3, [r7, #84]	; 0x54
 80026bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80026c0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80026c4:	f7fd fdf4 	bl	80002b0 <__aeabi_uldivmod>
 80026c8:	4602      	mov	r2, r0
 80026ca:	460b      	mov	r3, r1
 80026cc:	4b61      	ldr	r3, [pc, #388]	; (8002854 <UART_SetConfig+0x2d4>)
 80026ce:	fba3 2302 	umull	r2, r3, r3, r2
 80026d2:	095b      	lsrs	r3, r3, #5
 80026d4:	011c      	lsls	r4, r3, #4
 80026d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80026da:	2200      	movs	r2, #0
 80026dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80026e0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80026e4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80026e8:	4642      	mov	r2, r8
 80026ea:	464b      	mov	r3, r9
 80026ec:	1891      	adds	r1, r2, r2
 80026ee:	64b9      	str	r1, [r7, #72]	; 0x48
 80026f0:	415b      	adcs	r3, r3
 80026f2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80026f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80026f8:	4641      	mov	r1, r8
 80026fa:	eb12 0a01 	adds.w	sl, r2, r1
 80026fe:	4649      	mov	r1, r9
 8002700:	eb43 0b01 	adc.w	fp, r3, r1
 8002704:	f04f 0200 	mov.w	r2, #0
 8002708:	f04f 0300 	mov.w	r3, #0
 800270c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002710:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002714:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002718:	4692      	mov	sl, r2
 800271a:	469b      	mov	fp, r3
 800271c:	4643      	mov	r3, r8
 800271e:	eb1a 0303 	adds.w	r3, sl, r3
 8002722:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002726:	464b      	mov	r3, r9
 8002728:	eb4b 0303 	adc.w	r3, fp, r3
 800272c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800273c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002740:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002744:	460b      	mov	r3, r1
 8002746:	18db      	adds	r3, r3, r3
 8002748:	643b      	str	r3, [r7, #64]	; 0x40
 800274a:	4613      	mov	r3, r2
 800274c:	eb42 0303 	adc.w	r3, r2, r3
 8002750:	647b      	str	r3, [r7, #68]	; 0x44
 8002752:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002756:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800275a:	f7fd fda9 	bl	80002b0 <__aeabi_uldivmod>
 800275e:	4602      	mov	r2, r0
 8002760:	460b      	mov	r3, r1
 8002762:	4611      	mov	r1, r2
 8002764:	4b3b      	ldr	r3, [pc, #236]	; (8002854 <UART_SetConfig+0x2d4>)
 8002766:	fba3 2301 	umull	r2, r3, r3, r1
 800276a:	095b      	lsrs	r3, r3, #5
 800276c:	2264      	movs	r2, #100	; 0x64
 800276e:	fb02 f303 	mul.w	r3, r2, r3
 8002772:	1acb      	subs	r3, r1, r3
 8002774:	00db      	lsls	r3, r3, #3
 8002776:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800277a:	4b36      	ldr	r3, [pc, #216]	; (8002854 <UART_SetConfig+0x2d4>)
 800277c:	fba3 2302 	umull	r2, r3, r3, r2
 8002780:	095b      	lsrs	r3, r3, #5
 8002782:	005b      	lsls	r3, r3, #1
 8002784:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002788:	441c      	add	r4, r3
 800278a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800278e:	2200      	movs	r2, #0
 8002790:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002794:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002798:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800279c:	4642      	mov	r2, r8
 800279e:	464b      	mov	r3, r9
 80027a0:	1891      	adds	r1, r2, r2
 80027a2:	63b9      	str	r1, [r7, #56]	; 0x38
 80027a4:	415b      	adcs	r3, r3
 80027a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80027a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80027ac:	4641      	mov	r1, r8
 80027ae:	1851      	adds	r1, r2, r1
 80027b0:	6339      	str	r1, [r7, #48]	; 0x30
 80027b2:	4649      	mov	r1, r9
 80027b4:	414b      	adcs	r3, r1
 80027b6:	637b      	str	r3, [r7, #52]	; 0x34
 80027b8:	f04f 0200 	mov.w	r2, #0
 80027bc:	f04f 0300 	mov.w	r3, #0
 80027c0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80027c4:	4659      	mov	r1, fp
 80027c6:	00cb      	lsls	r3, r1, #3
 80027c8:	4651      	mov	r1, sl
 80027ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80027ce:	4651      	mov	r1, sl
 80027d0:	00ca      	lsls	r2, r1, #3
 80027d2:	4610      	mov	r0, r2
 80027d4:	4619      	mov	r1, r3
 80027d6:	4603      	mov	r3, r0
 80027d8:	4642      	mov	r2, r8
 80027da:	189b      	adds	r3, r3, r2
 80027dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80027e0:	464b      	mov	r3, r9
 80027e2:	460a      	mov	r2, r1
 80027e4:	eb42 0303 	adc.w	r3, r2, r3
 80027e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80027ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	2200      	movs	r2, #0
 80027f4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80027f8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80027fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002800:	460b      	mov	r3, r1
 8002802:	18db      	adds	r3, r3, r3
 8002804:	62bb      	str	r3, [r7, #40]	; 0x28
 8002806:	4613      	mov	r3, r2
 8002808:	eb42 0303 	adc.w	r3, r2, r3
 800280c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800280e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002812:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002816:	f7fd fd4b 	bl	80002b0 <__aeabi_uldivmod>
 800281a:	4602      	mov	r2, r0
 800281c:	460b      	mov	r3, r1
 800281e:	4b0d      	ldr	r3, [pc, #52]	; (8002854 <UART_SetConfig+0x2d4>)
 8002820:	fba3 1302 	umull	r1, r3, r3, r2
 8002824:	095b      	lsrs	r3, r3, #5
 8002826:	2164      	movs	r1, #100	; 0x64
 8002828:	fb01 f303 	mul.w	r3, r1, r3
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	00db      	lsls	r3, r3, #3
 8002830:	3332      	adds	r3, #50	; 0x32
 8002832:	4a08      	ldr	r2, [pc, #32]	; (8002854 <UART_SetConfig+0x2d4>)
 8002834:	fba2 2303 	umull	r2, r3, r2, r3
 8002838:	095b      	lsrs	r3, r3, #5
 800283a:	f003 0207 	and.w	r2, r3, #7
 800283e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4422      	add	r2, r4
 8002846:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002848:	e106      	b.n	8002a58 <UART_SetConfig+0x4d8>
 800284a:	bf00      	nop
 800284c:	40011000 	.word	0x40011000
 8002850:	40011400 	.word	0x40011400
 8002854:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002858:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800285c:	2200      	movs	r2, #0
 800285e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002862:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002866:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800286a:	4642      	mov	r2, r8
 800286c:	464b      	mov	r3, r9
 800286e:	1891      	adds	r1, r2, r2
 8002870:	6239      	str	r1, [r7, #32]
 8002872:	415b      	adcs	r3, r3
 8002874:	627b      	str	r3, [r7, #36]	; 0x24
 8002876:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800287a:	4641      	mov	r1, r8
 800287c:	1854      	adds	r4, r2, r1
 800287e:	4649      	mov	r1, r9
 8002880:	eb43 0501 	adc.w	r5, r3, r1
 8002884:	f04f 0200 	mov.w	r2, #0
 8002888:	f04f 0300 	mov.w	r3, #0
 800288c:	00eb      	lsls	r3, r5, #3
 800288e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002892:	00e2      	lsls	r2, r4, #3
 8002894:	4614      	mov	r4, r2
 8002896:	461d      	mov	r5, r3
 8002898:	4643      	mov	r3, r8
 800289a:	18e3      	adds	r3, r4, r3
 800289c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80028a0:	464b      	mov	r3, r9
 80028a2:	eb45 0303 	adc.w	r3, r5, r3
 80028a6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80028aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	2200      	movs	r2, #0
 80028b2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80028b6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80028ba:	f04f 0200 	mov.w	r2, #0
 80028be:	f04f 0300 	mov.w	r3, #0
 80028c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80028c6:	4629      	mov	r1, r5
 80028c8:	008b      	lsls	r3, r1, #2
 80028ca:	4621      	mov	r1, r4
 80028cc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80028d0:	4621      	mov	r1, r4
 80028d2:	008a      	lsls	r2, r1, #2
 80028d4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80028d8:	f7fd fcea 	bl	80002b0 <__aeabi_uldivmod>
 80028dc:	4602      	mov	r2, r0
 80028de:	460b      	mov	r3, r1
 80028e0:	4b60      	ldr	r3, [pc, #384]	; (8002a64 <UART_SetConfig+0x4e4>)
 80028e2:	fba3 2302 	umull	r2, r3, r3, r2
 80028e6:	095b      	lsrs	r3, r3, #5
 80028e8:	011c      	lsls	r4, r3, #4
 80028ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80028ee:	2200      	movs	r2, #0
 80028f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80028f4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80028f8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80028fc:	4642      	mov	r2, r8
 80028fe:	464b      	mov	r3, r9
 8002900:	1891      	adds	r1, r2, r2
 8002902:	61b9      	str	r1, [r7, #24]
 8002904:	415b      	adcs	r3, r3
 8002906:	61fb      	str	r3, [r7, #28]
 8002908:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800290c:	4641      	mov	r1, r8
 800290e:	1851      	adds	r1, r2, r1
 8002910:	6139      	str	r1, [r7, #16]
 8002912:	4649      	mov	r1, r9
 8002914:	414b      	adcs	r3, r1
 8002916:	617b      	str	r3, [r7, #20]
 8002918:	f04f 0200 	mov.w	r2, #0
 800291c:	f04f 0300 	mov.w	r3, #0
 8002920:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002924:	4659      	mov	r1, fp
 8002926:	00cb      	lsls	r3, r1, #3
 8002928:	4651      	mov	r1, sl
 800292a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800292e:	4651      	mov	r1, sl
 8002930:	00ca      	lsls	r2, r1, #3
 8002932:	4610      	mov	r0, r2
 8002934:	4619      	mov	r1, r3
 8002936:	4603      	mov	r3, r0
 8002938:	4642      	mov	r2, r8
 800293a:	189b      	adds	r3, r3, r2
 800293c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002940:	464b      	mov	r3, r9
 8002942:	460a      	mov	r2, r1
 8002944:	eb42 0303 	adc.w	r3, r2, r3
 8002948:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800294c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	2200      	movs	r2, #0
 8002954:	67bb      	str	r3, [r7, #120]	; 0x78
 8002956:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002958:	f04f 0200 	mov.w	r2, #0
 800295c:	f04f 0300 	mov.w	r3, #0
 8002960:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002964:	4649      	mov	r1, r9
 8002966:	008b      	lsls	r3, r1, #2
 8002968:	4641      	mov	r1, r8
 800296a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800296e:	4641      	mov	r1, r8
 8002970:	008a      	lsls	r2, r1, #2
 8002972:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002976:	f7fd fc9b 	bl	80002b0 <__aeabi_uldivmod>
 800297a:	4602      	mov	r2, r0
 800297c:	460b      	mov	r3, r1
 800297e:	4611      	mov	r1, r2
 8002980:	4b38      	ldr	r3, [pc, #224]	; (8002a64 <UART_SetConfig+0x4e4>)
 8002982:	fba3 2301 	umull	r2, r3, r3, r1
 8002986:	095b      	lsrs	r3, r3, #5
 8002988:	2264      	movs	r2, #100	; 0x64
 800298a:	fb02 f303 	mul.w	r3, r2, r3
 800298e:	1acb      	subs	r3, r1, r3
 8002990:	011b      	lsls	r3, r3, #4
 8002992:	3332      	adds	r3, #50	; 0x32
 8002994:	4a33      	ldr	r2, [pc, #204]	; (8002a64 <UART_SetConfig+0x4e4>)
 8002996:	fba2 2303 	umull	r2, r3, r2, r3
 800299a:	095b      	lsrs	r3, r3, #5
 800299c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80029a0:	441c      	add	r4, r3
 80029a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80029a6:	2200      	movs	r2, #0
 80029a8:	673b      	str	r3, [r7, #112]	; 0x70
 80029aa:	677a      	str	r2, [r7, #116]	; 0x74
 80029ac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80029b0:	4642      	mov	r2, r8
 80029b2:	464b      	mov	r3, r9
 80029b4:	1891      	adds	r1, r2, r2
 80029b6:	60b9      	str	r1, [r7, #8]
 80029b8:	415b      	adcs	r3, r3
 80029ba:	60fb      	str	r3, [r7, #12]
 80029bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80029c0:	4641      	mov	r1, r8
 80029c2:	1851      	adds	r1, r2, r1
 80029c4:	6039      	str	r1, [r7, #0]
 80029c6:	4649      	mov	r1, r9
 80029c8:	414b      	adcs	r3, r1
 80029ca:	607b      	str	r3, [r7, #4]
 80029cc:	f04f 0200 	mov.w	r2, #0
 80029d0:	f04f 0300 	mov.w	r3, #0
 80029d4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80029d8:	4659      	mov	r1, fp
 80029da:	00cb      	lsls	r3, r1, #3
 80029dc:	4651      	mov	r1, sl
 80029de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80029e2:	4651      	mov	r1, sl
 80029e4:	00ca      	lsls	r2, r1, #3
 80029e6:	4610      	mov	r0, r2
 80029e8:	4619      	mov	r1, r3
 80029ea:	4603      	mov	r3, r0
 80029ec:	4642      	mov	r2, r8
 80029ee:	189b      	adds	r3, r3, r2
 80029f0:	66bb      	str	r3, [r7, #104]	; 0x68
 80029f2:	464b      	mov	r3, r9
 80029f4:	460a      	mov	r2, r1
 80029f6:	eb42 0303 	adc.w	r3, r2, r3
 80029fa:	66fb      	str	r3, [r7, #108]	; 0x6c
 80029fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	663b      	str	r3, [r7, #96]	; 0x60
 8002a06:	667a      	str	r2, [r7, #100]	; 0x64
 8002a08:	f04f 0200 	mov.w	r2, #0
 8002a0c:	f04f 0300 	mov.w	r3, #0
 8002a10:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002a14:	4649      	mov	r1, r9
 8002a16:	008b      	lsls	r3, r1, #2
 8002a18:	4641      	mov	r1, r8
 8002a1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a1e:	4641      	mov	r1, r8
 8002a20:	008a      	lsls	r2, r1, #2
 8002a22:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002a26:	f7fd fc43 	bl	80002b0 <__aeabi_uldivmod>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	460b      	mov	r3, r1
 8002a2e:	4b0d      	ldr	r3, [pc, #52]	; (8002a64 <UART_SetConfig+0x4e4>)
 8002a30:	fba3 1302 	umull	r1, r3, r3, r2
 8002a34:	095b      	lsrs	r3, r3, #5
 8002a36:	2164      	movs	r1, #100	; 0x64
 8002a38:	fb01 f303 	mul.w	r3, r1, r3
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	011b      	lsls	r3, r3, #4
 8002a40:	3332      	adds	r3, #50	; 0x32
 8002a42:	4a08      	ldr	r2, [pc, #32]	; (8002a64 <UART_SetConfig+0x4e4>)
 8002a44:	fba2 2303 	umull	r2, r3, r2, r3
 8002a48:	095b      	lsrs	r3, r3, #5
 8002a4a:	f003 020f 	and.w	r2, r3, #15
 8002a4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4422      	add	r2, r4
 8002a56:	609a      	str	r2, [r3, #8]
}
 8002a58:	bf00      	nop
 8002a5a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a64:	51eb851f 	.word	0x51eb851f

08002a68 <std>:
 8002a68:	2300      	movs	r3, #0
 8002a6a:	b510      	push	{r4, lr}
 8002a6c:	4604      	mov	r4, r0
 8002a6e:	e9c0 3300 	strd	r3, r3, [r0]
 8002a72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002a76:	6083      	str	r3, [r0, #8]
 8002a78:	8181      	strh	r1, [r0, #12]
 8002a7a:	6643      	str	r3, [r0, #100]	; 0x64
 8002a7c:	81c2      	strh	r2, [r0, #14]
 8002a7e:	6183      	str	r3, [r0, #24]
 8002a80:	4619      	mov	r1, r3
 8002a82:	2208      	movs	r2, #8
 8002a84:	305c      	adds	r0, #92	; 0x5c
 8002a86:	f000 f906 	bl	8002c96 <memset>
 8002a8a:	4b0d      	ldr	r3, [pc, #52]	; (8002ac0 <std+0x58>)
 8002a8c:	6263      	str	r3, [r4, #36]	; 0x24
 8002a8e:	4b0d      	ldr	r3, [pc, #52]	; (8002ac4 <std+0x5c>)
 8002a90:	62a3      	str	r3, [r4, #40]	; 0x28
 8002a92:	4b0d      	ldr	r3, [pc, #52]	; (8002ac8 <std+0x60>)
 8002a94:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002a96:	4b0d      	ldr	r3, [pc, #52]	; (8002acc <std+0x64>)
 8002a98:	6323      	str	r3, [r4, #48]	; 0x30
 8002a9a:	4b0d      	ldr	r3, [pc, #52]	; (8002ad0 <std+0x68>)
 8002a9c:	6224      	str	r4, [r4, #32]
 8002a9e:	429c      	cmp	r4, r3
 8002aa0:	d006      	beq.n	8002ab0 <std+0x48>
 8002aa2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8002aa6:	4294      	cmp	r4, r2
 8002aa8:	d002      	beq.n	8002ab0 <std+0x48>
 8002aaa:	33d0      	adds	r3, #208	; 0xd0
 8002aac:	429c      	cmp	r4, r3
 8002aae:	d105      	bne.n	8002abc <std+0x54>
 8002ab0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002ab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ab8:	f000 b966 	b.w	8002d88 <__retarget_lock_init_recursive>
 8002abc:	bd10      	pop	{r4, pc}
 8002abe:	bf00      	nop
 8002ac0:	08002c11 	.word	0x08002c11
 8002ac4:	08002c33 	.word	0x08002c33
 8002ac8:	08002c6b 	.word	0x08002c6b
 8002acc:	08002c8f 	.word	0x08002c8f
 8002ad0:	200000d0 	.word	0x200000d0

08002ad4 <stdio_exit_handler>:
 8002ad4:	4a02      	ldr	r2, [pc, #8]	; (8002ae0 <stdio_exit_handler+0xc>)
 8002ad6:	4903      	ldr	r1, [pc, #12]	; (8002ae4 <stdio_exit_handler+0x10>)
 8002ad8:	4803      	ldr	r0, [pc, #12]	; (8002ae8 <stdio_exit_handler+0x14>)
 8002ada:	f000 b869 	b.w	8002bb0 <_fwalk_sglue>
 8002ade:	bf00      	nop
 8002ae0:	2000000c 	.word	0x2000000c
 8002ae4:	08003635 	.word	0x08003635
 8002ae8:	20000018 	.word	0x20000018

08002aec <cleanup_stdio>:
 8002aec:	6841      	ldr	r1, [r0, #4]
 8002aee:	4b0c      	ldr	r3, [pc, #48]	; (8002b20 <cleanup_stdio+0x34>)
 8002af0:	4299      	cmp	r1, r3
 8002af2:	b510      	push	{r4, lr}
 8002af4:	4604      	mov	r4, r0
 8002af6:	d001      	beq.n	8002afc <cleanup_stdio+0x10>
 8002af8:	f000 fd9c 	bl	8003634 <_fflush_r>
 8002afc:	68a1      	ldr	r1, [r4, #8]
 8002afe:	4b09      	ldr	r3, [pc, #36]	; (8002b24 <cleanup_stdio+0x38>)
 8002b00:	4299      	cmp	r1, r3
 8002b02:	d002      	beq.n	8002b0a <cleanup_stdio+0x1e>
 8002b04:	4620      	mov	r0, r4
 8002b06:	f000 fd95 	bl	8003634 <_fflush_r>
 8002b0a:	68e1      	ldr	r1, [r4, #12]
 8002b0c:	4b06      	ldr	r3, [pc, #24]	; (8002b28 <cleanup_stdio+0x3c>)
 8002b0e:	4299      	cmp	r1, r3
 8002b10:	d004      	beq.n	8002b1c <cleanup_stdio+0x30>
 8002b12:	4620      	mov	r0, r4
 8002b14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b18:	f000 bd8c 	b.w	8003634 <_fflush_r>
 8002b1c:	bd10      	pop	{r4, pc}
 8002b1e:	bf00      	nop
 8002b20:	200000d0 	.word	0x200000d0
 8002b24:	20000138 	.word	0x20000138
 8002b28:	200001a0 	.word	0x200001a0

08002b2c <global_stdio_init.part.0>:
 8002b2c:	b510      	push	{r4, lr}
 8002b2e:	4b0b      	ldr	r3, [pc, #44]	; (8002b5c <global_stdio_init.part.0+0x30>)
 8002b30:	4c0b      	ldr	r4, [pc, #44]	; (8002b60 <global_stdio_init.part.0+0x34>)
 8002b32:	4a0c      	ldr	r2, [pc, #48]	; (8002b64 <global_stdio_init.part.0+0x38>)
 8002b34:	601a      	str	r2, [r3, #0]
 8002b36:	4620      	mov	r0, r4
 8002b38:	2200      	movs	r2, #0
 8002b3a:	2104      	movs	r1, #4
 8002b3c:	f7ff ff94 	bl	8002a68 <std>
 8002b40:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8002b44:	2201      	movs	r2, #1
 8002b46:	2109      	movs	r1, #9
 8002b48:	f7ff ff8e 	bl	8002a68 <std>
 8002b4c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002b50:	2202      	movs	r2, #2
 8002b52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b56:	2112      	movs	r1, #18
 8002b58:	f7ff bf86 	b.w	8002a68 <std>
 8002b5c:	20000208 	.word	0x20000208
 8002b60:	200000d0 	.word	0x200000d0
 8002b64:	08002ad5 	.word	0x08002ad5

08002b68 <__sfp_lock_acquire>:
 8002b68:	4801      	ldr	r0, [pc, #4]	; (8002b70 <__sfp_lock_acquire+0x8>)
 8002b6a:	f000 b90e 	b.w	8002d8a <__retarget_lock_acquire_recursive>
 8002b6e:	bf00      	nop
 8002b70:	20000211 	.word	0x20000211

08002b74 <__sfp_lock_release>:
 8002b74:	4801      	ldr	r0, [pc, #4]	; (8002b7c <__sfp_lock_release+0x8>)
 8002b76:	f000 b909 	b.w	8002d8c <__retarget_lock_release_recursive>
 8002b7a:	bf00      	nop
 8002b7c:	20000211 	.word	0x20000211

08002b80 <__sinit>:
 8002b80:	b510      	push	{r4, lr}
 8002b82:	4604      	mov	r4, r0
 8002b84:	f7ff fff0 	bl	8002b68 <__sfp_lock_acquire>
 8002b88:	6a23      	ldr	r3, [r4, #32]
 8002b8a:	b11b      	cbz	r3, 8002b94 <__sinit+0x14>
 8002b8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b90:	f7ff bff0 	b.w	8002b74 <__sfp_lock_release>
 8002b94:	4b04      	ldr	r3, [pc, #16]	; (8002ba8 <__sinit+0x28>)
 8002b96:	6223      	str	r3, [r4, #32]
 8002b98:	4b04      	ldr	r3, [pc, #16]	; (8002bac <__sinit+0x2c>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d1f5      	bne.n	8002b8c <__sinit+0xc>
 8002ba0:	f7ff ffc4 	bl	8002b2c <global_stdio_init.part.0>
 8002ba4:	e7f2      	b.n	8002b8c <__sinit+0xc>
 8002ba6:	bf00      	nop
 8002ba8:	08002aed 	.word	0x08002aed
 8002bac:	20000208 	.word	0x20000208

08002bb0 <_fwalk_sglue>:
 8002bb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002bb4:	4607      	mov	r7, r0
 8002bb6:	4688      	mov	r8, r1
 8002bb8:	4614      	mov	r4, r2
 8002bba:	2600      	movs	r6, #0
 8002bbc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002bc0:	f1b9 0901 	subs.w	r9, r9, #1
 8002bc4:	d505      	bpl.n	8002bd2 <_fwalk_sglue+0x22>
 8002bc6:	6824      	ldr	r4, [r4, #0]
 8002bc8:	2c00      	cmp	r4, #0
 8002bca:	d1f7      	bne.n	8002bbc <_fwalk_sglue+0xc>
 8002bcc:	4630      	mov	r0, r6
 8002bce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002bd2:	89ab      	ldrh	r3, [r5, #12]
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d907      	bls.n	8002be8 <_fwalk_sglue+0x38>
 8002bd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002bdc:	3301      	adds	r3, #1
 8002bde:	d003      	beq.n	8002be8 <_fwalk_sglue+0x38>
 8002be0:	4629      	mov	r1, r5
 8002be2:	4638      	mov	r0, r7
 8002be4:	47c0      	blx	r8
 8002be6:	4306      	orrs	r6, r0
 8002be8:	3568      	adds	r5, #104	; 0x68
 8002bea:	e7e9      	b.n	8002bc0 <_fwalk_sglue+0x10>

08002bec <iprintf>:
 8002bec:	b40f      	push	{r0, r1, r2, r3}
 8002bee:	b507      	push	{r0, r1, r2, lr}
 8002bf0:	4906      	ldr	r1, [pc, #24]	; (8002c0c <iprintf+0x20>)
 8002bf2:	ab04      	add	r3, sp, #16
 8002bf4:	6808      	ldr	r0, [r1, #0]
 8002bf6:	f853 2b04 	ldr.w	r2, [r3], #4
 8002bfa:	6881      	ldr	r1, [r0, #8]
 8002bfc:	9301      	str	r3, [sp, #4]
 8002bfe:	f000 f9e9 	bl	8002fd4 <_vfiprintf_r>
 8002c02:	b003      	add	sp, #12
 8002c04:	f85d eb04 	ldr.w	lr, [sp], #4
 8002c08:	b004      	add	sp, #16
 8002c0a:	4770      	bx	lr
 8002c0c:	20000064 	.word	0x20000064

08002c10 <__sread>:
 8002c10:	b510      	push	{r4, lr}
 8002c12:	460c      	mov	r4, r1
 8002c14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c18:	f000 f868 	bl	8002cec <_read_r>
 8002c1c:	2800      	cmp	r0, #0
 8002c1e:	bfab      	itete	ge
 8002c20:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002c22:	89a3      	ldrhlt	r3, [r4, #12]
 8002c24:	181b      	addge	r3, r3, r0
 8002c26:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002c2a:	bfac      	ite	ge
 8002c2c:	6563      	strge	r3, [r4, #84]	; 0x54
 8002c2e:	81a3      	strhlt	r3, [r4, #12]
 8002c30:	bd10      	pop	{r4, pc}

08002c32 <__swrite>:
 8002c32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c36:	461f      	mov	r7, r3
 8002c38:	898b      	ldrh	r3, [r1, #12]
 8002c3a:	05db      	lsls	r3, r3, #23
 8002c3c:	4605      	mov	r5, r0
 8002c3e:	460c      	mov	r4, r1
 8002c40:	4616      	mov	r6, r2
 8002c42:	d505      	bpl.n	8002c50 <__swrite+0x1e>
 8002c44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c48:	2302      	movs	r3, #2
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	f000 f83c 	bl	8002cc8 <_lseek_r>
 8002c50:	89a3      	ldrh	r3, [r4, #12]
 8002c52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002c56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c5a:	81a3      	strh	r3, [r4, #12]
 8002c5c:	4632      	mov	r2, r6
 8002c5e:	463b      	mov	r3, r7
 8002c60:	4628      	mov	r0, r5
 8002c62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002c66:	f000 b853 	b.w	8002d10 <_write_r>

08002c6a <__sseek>:
 8002c6a:	b510      	push	{r4, lr}
 8002c6c:	460c      	mov	r4, r1
 8002c6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c72:	f000 f829 	bl	8002cc8 <_lseek_r>
 8002c76:	1c43      	adds	r3, r0, #1
 8002c78:	89a3      	ldrh	r3, [r4, #12]
 8002c7a:	bf15      	itete	ne
 8002c7c:	6560      	strne	r0, [r4, #84]	; 0x54
 8002c7e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002c82:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002c86:	81a3      	strheq	r3, [r4, #12]
 8002c88:	bf18      	it	ne
 8002c8a:	81a3      	strhne	r3, [r4, #12]
 8002c8c:	bd10      	pop	{r4, pc}

08002c8e <__sclose>:
 8002c8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c92:	f000 b809 	b.w	8002ca8 <_close_r>

08002c96 <memset>:
 8002c96:	4402      	add	r2, r0
 8002c98:	4603      	mov	r3, r0
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d100      	bne.n	8002ca0 <memset+0xa>
 8002c9e:	4770      	bx	lr
 8002ca0:	f803 1b01 	strb.w	r1, [r3], #1
 8002ca4:	e7f9      	b.n	8002c9a <memset+0x4>
	...

08002ca8 <_close_r>:
 8002ca8:	b538      	push	{r3, r4, r5, lr}
 8002caa:	4d06      	ldr	r5, [pc, #24]	; (8002cc4 <_close_r+0x1c>)
 8002cac:	2300      	movs	r3, #0
 8002cae:	4604      	mov	r4, r0
 8002cb0:	4608      	mov	r0, r1
 8002cb2:	602b      	str	r3, [r5, #0]
 8002cb4:	f7fe f969 	bl	8000f8a <_close>
 8002cb8:	1c43      	adds	r3, r0, #1
 8002cba:	d102      	bne.n	8002cc2 <_close_r+0x1a>
 8002cbc:	682b      	ldr	r3, [r5, #0]
 8002cbe:	b103      	cbz	r3, 8002cc2 <_close_r+0x1a>
 8002cc0:	6023      	str	r3, [r4, #0]
 8002cc2:	bd38      	pop	{r3, r4, r5, pc}
 8002cc4:	2000020c 	.word	0x2000020c

08002cc8 <_lseek_r>:
 8002cc8:	b538      	push	{r3, r4, r5, lr}
 8002cca:	4d07      	ldr	r5, [pc, #28]	; (8002ce8 <_lseek_r+0x20>)
 8002ccc:	4604      	mov	r4, r0
 8002cce:	4608      	mov	r0, r1
 8002cd0:	4611      	mov	r1, r2
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	602a      	str	r2, [r5, #0]
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	f7fe f97e 	bl	8000fd8 <_lseek>
 8002cdc:	1c43      	adds	r3, r0, #1
 8002cde:	d102      	bne.n	8002ce6 <_lseek_r+0x1e>
 8002ce0:	682b      	ldr	r3, [r5, #0]
 8002ce2:	b103      	cbz	r3, 8002ce6 <_lseek_r+0x1e>
 8002ce4:	6023      	str	r3, [r4, #0]
 8002ce6:	bd38      	pop	{r3, r4, r5, pc}
 8002ce8:	2000020c 	.word	0x2000020c

08002cec <_read_r>:
 8002cec:	b538      	push	{r3, r4, r5, lr}
 8002cee:	4d07      	ldr	r5, [pc, #28]	; (8002d0c <_read_r+0x20>)
 8002cf0:	4604      	mov	r4, r0
 8002cf2:	4608      	mov	r0, r1
 8002cf4:	4611      	mov	r1, r2
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	602a      	str	r2, [r5, #0]
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	f7fe f90c 	bl	8000f18 <_read>
 8002d00:	1c43      	adds	r3, r0, #1
 8002d02:	d102      	bne.n	8002d0a <_read_r+0x1e>
 8002d04:	682b      	ldr	r3, [r5, #0]
 8002d06:	b103      	cbz	r3, 8002d0a <_read_r+0x1e>
 8002d08:	6023      	str	r3, [r4, #0]
 8002d0a:	bd38      	pop	{r3, r4, r5, pc}
 8002d0c:	2000020c 	.word	0x2000020c

08002d10 <_write_r>:
 8002d10:	b538      	push	{r3, r4, r5, lr}
 8002d12:	4d07      	ldr	r5, [pc, #28]	; (8002d30 <_write_r+0x20>)
 8002d14:	4604      	mov	r4, r0
 8002d16:	4608      	mov	r0, r1
 8002d18:	4611      	mov	r1, r2
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	602a      	str	r2, [r5, #0]
 8002d1e:	461a      	mov	r2, r3
 8002d20:	f7fe f917 	bl	8000f52 <_write>
 8002d24:	1c43      	adds	r3, r0, #1
 8002d26:	d102      	bne.n	8002d2e <_write_r+0x1e>
 8002d28:	682b      	ldr	r3, [r5, #0]
 8002d2a:	b103      	cbz	r3, 8002d2e <_write_r+0x1e>
 8002d2c:	6023      	str	r3, [r4, #0]
 8002d2e:	bd38      	pop	{r3, r4, r5, pc}
 8002d30:	2000020c 	.word	0x2000020c

08002d34 <__errno>:
 8002d34:	4b01      	ldr	r3, [pc, #4]	; (8002d3c <__errno+0x8>)
 8002d36:	6818      	ldr	r0, [r3, #0]
 8002d38:	4770      	bx	lr
 8002d3a:	bf00      	nop
 8002d3c:	20000064 	.word	0x20000064

08002d40 <__libc_init_array>:
 8002d40:	b570      	push	{r4, r5, r6, lr}
 8002d42:	4d0d      	ldr	r5, [pc, #52]	; (8002d78 <__libc_init_array+0x38>)
 8002d44:	4c0d      	ldr	r4, [pc, #52]	; (8002d7c <__libc_init_array+0x3c>)
 8002d46:	1b64      	subs	r4, r4, r5
 8002d48:	10a4      	asrs	r4, r4, #2
 8002d4a:	2600      	movs	r6, #0
 8002d4c:	42a6      	cmp	r6, r4
 8002d4e:	d109      	bne.n	8002d64 <__libc_init_array+0x24>
 8002d50:	4d0b      	ldr	r5, [pc, #44]	; (8002d80 <__libc_init_array+0x40>)
 8002d52:	4c0c      	ldr	r4, [pc, #48]	; (8002d84 <__libc_init_array+0x44>)
 8002d54:	f000 fdc0 	bl	80038d8 <_init>
 8002d58:	1b64      	subs	r4, r4, r5
 8002d5a:	10a4      	asrs	r4, r4, #2
 8002d5c:	2600      	movs	r6, #0
 8002d5e:	42a6      	cmp	r6, r4
 8002d60:	d105      	bne.n	8002d6e <__libc_init_array+0x2e>
 8002d62:	bd70      	pop	{r4, r5, r6, pc}
 8002d64:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d68:	4798      	blx	r3
 8002d6a:	3601      	adds	r6, #1
 8002d6c:	e7ee      	b.n	8002d4c <__libc_init_array+0xc>
 8002d6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d72:	4798      	blx	r3
 8002d74:	3601      	adds	r6, #1
 8002d76:	e7f2      	b.n	8002d5e <__libc_init_array+0x1e>
 8002d78:	080039c8 	.word	0x080039c8
 8002d7c:	080039c8 	.word	0x080039c8
 8002d80:	080039c8 	.word	0x080039c8
 8002d84:	080039cc 	.word	0x080039cc

08002d88 <__retarget_lock_init_recursive>:
 8002d88:	4770      	bx	lr

08002d8a <__retarget_lock_acquire_recursive>:
 8002d8a:	4770      	bx	lr

08002d8c <__retarget_lock_release_recursive>:
 8002d8c:	4770      	bx	lr
	...

08002d90 <_free_r>:
 8002d90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002d92:	2900      	cmp	r1, #0
 8002d94:	d044      	beq.n	8002e20 <_free_r+0x90>
 8002d96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002d9a:	9001      	str	r0, [sp, #4]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	f1a1 0404 	sub.w	r4, r1, #4
 8002da2:	bfb8      	it	lt
 8002da4:	18e4      	addlt	r4, r4, r3
 8002da6:	f000 f8df 	bl	8002f68 <__malloc_lock>
 8002daa:	4a1e      	ldr	r2, [pc, #120]	; (8002e24 <_free_r+0x94>)
 8002dac:	9801      	ldr	r0, [sp, #4]
 8002dae:	6813      	ldr	r3, [r2, #0]
 8002db0:	b933      	cbnz	r3, 8002dc0 <_free_r+0x30>
 8002db2:	6063      	str	r3, [r4, #4]
 8002db4:	6014      	str	r4, [r2, #0]
 8002db6:	b003      	add	sp, #12
 8002db8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002dbc:	f000 b8da 	b.w	8002f74 <__malloc_unlock>
 8002dc0:	42a3      	cmp	r3, r4
 8002dc2:	d908      	bls.n	8002dd6 <_free_r+0x46>
 8002dc4:	6825      	ldr	r5, [r4, #0]
 8002dc6:	1961      	adds	r1, r4, r5
 8002dc8:	428b      	cmp	r3, r1
 8002dca:	bf01      	itttt	eq
 8002dcc:	6819      	ldreq	r1, [r3, #0]
 8002dce:	685b      	ldreq	r3, [r3, #4]
 8002dd0:	1949      	addeq	r1, r1, r5
 8002dd2:	6021      	streq	r1, [r4, #0]
 8002dd4:	e7ed      	b.n	8002db2 <_free_r+0x22>
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	b10b      	cbz	r3, 8002de0 <_free_r+0x50>
 8002ddc:	42a3      	cmp	r3, r4
 8002dde:	d9fa      	bls.n	8002dd6 <_free_r+0x46>
 8002de0:	6811      	ldr	r1, [r2, #0]
 8002de2:	1855      	adds	r5, r2, r1
 8002de4:	42a5      	cmp	r5, r4
 8002de6:	d10b      	bne.n	8002e00 <_free_r+0x70>
 8002de8:	6824      	ldr	r4, [r4, #0]
 8002dea:	4421      	add	r1, r4
 8002dec:	1854      	adds	r4, r2, r1
 8002dee:	42a3      	cmp	r3, r4
 8002df0:	6011      	str	r1, [r2, #0]
 8002df2:	d1e0      	bne.n	8002db6 <_free_r+0x26>
 8002df4:	681c      	ldr	r4, [r3, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	6053      	str	r3, [r2, #4]
 8002dfa:	440c      	add	r4, r1
 8002dfc:	6014      	str	r4, [r2, #0]
 8002dfe:	e7da      	b.n	8002db6 <_free_r+0x26>
 8002e00:	d902      	bls.n	8002e08 <_free_r+0x78>
 8002e02:	230c      	movs	r3, #12
 8002e04:	6003      	str	r3, [r0, #0]
 8002e06:	e7d6      	b.n	8002db6 <_free_r+0x26>
 8002e08:	6825      	ldr	r5, [r4, #0]
 8002e0a:	1961      	adds	r1, r4, r5
 8002e0c:	428b      	cmp	r3, r1
 8002e0e:	bf04      	itt	eq
 8002e10:	6819      	ldreq	r1, [r3, #0]
 8002e12:	685b      	ldreq	r3, [r3, #4]
 8002e14:	6063      	str	r3, [r4, #4]
 8002e16:	bf04      	itt	eq
 8002e18:	1949      	addeq	r1, r1, r5
 8002e1a:	6021      	streq	r1, [r4, #0]
 8002e1c:	6054      	str	r4, [r2, #4]
 8002e1e:	e7ca      	b.n	8002db6 <_free_r+0x26>
 8002e20:	b003      	add	sp, #12
 8002e22:	bd30      	pop	{r4, r5, pc}
 8002e24:	20000214 	.word	0x20000214

08002e28 <sbrk_aligned>:
 8002e28:	b570      	push	{r4, r5, r6, lr}
 8002e2a:	4e0e      	ldr	r6, [pc, #56]	; (8002e64 <sbrk_aligned+0x3c>)
 8002e2c:	460c      	mov	r4, r1
 8002e2e:	6831      	ldr	r1, [r6, #0]
 8002e30:	4605      	mov	r5, r0
 8002e32:	b911      	cbnz	r1, 8002e3a <sbrk_aligned+0x12>
 8002e34:	f000 fcbc 	bl	80037b0 <_sbrk_r>
 8002e38:	6030      	str	r0, [r6, #0]
 8002e3a:	4621      	mov	r1, r4
 8002e3c:	4628      	mov	r0, r5
 8002e3e:	f000 fcb7 	bl	80037b0 <_sbrk_r>
 8002e42:	1c43      	adds	r3, r0, #1
 8002e44:	d00a      	beq.n	8002e5c <sbrk_aligned+0x34>
 8002e46:	1cc4      	adds	r4, r0, #3
 8002e48:	f024 0403 	bic.w	r4, r4, #3
 8002e4c:	42a0      	cmp	r0, r4
 8002e4e:	d007      	beq.n	8002e60 <sbrk_aligned+0x38>
 8002e50:	1a21      	subs	r1, r4, r0
 8002e52:	4628      	mov	r0, r5
 8002e54:	f000 fcac 	bl	80037b0 <_sbrk_r>
 8002e58:	3001      	adds	r0, #1
 8002e5a:	d101      	bne.n	8002e60 <sbrk_aligned+0x38>
 8002e5c:	f04f 34ff 	mov.w	r4, #4294967295
 8002e60:	4620      	mov	r0, r4
 8002e62:	bd70      	pop	{r4, r5, r6, pc}
 8002e64:	20000218 	.word	0x20000218

08002e68 <_malloc_r>:
 8002e68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e6c:	1ccd      	adds	r5, r1, #3
 8002e6e:	f025 0503 	bic.w	r5, r5, #3
 8002e72:	3508      	adds	r5, #8
 8002e74:	2d0c      	cmp	r5, #12
 8002e76:	bf38      	it	cc
 8002e78:	250c      	movcc	r5, #12
 8002e7a:	2d00      	cmp	r5, #0
 8002e7c:	4607      	mov	r7, r0
 8002e7e:	db01      	blt.n	8002e84 <_malloc_r+0x1c>
 8002e80:	42a9      	cmp	r1, r5
 8002e82:	d905      	bls.n	8002e90 <_malloc_r+0x28>
 8002e84:	230c      	movs	r3, #12
 8002e86:	603b      	str	r3, [r7, #0]
 8002e88:	2600      	movs	r6, #0
 8002e8a:	4630      	mov	r0, r6
 8002e8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002e90:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002f64 <_malloc_r+0xfc>
 8002e94:	f000 f868 	bl	8002f68 <__malloc_lock>
 8002e98:	f8d8 3000 	ldr.w	r3, [r8]
 8002e9c:	461c      	mov	r4, r3
 8002e9e:	bb5c      	cbnz	r4, 8002ef8 <_malloc_r+0x90>
 8002ea0:	4629      	mov	r1, r5
 8002ea2:	4638      	mov	r0, r7
 8002ea4:	f7ff ffc0 	bl	8002e28 <sbrk_aligned>
 8002ea8:	1c43      	adds	r3, r0, #1
 8002eaa:	4604      	mov	r4, r0
 8002eac:	d155      	bne.n	8002f5a <_malloc_r+0xf2>
 8002eae:	f8d8 4000 	ldr.w	r4, [r8]
 8002eb2:	4626      	mov	r6, r4
 8002eb4:	2e00      	cmp	r6, #0
 8002eb6:	d145      	bne.n	8002f44 <_malloc_r+0xdc>
 8002eb8:	2c00      	cmp	r4, #0
 8002eba:	d048      	beq.n	8002f4e <_malloc_r+0xe6>
 8002ebc:	6823      	ldr	r3, [r4, #0]
 8002ebe:	4631      	mov	r1, r6
 8002ec0:	4638      	mov	r0, r7
 8002ec2:	eb04 0903 	add.w	r9, r4, r3
 8002ec6:	f000 fc73 	bl	80037b0 <_sbrk_r>
 8002eca:	4581      	cmp	r9, r0
 8002ecc:	d13f      	bne.n	8002f4e <_malloc_r+0xe6>
 8002ece:	6821      	ldr	r1, [r4, #0]
 8002ed0:	1a6d      	subs	r5, r5, r1
 8002ed2:	4629      	mov	r1, r5
 8002ed4:	4638      	mov	r0, r7
 8002ed6:	f7ff ffa7 	bl	8002e28 <sbrk_aligned>
 8002eda:	3001      	adds	r0, #1
 8002edc:	d037      	beq.n	8002f4e <_malloc_r+0xe6>
 8002ede:	6823      	ldr	r3, [r4, #0]
 8002ee0:	442b      	add	r3, r5
 8002ee2:	6023      	str	r3, [r4, #0]
 8002ee4:	f8d8 3000 	ldr.w	r3, [r8]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d038      	beq.n	8002f5e <_malloc_r+0xf6>
 8002eec:	685a      	ldr	r2, [r3, #4]
 8002eee:	42a2      	cmp	r2, r4
 8002ef0:	d12b      	bne.n	8002f4a <_malloc_r+0xe2>
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	605a      	str	r2, [r3, #4]
 8002ef6:	e00f      	b.n	8002f18 <_malloc_r+0xb0>
 8002ef8:	6822      	ldr	r2, [r4, #0]
 8002efa:	1b52      	subs	r2, r2, r5
 8002efc:	d41f      	bmi.n	8002f3e <_malloc_r+0xd6>
 8002efe:	2a0b      	cmp	r2, #11
 8002f00:	d917      	bls.n	8002f32 <_malloc_r+0xca>
 8002f02:	1961      	adds	r1, r4, r5
 8002f04:	42a3      	cmp	r3, r4
 8002f06:	6025      	str	r5, [r4, #0]
 8002f08:	bf18      	it	ne
 8002f0a:	6059      	strne	r1, [r3, #4]
 8002f0c:	6863      	ldr	r3, [r4, #4]
 8002f0e:	bf08      	it	eq
 8002f10:	f8c8 1000 	streq.w	r1, [r8]
 8002f14:	5162      	str	r2, [r4, r5]
 8002f16:	604b      	str	r3, [r1, #4]
 8002f18:	4638      	mov	r0, r7
 8002f1a:	f104 060b 	add.w	r6, r4, #11
 8002f1e:	f000 f829 	bl	8002f74 <__malloc_unlock>
 8002f22:	f026 0607 	bic.w	r6, r6, #7
 8002f26:	1d23      	adds	r3, r4, #4
 8002f28:	1af2      	subs	r2, r6, r3
 8002f2a:	d0ae      	beq.n	8002e8a <_malloc_r+0x22>
 8002f2c:	1b9b      	subs	r3, r3, r6
 8002f2e:	50a3      	str	r3, [r4, r2]
 8002f30:	e7ab      	b.n	8002e8a <_malloc_r+0x22>
 8002f32:	42a3      	cmp	r3, r4
 8002f34:	6862      	ldr	r2, [r4, #4]
 8002f36:	d1dd      	bne.n	8002ef4 <_malloc_r+0x8c>
 8002f38:	f8c8 2000 	str.w	r2, [r8]
 8002f3c:	e7ec      	b.n	8002f18 <_malloc_r+0xb0>
 8002f3e:	4623      	mov	r3, r4
 8002f40:	6864      	ldr	r4, [r4, #4]
 8002f42:	e7ac      	b.n	8002e9e <_malloc_r+0x36>
 8002f44:	4634      	mov	r4, r6
 8002f46:	6876      	ldr	r6, [r6, #4]
 8002f48:	e7b4      	b.n	8002eb4 <_malloc_r+0x4c>
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	e7cc      	b.n	8002ee8 <_malloc_r+0x80>
 8002f4e:	230c      	movs	r3, #12
 8002f50:	603b      	str	r3, [r7, #0]
 8002f52:	4638      	mov	r0, r7
 8002f54:	f000 f80e 	bl	8002f74 <__malloc_unlock>
 8002f58:	e797      	b.n	8002e8a <_malloc_r+0x22>
 8002f5a:	6025      	str	r5, [r4, #0]
 8002f5c:	e7dc      	b.n	8002f18 <_malloc_r+0xb0>
 8002f5e:	605b      	str	r3, [r3, #4]
 8002f60:	deff      	udf	#255	; 0xff
 8002f62:	bf00      	nop
 8002f64:	20000214 	.word	0x20000214

08002f68 <__malloc_lock>:
 8002f68:	4801      	ldr	r0, [pc, #4]	; (8002f70 <__malloc_lock+0x8>)
 8002f6a:	f7ff bf0e 	b.w	8002d8a <__retarget_lock_acquire_recursive>
 8002f6e:	bf00      	nop
 8002f70:	20000210 	.word	0x20000210

08002f74 <__malloc_unlock>:
 8002f74:	4801      	ldr	r0, [pc, #4]	; (8002f7c <__malloc_unlock+0x8>)
 8002f76:	f7ff bf09 	b.w	8002d8c <__retarget_lock_release_recursive>
 8002f7a:	bf00      	nop
 8002f7c:	20000210 	.word	0x20000210

08002f80 <__sfputc_r>:
 8002f80:	6893      	ldr	r3, [r2, #8]
 8002f82:	3b01      	subs	r3, #1
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	b410      	push	{r4}
 8002f88:	6093      	str	r3, [r2, #8]
 8002f8a:	da08      	bge.n	8002f9e <__sfputc_r+0x1e>
 8002f8c:	6994      	ldr	r4, [r2, #24]
 8002f8e:	42a3      	cmp	r3, r4
 8002f90:	db01      	blt.n	8002f96 <__sfputc_r+0x16>
 8002f92:	290a      	cmp	r1, #10
 8002f94:	d103      	bne.n	8002f9e <__sfputc_r+0x1e>
 8002f96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002f9a:	f000 bb73 	b.w	8003684 <__swbuf_r>
 8002f9e:	6813      	ldr	r3, [r2, #0]
 8002fa0:	1c58      	adds	r0, r3, #1
 8002fa2:	6010      	str	r0, [r2, #0]
 8002fa4:	7019      	strb	r1, [r3, #0]
 8002fa6:	4608      	mov	r0, r1
 8002fa8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002fac:	4770      	bx	lr

08002fae <__sfputs_r>:
 8002fae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fb0:	4606      	mov	r6, r0
 8002fb2:	460f      	mov	r7, r1
 8002fb4:	4614      	mov	r4, r2
 8002fb6:	18d5      	adds	r5, r2, r3
 8002fb8:	42ac      	cmp	r4, r5
 8002fba:	d101      	bne.n	8002fc0 <__sfputs_r+0x12>
 8002fbc:	2000      	movs	r0, #0
 8002fbe:	e007      	b.n	8002fd0 <__sfputs_r+0x22>
 8002fc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002fc4:	463a      	mov	r2, r7
 8002fc6:	4630      	mov	r0, r6
 8002fc8:	f7ff ffda 	bl	8002f80 <__sfputc_r>
 8002fcc:	1c43      	adds	r3, r0, #1
 8002fce:	d1f3      	bne.n	8002fb8 <__sfputs_r+0xa>
 8002fd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002fd4 <_vfiprintf_r>:
 8002fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fd8:	460d      	mov	r5, r1
 8002fda:	b09d      	sub	sp, #116	; 0x74
 8002fdc:	4614      	mov	r4, r2
 8002fde:	4698      	mov	r8, r3
 8002fe0:	4606      	mov	r6, r0
 8002fe2:	b118      	cbz	r0, 8002fec <_vfiprintf_r+0x18>
 8002fe4:	6a03      	ldr	r3, [r0, #32]
 8002fe6:	b90b      	cbnz	r3, 8002fec <_vfiprintf_r+0x18>
 8002fe8:	f7ff fdca 	bl	8002b80 <__sinit>
 8002fec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002fee:	07d9      	lsls	r1, r3, #31
 8002ff0:	d405      	bmi.n	8002ffe <_vfiprintf_r+0x2a>
 8002ff2:	89ab      	ldrh	r3, [r5, #12]
 8002ff4:	059a      	lsls	r2, r3, #22
 8002ff6:	d402      	bmi.n	8002ffe <_vfiprintf_r+0x2a>
 8002ff8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002ffa:	f7ff fec6 	bl	8002d8a <__retarget_lock_acquire_recursive>
 8002ffe:	89ab      	ldrh	r3, [r5, #12]
 8003000:	071b      	lsls	r3, r3, #28
 8003002:	d501      	bpl.n	8003008 <_vfiprintf_r+0x34>
 8003004:	692b      	ldr	r3, [r5, #16]
 8003006:	b99b      	cbnz	r3, 8003030 <_vfiprintf_r+0x5c>
 8003008:	4629      	mov	r1, r5
 800300a:	4630      	mov	r0, r6
 800300c:	f000 fb78 	bl	8003700 <__swsetup_r>
 8003010:	b170      	cbz	r0, 8003030 <_vfiprintf_r+0x5c>
 8003012:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003014:	07dc      	lsls	r4, r3, #31
 8003016:	d504      	bpl.n	8003022 <_vfiprintf_r+0x4e>
 8003018:	f04f 30ff 	mov.w	r0, #4294967295
 800301c:	b01d      	add	sp, #116	; 0x74
 800301e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003022:	89ab      	ldrh	r3, [r5, #12]
 8003024:	0598      	lsls	r0, r3, #22
 8003026:	d4f7      	bmi.n	8003018 <_vfiprintf_r+0x44>
 8003028:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800302a:	f7ff feaf 	bl	8002d8c <__retarget_lock_release_recursive>
 800302e:	e7f3      	b.n	8003018 <_vfiprintf_r+0x44>
 8003030:	2300      	movs	r3, #0
 8003032:	9309      	str	r3, [sp, #36]	; 0x24
 8003034:	2320      	movs	r3, #32
 8003036:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800303a:	f8cd 800c 	str.w	r8, [sp, #12]
 800303e:	2330      	movs	r3, #48	; 0x30
 8003040:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80031f4 <_vfiprintf_r+0x220>
 8003044:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003048:	f04f 0901 	mov.w	r9, #1
 800304c:	4623      	mov	r3, r4
 800304e:	469a      	mov	sl, r3
 8003050:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003054:	b10a      	cbz	r2, 800305a <_vfiprintf_r+0x86>
 8003056:	2a25      	cmp	r2, #37	; 0x25
 8003058:	d1f9      	bne.n	800304e <_vfiprintf_r+0x7a>
 800305a:	ebba 0b04 	subs.w	fp, sl, r4
 800305e:	d00b      	beq.n	8003078 <_vfiprintf_r+0xa4>
 8003060:	465b      	mov	r3, fp
 8003062:	4622      	mov	r2, r4
 8003064:	4629      	mov	r1, r5
 8003066:	4630      	mov	r0, r6
 8003068:	f7ff ffa1 	bl	8002fae <__sfputs_r>
 800306c:	3001      	adds	r0, #1
 800306e:	f000 80a9 	beq.w	80031c4 <_vfiprintf_r+0x1f0>
 8003072:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003074:	445a      	add	r2, fp
 8003076:	9209      	str	r2, [sp, #36]	; 0x24
 8003078:	f89a 3000 	ldrb.w	r3, [sl]
 800307c:	2b00      	cmp	r3, #0
 800307e:	f000 80a1 	beq.w	80031c4 <_vfiprintf_r+0x1f0>
 8003082:	2300      	movs	r3, #0
 8003084:	f04f 32ff 	mov.w	r2, #4294967295
 8003088:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800308c:	f10a 0a01 	add.w	sl, sl, #1
 8003090:	9304      	str	r3, [sp, #16]
 8003092:	9307      	str	r3, [sp, #28]
 8003094:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003098:	931a      	str	r3, [sp, #104]	; 0x68
 800309a:	4654      	mov	r4, sl
 800309c:	2205      	movs	r2, #5
 800309e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80030a2:	4854      	ldr	r0, [pc, #336]	; (80031f4 <_vfiprintf_r+0x220>)
 80030a4:	f7fd f8b4 	bl	8000210 <memchr>
 80030a8:	9a04      	ldr	r2, [sp, #16]
 80030aa:	b9d8      	cbnz	r0, 80030e4 <_vfiprintf_r+0x110>
 80030ac:	06d1      	lsls	r1, r2, #27
 80030ae:	bf44      	itt	mi
 80030b0:	2320      	movmi	r3, #32
 80030b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80030b6:	0713      	lsls	r3, r2, #28
 80030b8:	bf44      	itt	mi
 80030ba:	232b      	movmi	r3, #43	; 0x2b
 80030bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80030c0:	f89a 3000 	ldrb.w	r3, [sl]
 80030c4:	2b2a      	cmp	r3, #42	; 0x2a
 80030c6:	d015      	beq.n	80030f4 <_vfiprintf_r+0x120>
 80030c8:	9a07      	ldr	r2, [sp, #28]
 80030ca:	4654      	mov	r4, sl
 80030cc:	2000      	movs	r0, #0
 80030ce:	f04f 0c0a 	mov.w	ip, #10
 80030d2:	4621      	mov	r1, r4
 80030d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80030d8:	3b30      	subs	r3, #48	; 0x30
 80030da:	2b09      	cmp	r3, #9
 80030dc:	d94d      	bls.n	800317a <_vfiprintf_r+0x1a6>
 80030de:	b1b0      	cbz	r0, 800310e <_vfiprintf_r+0x13a>
 80030e0:	9207      	str	r2, [sp, #28]
 80030e2:	e014      	b.n	800310e <_vfiprintf_r+0x13a>
 80030e4:	eba0 0308 	sub.w	r3, r0, r8
 80030e8:	fa09 f303 	lsl.w	r3, r9, r3
 80030ec:	4313      	orrs	r3, r2
 80030ee:	9304      	str	r3, [sp, #16]
 80030f0:	46a2      	mov	sl, r4
 80030f2:	e7d2      	b.n	800309a <_vfiprintf_r+0xc6>
 80030f4:	9b03      	ldr	r3, [sp, #12]
 80030f6:	1d19      	adds	r1, r3, #4
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	9103      	str	r1, [sp, #12]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	bfbb      	ittet	lt
 8003100:	425b      	neglt	r3, r3
 8003102:	f042 0202 	orrlt.w	r2, r2, #2
 8003106:	9307      	strge	r3, [sp, #28]
 8003108:	9307      	strlt	r3, [sp, #28]
 800310a:	bfb8      	it	lt
 800310c:	9204      	strlt	r2, [sp, #16]
 800310e:	7823      	ldrb	r3, [r4, #0]
 8003110:	2b2e      	cmp	r3, #46	; 0x2e
 8003112:	d10c      	bne.n	800312e <_vfiprintf_r+0x15a>
 8003114:	7863      	ldrb	r3, [r4, #1]
 8003116:	2b2a      	cmp	r3, #42	; 0x2a
 8003118:	d134      	bne.n	8003184 <_vfiprintf_r+0x1b0>
 800311a:	9b03      	ldr	r3, [sp, #12]
 800311c:	1d1a      	adds	r2, r3, #4
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	9203      	str	r2, [sp, #12]
 8003122:	2b00      	cmp	r3, #0
 8003124:	bfb8      	it	lt
 8003126:	f04f 33ff 	movlt.w	r3, #4294967295
 800312a:	3402      	adds	r4, #2
 800312c:	9305      	str	r3, [sp, #20]
 800312e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8003204 <_vfiprintf_r+0x230>
 8003132:	7821      	ldrb	r1, [r4, #0]
 8003134:	2203      	movs	r2, #3
 8003136:	4650      	mov	r0, sl
 8003138:	f7fd f86a 	bl	8000210 <memchr>
 800313c:	b138      	cbz	r0, 800314e <_vfiprintf_r+0x17a>
 800313e:	9b04      	ldr	r3, [sp, #16]
 8003140:	eba0 000a 	sub.w	r0, r0, sl
 8003144:	2240      	movs	r2, #64	; 0x40
 8003146:	4082      	lsls	r2, r0
 8003148:	4313      	orrs	r3, r2
 800314a:	3401      	adds	r4, #1
 800314c:	9304      	str	r3, [sp, #16]
 800314e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003152:	4829      	ldr	r0, [pc, #164]	; (80031f8 <_vfiprintf_r+0x224>)
 8003154:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003158:	2206      	movs	r2, #6
 800315a:	f7fd f859 	bl	8000210 <memchr>
 800315e:	2800      	cmp	r0, #0
 8003160:	d03f      	beq.n	80031e2 <_vfiprintf_r+0x20e>
 8003162:	4b26      	ldr	r3, [pc, #152]	; (80031fc <_vfiprintf_r+0x228>)
 8003164:	bb1b      	cbnz	r3, 80031ae <_vfiprintf_r+0x1da>
 8003166:	9b03      	ldr	r3, [sp, #12]
 8003168:	3307      	adds	r3, #7
 800316a:	f023 0307 	bic.w	r3, r3, #7
 800316e:	3308      	adds	r3, #8
 8003170:	9303      	str	r3, [sp, #12]
 8003172:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003174:	443b      	add	r3, r7
 8003176:	9309      	str	r3, [sp, #36]	; 0x24
 8003178:	e768      	b.n	800304c <_vfiprintf_r+0x78>
 800317a:	fb0c 3202 	mla	r2, ip, r2, r3
 800317e:	460c      	mov	r4, r1
 8003180:	2001      	movs	r0, #1
 8003182:	e7a6      	b.n	80030d2 <_vfiprintf_r+0xfe>
 8003184:	2300      	movs	r3, #0
 8003186:	3401      	adds	r4, #1
 8003188:	9305      	str	r3, [sp, #20]
 800318a:	4619      	mov	r1, r3
 800318c:	f04f 0c0a 	mov.w	ip, #10
 8003190:	4620      	mov	r0, r4
 8003192:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003196:	3a30      	subs	r2, #48	; 0x30
 8003198:	2a09      	cmp	r2, #9
 800319a:	d903      	bls.n	80031a4 <_vfiprintf_r+0x1d0>
 800319c:	2b00      	cmp	r3, #0
 800319e:	d0c6      	beq.n	800312e <_vfiprintf_r+0x15a>
 80031a0:	9105      	str	r1, [sp, #20]
 80031a2:	e7c4      	b.n	800312e <_vfiprintf_r+0x15a>
 80031a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80031a8:	4604      	mov	r4, r0
 80031aa:	2301      	movs	r3, #1
 80031ac:	e7f0      	b.n	8003190 <_vfiprintf_r+0x1bc>
 80031ae:	ab03      	add	r3, sp, #12
 80031b0:	9300      	str	r3, [sp, #0]
 80031b2:	462a      	mov	r2, r5
 80031b4:	4b12      	ldr	r3, [pc, #72]	; (8003200 <_vfiprintf_r+0x22c>)
 80031b6:	a904      	add	r1, sp, #16
 80031b8:	4630      	mov	r0, r6
 80031ba:	f3af 8000 	nop.w
 80031be:	4607      	mov	r7, r0
 80031c0:	1c78      	adds	r0, r7, #1
 80031c2:	d1d6      	bne.n	8003172 <_vfiprintf_r+0x19e>
 80031c4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80031c6:	07d9      	lsls	r1, r3, #31
 80031c8:	d405      	bmi.n	80031d6 <_vfiprintf_r+0x202>
 80031ca:	89ab      	ldrh	r3, [r5, #12]
 80031cc:	059a      	lsls	r2, r3, #22
 80031ce:	d402      	bmi.n	80031d6 <_vfiprintf_r+0x202>
 80031d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80031d2:	f7ff fddb 	bl	8002d8c <__retarget_lock_release_recursive>
 80031d6:	89ab      	ldrh	r3, [r5, #12]
 80031d8:	065b      	lsls	r3, r3, #25
 80031da:	f53f af1d 	bmi.w	8003018 <_vfiprintf_r+0x44>
 80031de:	9809      	ldr	r0, [sp, #36]	; 0x24
 80031e0:	e71c      	b.n	800301c <_vfiprintf_r+0x48>
 80031e2:	ab03      	add	r3, sp, #12
 80031e4:	9300      	str	r3, [sp, #0]
 80031e6:	462a      	mov	r2, r5
 80031e8:	4b05      	ldr	r3, [pc, #20]	; (8003200 <_vfiprintf_r+0x22c>)
 80031ea:	a904      	add	r1, sp, #16
 80031ec:	4630      	mov	r0, r6
 80031ee:	f000 f879 	bl	80032e4 <_printf_i>
 80031f2:	e7e4      	b.n	80031be <_vfiprintf_r+0x1ea>
 80031f4:	0800398c 	.word	0x0800398c
 80031f8:	08003996 	.word	0x08003996
 80031fc:	00000000 	.word	0x00000000
 8003200:	08002faf 	.word	0x08002faf
 8003204:	08003992 	.word	0x08003992

08003208 <_printf_common>:
 8003208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800320c:	4616      	mov	r6, r2
 800320e:	4699      	mov	r9, r3
 8003210:	688a      	ldr	r2, [r1, #8]
 8003212:	690b      	ldr	r3, [r1, #16]
 8003214:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003218:	4293      	cmp	r3, r2
 800321a:	bfb8      	it	lt
 800321c:	4613      	movlt	r3, r2
 800321e:	6033      	str	r3, [r6, #0]
 8003220:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003224:	4607      	mov	r7, r0
 8003226:	460c      	mov	r4, r1
 8003228:	b10a      	cbz	r2, 800322e <_printf_common+0x26>
 800322a:	3301      	adds	r3, #1
 800322c:	6033      	str	r3, [r6, #0]
 800322e:	6823      	ldr	r3, [r4, #0]
 8003230:	0699      	lsls	r1, r3, #26
 8003232:	bf42      	ittt	mi
 8003234:	6833      	ldrmi	r3, [r6, #0]
 8003236:	3302      	addmi	r3, #2
 8003238:	6033      	strmi	r3, [r6, #0]
 800323a:	6825      	ldr	r5, [r4, #0]
 800323c:	f015 0506 	ands.w	r5, r5, #6
 8003240:	d106      	bne.n	8003250 <_printf_common+0x48>
 8003242:	f104 0a19 	add.w	sl, r4, #25
 8003246:	68e3      	ldr	r3, [r4, #12]
 8003248:	6832      	ldr	r2, [r6, #0]
 800324a:	1a9b      	subs	r3, r3, r2
 800324c:	42ab      	cmp	r3, r5
 800324e:	dc26      	bgt.n	800329e <_printf_common+0x96>
 8003250:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003254:	1e13      	subs	r3, r2, #0
 8003256:	6822      	ldr	r2, [r4, #0]
 8003258:	bf18      	it	ne
 800325a:	2301      	movne	r3, #1
 800325c:	0692      	lsls	r2, r2, #26
 800325e:	d42b      	bmi.n	80032b8 <_printf_common+0xb0>
 8003260:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003264:	4649      	mov	r1, r9
 8003266:	4638      	mov	r0, r7
 8003268:	47c0      	blx	r8
 800326a:	3001      	adds	r0, #1
 800326c:	d01e      	beq.n	80032ac <_printf_common+0xa4>
 800326e:	6823      	ldr	r3, [r4, #0]
 8003270:	6922      	ldr	r2, [r4, #16]
 8003272:	f003 0306 	and.w	r3, r3, #6
 8003276:	2b04      	cmp	r3, #4
 8003278:	bf02      	ittt	eq
 800327a:	68e5      	ldreq	r5, [r4, #12]
 800327c:	6833      	ldreq	r3, [r6, #0]
 800327e:	1aed      	subeq	r5, r5, r3
 8003280:	68a3      	ldr	r3, [r4, #8]
 8003282:	bf0c      	ite	eq
 8003284:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003288:	2500      	movne	r5, #0
 800328a:	4293      	cmp	r3, r2
 800328c:	bfc4      	itt	gt
 800328e:	1a9b      	subgt	r3, r3, r2
 8003290:	18ed      	addgt	r5, r5, r3
 8003292:	2600      	movs	r6, #0
 8003294:	341a      	adds	r4, #26
 8003296:	42b5      	cmp	r5, r6
 8003298:	d11a      	bne.n	80032d0 <_printf_common+0xc8>
 800329a:	2000      	movs	r0, #0
 800329c:	e008      	b.n	80032b0 <_printf_common+0xa8>
 800329e:	2301      	movs	r3, #1
 80032a0:	4652      	mov	r2, sl
 80032a2:	4649      	mov	r1, r9
 80032a4:	4638      	mov	r0, r7
 80032a6:	47c0      	blx	r8
 80032a8:	3001      	adds	r0, #1
 80032aa:	d103      	bne.n	80032b4 <_printf_common+0xac>
 80032ac:	f04f 30ff 	mov.w	r0, #4294967295
 80032b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032b4:	3501      	adds	r5, #1
 80032b6:	e7c6      	b.n	8003246 <_printf_common+0x3e>
 80032b8:	18e1      	adds	r1, r4, r3
 80032ba:	1c5a      	adds	r2, r3, #1
 80032bc:	2030      	movs	r0, #48	; 0x30
 80032be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80032c2:	4422      	add	r2, r4
 80032c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80032c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80032cc:	3302      	adds	r3, #2
 80032ce:	e7c7      	b.n	8003260 <_printf_common+0x58>
 80032d0:	2301      	movs	r3, #1
 80032d2:	4622      	mov	r2, r4
 80032d4:	4649      	mov	r1, r9
 80032d6:	4638      	mov	r0, r7
 80032d8:	47c0      	blx	r8
 80032da:	3001      	adds	r0, #1
 80032dc:	d0e6      	beq.n	80032ac <_printf_common+0xa4>
 80032de:	3601      	adds	r6, #1
 80032e0:	e7d9      	b.n	8003296 <_printf_common+0x8e>
	...

080032e4 <_printf_i>:
 80032e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80032e8:	7e0f      	ldrb	r7, [r1, #24]
 80032ea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80032ec:	2f78      	cmp	r7, #120	; 0x78
 80032ee:	4691      	mov	r9, r2
 80032f0:	4680      	mov	r8, r0
 80032f2:	460c      	mov	r4, r1
 80032f4:	469a      	mov	sl, r3
 80032f6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80032fa:	d807      	bhi.n	800330c <_printf_i+0x28>
 80032fc:	2f62      	cmp	r7, #98	; 0x62
 80032fe:	d80a      	bhi.n	8003316 <_printf_i+0x32>
 8003300:	2f00      	cmp	r7, #0
 8003302:	f000 80d4 	beq.w	80034ae <_printf_i+0x1ca>
 8003306:	2f58      	cmp	r7, #88	; 0x58
 8003308:	f000 80c0 	beq.w	800348c <_printf_i+0x1a8>
 800330c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003310:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003314:	e03a      	b.n	800338c <_printf_i+0xa8>
 8003316:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800331a:	2b15      	cmp	r3, #21
 800331c:	d8f6      	bhi.n	800330c <_printf_i+0x28>
 800331e:	a101      	add	r1, pc, #4	; (adr r1, 8003324 <_printf_i+0x40>)
 8003320:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003324:	0800337d 	.word	0x0800337d
 8003328:	08003391 	.word	0x08003391
 800332c:	0800330d 	.word	0x0800330d
 8003330:	0800330d 	.word	0x0800330d
 8003334:	0800330d 	.word	0x0800330d
 8003338:	0800330d 	.word	0x0800330d
 800333c:	08003391 	.word	0x08003391
 8003340:	0800330d 	.word	0x0800330d
 8003344:	0800330d 	.word	0x0800330d
 8003348:	0800330d 	.word	0x0800330d
 800334c:	0800330d 	.word	0x0800330d
 8003350:	08003495 	.word	0x08003495
 8003354:	080033bd 	.word	0x080033bd
 8003358:	0800344f 	.word	0x0800344f
 800335c:	0800330d 	.word	0x0800330d
 8003360:	0800330d 	.word	0x0800330d
 8003364:	080034b7 	.word	0x080034b7
 8003368:	0800330d 	.word	0x0800330d
 800336c:	080033bd 	.word	0x080033bd
 8003370:	0800330d 	.word	0x0800330d
 8003374:	0800330d 	.word	0x0800330d
 8003378:	08003457 	.word	0x08003457
 800337c:	682b      	ldr	r3, [r5, #0]
 800337e:	1d1a      	adds	r2, r3, #4
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	602a      	str	r2, [r5, #0]
 8003384:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003388:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800338c:	2301      	movs	r3, #1
 800338e:	e09f      	b.n	80034d0 <_printf_i+0x1ec>
 8003390:	6820      	ldr	r0, [r4, #0]
 8003392:	682b      	ldr	r3, [r5, #0]
 8003394:	0607      	lsls	r7, r0, #24
 8003396:	f103 0104 	add.w	r1, r3, #4
 800339a:	6029      	str	r1, [r5, #0]
 800339c:	d501      	bpl.n	80033a2 <_printf_i+0xbe>
 800339e:	681e      	ldr	r6, [r3, #0]
 80033a0:	e003      	b.n	80033aa <_printf_i+0xc6>
 80033a2:	0646      	lsls	r6, r0, #25
 80033a4:	d5fb      	bpl.n	800339e <_printf_i+0xba>
 80033a6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80033aa:	2e00      	cmp	r6, #0
 80033ac:	da03      	bge.n	80033b6 <_printf_i+0xd2>
 80033ae:	232d      	movs	r3, #45	; 0x2d
 80033b0:	4276      	negs	r6, r6
 80033b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80033b6:	485a      	ldr	r0, [pc, #360]	; (8003520 <_printf_i+0x23c>)
 80033b8:	230a      	movs	r3, #10
 80033ba:	e012      	b.n	80033e2 <_printf_i+0xfe>
 80033bc:	682b      	ldr	r3, [r5, #0]
 80033be:	6820      	ldr	r0, [r4, #0]
 80033c0:	1d19      	adds	r1, r3, #4
 80033c2:	6029      	str	r1, [r5, #0]
 80033c4:	0605      	lsls	r5, r0, #24
 80033c6:	d501      	bpl.n	80033cc <_printf_i+0xe8>
 80033c8:	681e      	ldr	r6, [r3, #0]
 80033ca:	e002      	b.n	80033d2 <_printf_i+0xee>
 80033cc:	0641      	lsls	r1, r0, #25
 80033ce:	d5fb      	bpl.n	80033c8 <_printf_i+0xe4>
 80033d0:	881e      	ldrh	r6, [r3, #0]
 80033d2:	4853      	ldr	r0, [pc, #332]	; (8003520 <_printf_i+0x23c>)
 80033d4:	2f6f      	cmp	r7, #111	; 0x6f
 80033d6:	bf0c      	ite	eq
 80033d8:	2308      	moveq	r3, #8
 80033da:	230a      	movne	r3, #10
 80033dc:	2100      	movs	r1, #0
 80033de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80033e2:	6865      	ldr	r5, [r4, #4]
 80033e4:	60a5      	str	r5, [r4, #8]
 80033e6:	2d00      	cmp	r5, #0
 80033e8:	bfa2      	ittt	ge
 80033ea:	6821      	ldrge	r1, [r4, #0]
 80033ec:	f021 0104 	bicge.w	r1, r1, #4
 80033f0:	6021      	strge	r1, [r4, #0]
 80033f2:	b90e      	cbnz	r6, 80033f8 <_printf_i+0x114>
 80033f4:	2d00      	cmp	r5, #0
 80033f6:	d04b      	beq.n	8003490 <_printf_i+0x1ac>
 80033f8:	4615      	mov	r5, r2
 80033fa:	fbb6 f1f3 	udiv	r1, r6, r3
 80033fe:	fb03 6711 	mls	r7, r3, r1, r6
 8003402:	5dc7      	ldrb	r7, [r0, r7]
 8003404:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003408:	4637      	mov	r7, r6
 800340a:	42bb      	cmp	r3, r7
 800340c:	460e      	mov	r6, r1
 800340e:	d9f4      	bls.n	80033fa <_printf_i+0x116>
 8003410:	2b08      	cmp	r3, #8
 8003412:	d10b      	bne.n	800342c <_printf_i+0x148>
 8003414:	6823      	ldr	r3, [r4, #0]
 8003416:	07de      	lsls	r6, r3, #31
 8003418:	d508      	bpl.n	800342c <_printf_i+0x148>
 800341a:	6923      	ldr	r3, [r4, #16]
 800341c:	6861      	ldr	r1, [r4, #4]
 800341e:	4299      	cmp	r1, r3
 8003420:	bfde      	ittt	le
 8003422:	2330      	movle	r3, #48	; 0x30
 8003424:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003428:	f105 35ff 	addle.w	r5, r5, #4294967295
 800342c:	1b52      	subs	r2, r2, r5
 800342e:	6122      	str	r2, [r4, #16]
 8003430:	f8cd a000 	str.w	sl, [sp]
 8003434:	464b      	mov	r3, r9
 8003436:	aa03      	add	r2, sp, #12
 8003438:	4621      	mov	r1, r4
 800343a:	4640      	mov	r0, r8
 800343c:	f7ff fee4 	bl	8003208 <_printf_common>
 8003440:	3001      	adds	r0, #1
 8003442:	d14a      	bne.n	80034da <_printf_i+0x1f6>
 8003444:	f04f 30ff 	mov.w	r0, #4294967295
 8003448:	b004      	add	sp, #16
 800344a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800344e:	6823      	ldr	r3, [r4, #0]
 8003450:	f043 0320 	orr.w	r3, r3, #32
 8003454:	6023      	str	r3, [r4, #0]
 8003456:	4833      	ldr	r0, [pc, #204]	; (8003524 <_printf_i+0x240>)
 8003458:	2778      	movs	r7, #120	; 0x78
 800345a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800345e:	6823      	ldr	r3, [r4, #0]
 8003460:	6829      	ldr	r1, [r5, #0]
 8003462:	061f      	lsls	r7, r3, #24
 8003464:	f851 6b04 	ldr.w	r6, [r1], #4
 8003468:	d402      	bmi.n	8003470 <_printf_i+0x18c>
 800346a:	065f      	lsls	r7, r3, #25
 800346c:	bf48      	it	mi
 800346e:	b2b6      	uxthmi	r6, r6
 8003470:	07df      	lsls	r7, r3, #31
 8003472:	bf48      	it	mi
 8003474:	f043 0320 	orrmi.w	r3, r3, #32
 8003478:	6029      	str	r1, [r5, #0]
 800347a:	bf48      	it	mi
 800347c:	6023      	strmi	r3, [r4, #0]
 800347e:	b91e      	cbnz	r6, 8003488 <_printf_i+0x1a4>
 8003480:	6823      	ldr	r3, [r4, #0]
 8003482:	f023 0320 	bic.w	r3, r3, #32
 8003486:	6023      	str	r3, [r4, #0]
 8003488:	2310      	movs	r3, #16
 800348a:	e7a7      	b.n	80033dc <_printf_i+0xf8>
 800348c:	4824      	ldr	r0, [pc, #144]	; (8003520 <_printf_i+0x23c>)
 800348e:	e7e4      	b.n	800345a <_printf_i+0x176>
 8003490:	4615      	mov	r5, r2
 8003492:	e7bd      	b.n	8003410 <_printf_i+0x12c>
 8003494:	682b      	ldr	r3, [r5, #0]
 8003496:	6826      	ldr	r6, [r4, #0]
 8003498:	6961      	ldr	r1, [r4, #20]
 800349a:	1d18      	adds	r0, r3, #4
 800349c:	6028      	str	r0, [r5, #0]
 800349e:	0635      	lsls	r5, r6, #24
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	d501      	bpl.n	80034a8 <_printf_i+0x1c4>
 80034a4:	6019      	str	r1, [r3, #0]
 80034a6:	e002      	b.n	80034ae <_printf_i+0x1ca>
 80034a8:	0670      	lsls	r0, r6, #25
 80034aa:	d5fb      	bpl.n	80034a4 <_printf_i+0x1c0>
 80034ac:	8019      	strh	r1, [r3, #0]
 80034ae:	2300      	movs	r3, #0
 80034b0:	6123      	str	r3, [r4, #16]
 80034b2:	4615      	mov	r5, r2
 80034b4:	e7bc      	b.n	8003430 <_printf_i+0x14c>
 80034b6:	682b      	ldr	r3, [r5, #0]
 80034b8:	1d1a      	adds	r2, r3, #4
 80034ba:	602a      	str	r2, [r5, #0]
 80034bc:	681d      	ldr	r5, [r3, #0]
 80034be:	6862      	ldr	r2, [r4, #4]
 80034c0:	2100      	movs	r1, #0
 80034c2:	4628      	mov	r0, r5
 80034c4:	f7fc fea4 	bl	8000210 <memchr>
 80034c8:	b108      	cbz	r0, 80034ce <_printf_i+0x1ea>
 80034ca:	1b40      	subs	r0, r0, r5
 80034cc:	6060      	str	r0, [r4, #4]
 80034ce:	6863      	ldr	r3, [r4, #4]
 80034d0:	6123      	str	r3, [r4, #16]
 80034d2:	2300      	movs	r3, #0
 80034d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80034d8:	e7aa      	b.n	8003430 <_printf_i+0x14c>
 80034da:	6923      	ldr	r3, [r4, #16]
 80034dc:	462a      	mov	r2, r5
 80034de:	4649      	mov	r1, r9
 80034e0:	4640      	mov	r0, r8
 80034e2:	47d0      	blx	sl
 80034e4:	3001      	adds	r0, #1
 80034e6:	d0ad      	beq.n	8003444 <_printf_i+0x160>
 80034e8:	6823      	ldr	r3, [r4, #0]
 80034ea:	079b      	lsls	r3, r3, #30
 80034ec:	d413      	bmi.n	8003516 <_printf_i+0x232>
 80034ee:	68e0      	ldr	r0, [r4, #12]
 80034f0:	9b03      	ldr	r3, [sp, #12]
 80034f2:	4298      	cmp	r0, r3
 80034f4:	bfb8      	it	lt
 80034f6:	4618      	movlt	r0, r3
 80034f8:	e7a6      	b.n	8003448 <_printf_i+0x164>
 80034fa:	2301      	movs	r3, #1
 80034fc:	4632      	mov	r2, r6
 80034fe:	4649      	mov	r1, r9
 8003500:	4640      	mov	r0, r8
 8003502:	47d0      	blx	sl
 8003504:	3001      	adds	r0, #1
 8003506:	d09d      	beq.n	8003444 <_printf_i+0x160>
 8003508:	3501      	adds	r5, #1
 800350a:	68e3      	ldr	r3, [r4, #12]
 800350c:	9903      	ldr	r1, [sp, #12]
 800350e:	1a5b      	subs	r3, r3, r1
 8003510:	42ab      	cmp	r3, r5
 8003512:	dcf2      	bgt.n	80034fa <_printf_i+0x216>
 8003514:	e7eb      	b.n	80034ee <_printf_i+0x20a>
 8003516:	2500      	movs	r5, #0
 8003518:	f104 0619 	add.w	r6, r4, #25
 800351c:	e7f5      	b.n	800350a <_printf_i+0x226>
 800351e:	bf00      	nop
 8003520:	0800399d 	.word	0x0800399d
 8003524:	080039ae 	.word	0x080039ae

08003528 <__sflush_r>:
 8003528:	898a      	ldrh	r2, [r1, #12]
 800352a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800352e:	4605      	mov	r5, r0
 8003530:	0710      	lsls	r0, r2, #28
 8003532:	460c      	mov	r4, r1
 8003534:	d458      	bmi.n	80035e8 <__sflush_r+0xc0>
 8003536:	684b      	ldr	r3, [r1, #4]
 8003538:	2b00      	cmp	r3, #0
 800353a:	dc05      	bgt.n	8003548 <__sflush_r+0x20>
 800353c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800353e:	2b00      	cmp	r3, #0
 8003540:	dc02      	bgt.n	8003548 <__sflush_r+0x20>
 8003542:	2000      	movs	r0, #0
 8003544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003548:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800354a:	2e00      	cmp	r6, #0
 800354c:	d0f9      	beq.n	8003542 <__sflush_r+0x1a>
 800354e:	2300      	movs	r3, #0
 8003550:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003554:	682f      	ldr	r7, [r5, #0]
 8003556:	6a21      	ldr	r1, [r4, #32]
 8003558:	602b      	str	r3, [r5, #0]
 800355a:	d032      	beq.n	80035c2 <__sflush_r+0x9a>
 800355c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800355e:	89a3      	ldrh	r3, [r4, #12]
 8003560:	075a      	lsls	r2, r3, #29
 8003562:	d505      	bpl.n	8003570 <__sflush_r+0x48>
 8003564:	6863      	ldr	r3, [r4, #4]
 8003566:	1ac0      	subs	r0, r0, r3
 8003568:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800356a:	b10b      	cbz	r3, 8003570 <__sflush_r+0x48>
 800356c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800356e:	1ac0      	subs	r0, r0, r3
 8003570:	2300      	movs	r3, #0
 8003572:	4602      	mov	r2, r0
 8003574:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003576:	6a21      	ldr	r1, [r4, #32]
 8003578:	4628      	mov	r0, r5
 800357a:	47b0      	blx	r6
 800357c:	1c43      	adds	r3, r0, #1
 800357e:	89a3      	ldrh	r3, [r4, #12]
 8003580:	d106      	bne.n	8003590 <__sflush_r+0x68>
 8003582:	6829      	ldr	r1, [r5, #0]
 8003584:	291d      	cmp	r1, #29
 8003586:	d82b      	bhi.n	80035e0 <__sflush_r+0xb8>
 8003588:	4a29      	ldr	r2, [pc, #164]	; (8003630 <__sflush_r+0x108>)
 800358a:	410a      	asrs	r2, r1
 800358c:	07d6      	lsls	r6, r2, #31
 800358e:	d427      	bmi.n	80035e0 <__sflush_r+0xb8>
 8003590:	2200      	movs	r2, #0
 8003592:	6062      	str	r2, [r4, #4]
 8003594:	04d9      	lsls	r1, r3, #19
 8003596:	6922      	ldr	r2, [r4, #16]
 8003598:	6022      	str	r2, [r4, #0]
 800359a:	d504      	bpl.n	80035a6 <__sflush_r+0x7e>
 800359c:	1c42      	adds	r2, r0, #1
 800359e:	d101      	bne.n	80035a4 <__sflush_r+0x7c>
 80035a0:	682b      	ldr	r3, [r5, #0]
 80035a2:	b903      	cbnz	r3, 80035a6 <__sflush_r+0x7e>
 80035a4:	6560      	str	r0, [r4, #84]	; 0x54
 80035a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80035a8:	602f      	str	r7, [r5, #0]
 80035aa:	2900      	cmp	r1, #0
 80035ac:	d0c9      	beq.n	8003542 <__sflush_r+0x1a>
 80035ae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80035b2:	4299      	cmp	r1, r3
 80035b4:	d002      	beq.n	80035bc <__sflush_r+0x94>
 80035b6:	4628      	mov	r0, r5
 80035b8:	f7ff fbea 	bl	8002d90 <_free_r>
 80035bc:	2000      	movs	r0, #0
 80035be:	6360      	str	r0, [r4, #52]	; 0x34
 80035c0:	e7c0      	b.n	8003544 <__sflush_r+0x1c>
 80035c2:	2301      	movs	r3, #1
 80035c4:	4628      	mov	r0, r5
 80035c6:	47b0      	blx	r6
 80035c8:	1c41      	adds	r1, r0, #1
 80035ca:	d1c8      	bne.n	800355e <__sflush_r+0x36>
 80035cc:	682b      	ldr	r3, [r5, #0]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d0c5      	beq.n	800355e <__sflush_r+0x36>
 80035d2:	2b1d      	cmp	r3, #29
 80035d4:	d001      	beq.n	80035da <__sflush_r+0xb2>
 80035d6:	2b16      	cmp	r3, #22
 80035d8:	d101      	bne.n	80035de <__sflush_r+0xb6>
 80035da:	602f      	str	r7, [r5, #0]
 80035dc:	e7b1      	b.n	8003542 <__sflush_r+0x1a>
 80035de:	89a3      	ldrh	r3, [r4, #12]
 80035e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035e4:	81a3      	strh	r3, [r4, #12]
 80035e6:	e7ad      	b.n	8003544 <__sflush_r+0x1c>
 80035e8:	690f      	ldr	r7, [r1, #16]
 80035ea:	2f00      	cmp	r7, #0
 80035ec:	d0a9      	beq.n	8003542 <__sflush_r+0x1a>
 80035ee:	0793      	lsls	r3, r2, #30
 80035f0:	680e      	ldr	r6, [r1, #0]
 80035f2:	bf08      	it	eq
 80035f4:	694b      	ldreq	r3, [r1, #20]
 80035f6:	600f      	str	r7, [r1, #0]
 80035f8:	bf18      	it	ne
 80035fa:	2300      	movne	r3, #0
 80035fc:	eba6 0807 	sub.w	r8, r6, r7
 8003600:	608b      	str	r3, [r1, #8]
 8003602:	f1b8 0f00 	cmp.w	r8, #0
 8003606:	dd9c      	ble.n	8003542 <__sflush_r+0x1a>
 8003608:	6a21      	ldr	r1, [r4, #32]
 800360a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800360c:	4643      	mov	r3, r8
 800360e:	463a      	mov	r2, r7
 8003610:	4628      	mov	r0, r5
 8003612:	47b0      	blx	r6
 8003614:	2800      	cmp	r0, #0
 8003616:	dc06      	bgt.n	8003626 <__sflush_r+0xfe>
 8003618:	89a3      	ldrh	r3, [r4, #12]
 800361a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800361e:	81a3      	strh	r3, [r4, #12]
 8003620:	f04f 30ff 	mov.w	r0, #4294967295
 8003624:	e78e      	b.n	8003544 <__sflush_r+0x1c>
 8003626:	4407      	add	r7, r0
 8003628:	eba8 0800 	sub.w	r8, r8, r0
 800362c:	e7e9      	b.n	8003602 <__sflush_r+0xda>
 800362e:	bf00      	nop
 8003630:	dfbffffe 	.word	0xdfbffffe

08003634 <_fflush_r>:
 8003634:	b538      	push	{r3, r4, r5, lr}
 8003636:	690b      	ldr	r3, [r1, #16]
 8003638:	4605      	mov	r5, r0
 800363a:	460c      	mov	r4, r1
 800363c:	b913      	cbnz	r3, 8003644 <_fflush_r+0x10>
 800363e:	2500      	movs	r5, #0
 8003640:	4628      	mov	r0, r5
 8003642:	bd38      	pop	{r3, r4, r5, pc}
 8003644:	b118      	cbz	r0, 800364e <_fflush_r+0x1a>
 8003646:	6a03      	ldr	r3, [r0, #32]
 8003648:	b90b      	cbnz	r3, 800364e <_fflush_r+0x1a>
 800364a:	f7ff fa99 	bl	8002b80 <__sinit>
 800364e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d0f3      	beq.n	800363e <_fflush_r+0xa>
 8003656:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003658:	07d0      	lsls	r0, r2, #31
 800365a:	d404      	bmi.n	8003666 <_fflush_r+0x32>
 800365c:	0599      	lsls	r1, r3, #22
 800365e:	d402      	bmi.n	8003666 <_fflush_r+0x32>
 8003660:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003662:	f7ff fb92 	bl	8002d8a <__retarget_lock_acquire_recursive>
 8003666:	4628      	mov	r0, r5
 8003668:	4621      	mov	r1, r4
 800366a:	f7ff ff5d 	bl	8003528 <__sflush_r>
 800366e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003670:	07da      	lsls	r2, r3, #31
 8003672:	4605      	mov	r5, r0
 8003674:	d4e4      	bmi.n	8003640 <_fflush_r+0xc>
 8003676:	89a3      	ldrh	r3, [r4, #12]
 8003678:	059b      	lsls	r3, r3, #22
 800367a:	d4e1      	bmi.n	8003640 <_fflush_r+0xc>
 800367c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800367e:	f7ff fb85 	bl	8002d8c <__retarget_lock_release_recursive>
 8003682:	e7dd      	b.n	8003640 <_fflush_r+0xc>

08003684 <__swbuf_r>:
 8003684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003686:	460e      	mov	r6, r1
 8003688:	4614      	mov	r4, r2
 800368a:	4605      	mov	r5, r0
 800368c:	b118      	cbz	r0, 8003696 <__swbuf_r+0x12>
 800368e:	6a03      	ldr	r3, [r0, #32]
 8003690:	b90b      	cbnz	r3, 8003696 <__swbuf_r+0x12>
 8003692:	f7ff fa75 	bl	8002b80 <__sinit>
 8003696:	69a3      	ldr	r3, [r4, #24]
 8003698:	60a3      	str	r3, [r4, #8]
 800369a:	89a3      	ldrh	r3, [r4, #12]
 800369c:	071a      	lsls	r2, r3, #28
 800369e:	d525      	bpl.n	80036ec <__swbuf_r+0x68>
 80036a0:	6923      	ldr	r3, [r4, #16]
 80036a2:	b31b      	cbz	r3, 80036ec <__swbuf_r+0x68>
 80036a4:	6823      	ldr	r3, [r4, #0]
 80036a6:	6922      	ldr	r2, [r4, #16]
 80036a8:	1a98      	subs	r0, r3, r2
 80036aa:	6963      	ldr	r3, [r4, #20]
 80036ac:	b2f6      	uxtb	r6, r6
 80036ae:	4283      	cmp	r3, r0
 80036b0:	4637      	mov	r7, r6
 80036b2:	dc04      	bgt.n	80036be <__swbuf_r+0x3a>
 80036b4:	4621      	mov	r1, r4
 80036b6:	4628      	mov	r0, r5
 80036b8:	f7ff ffbc 	bl	8003634 <_fflush_r>
 80036bc:	b9e0      	cbnz	r0, 80036f8 <__swbuf_r+0x74>
 80036be:	68a3      	ldr	r3, [r4, #8]
 80036c0:	3b01      	subs	r3, #1
 80036c2:	60a3      	str	r3, [r4, #8]
 80036c4:	6823      	ldr	r3, [r4, #0]
 80036c6:	1c5a      	adds	r2, r3, #1
 80036c8:	6022      	str	r2, [r4, #0]
 80036ca:	701e      	strb	r6, [r3, #0]
 80036cc:	6962      	ldr	r2, [r4, #20]
 80036ce:	1c43      	adds	r3, r0, #1
 80036d0:	429a      	cmp	r2, r3
 80036d2:	d004      	beq.n	80036de <__swbuf_r+0x5a>
 80036d4:	89a3      	ldrh	r3, [r4, #12]
 80036d6:	07db      	lsls	r3, r3, #31
 80036d8:	d506      	bpl.n	80036e8 <__swbuf_r+0x64>
 80036da:	2e0a      	cmp	r6, #10
 80036dc:	d104      	bne.n	80036e8 <__swbuf_r+0x64>
 80036de:	4621      	mov	r1, r4
 80036e0:	4628      	mov	r0, r5
 80036e2:	f7ff ffa7 	bl	8003634 <_fflush_r>
 80036e6:	b938      	cbnz	r0, 80036f8 <__swbuf_r+0x74>
 80036e8:	4638      	mov	r0, r7
 80036ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80036ec:	4621      	mov	r1, r4
 80036ee:	4628      	mov	r0, r5
 80036f0:	f000 f806 	bl	8003700 <__swsetup_r>
 80036f4:	2800      	cmp	r0, #0
 80036f6:	d0d5      	beq.n	80036a4 <__swbuf_r+0x20>
 80036f8:	f04f 37ff 	mov.w	r7, #4294967295
 80036fc:	e7f4      	b.n	80036e8 <__swbuf_r+0x64>
	...

08003700 <__swsetup_r>:
 8003700:	b538      	push	{r3, r4, r5, lr}
 8003702:	4b2a      	ldr	r3, [pc, #168]	; (80037ac <__swsetup_r+0xac>)
 8003704:	4605      	mov	r5, r0
 8003706:	6818      	ldr	r0, [r3, #0]
 8003708:	460c      	mov	r4, r1
 800370a:	b118      	cbz	r0, 8003714 <__swsetup_r+0x14>
 800370c:	6a03      	ldr	r3, [r0, #32]
 800370e:	b90b      	cbnz	r3, 8003714 <__swsetup_r+0x14>
 8003710:	f7ff fa36 	bl	8002b80 <__sinit>
 8003714:	89a3      	ldrh	r3, [r4, #12]
 8003716:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800371a:	0718      	lsls	r0, r3, #28
 800371c:	d422      	bmi.n	8003764 <__swsetup_r+0x64>
 800371e:	06d9      	lsls	r1, r3, #27
 8003720:	d407      	bmi.n	8003732 <__swsetup_r+0x32>
 8003722:	2309      	movs	r3, #9
 8003724:	602b      	str	r3, [r5, #0]
 8003726:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800372a:	81a3      	strh	r3, [r4, #12]
 800372c:	f04f 30ff 	mov.w	r0, #4294967295
 8003730:	e034      	b.n	800379c <__swsetup_r+0x9c>
 8003732:	0758      	lsls	r0, r3, #29
 8003734:	d512      	bpl.n	800375c <__swsetup_r+0x5c>
 8003736:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003738:	b141      	cbz	r1, 800374c <__swsetup_r+0x4c>
 800373a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800373e:	4299      	cmp	r1, r3
 8003740:	d002      	beq.n	8003748 <__swsetup_r+0x48>
 8003742:	4628      	mov	r0, r5
 8003744:	f7ff fb24 	bl	8002d90 <_free_r>
 8003748:	2300      	movs	r3, #0
 800374a:	6363      	str	r3, [r4, #52]	; 0x34
 800374c:	89a3      	ldrh	r3, [r4, #12]
 800374e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003752:	81a3      	strh	r3, [r4, #12]
 8003754:	2300      	movs	r3, #0
 8003756:	6063      	str	r3, [r4, #4]
 8003758:	6923      	ldr	r3, [r4, #16]
 800375a:	6023      	str	r3, [r4, #0]
 800375c:	89a3      	ldrh	r3, [r4, #12]
 800375e:	f043 0308 	orr.w	r3, r3, #8
 8003762:	81a3      	strh	r3, [r4, #12]
 8003764:	6923      	ldr	r3, [r4, #16]
 8003766:	b94b      	cbnz	r3, 800377c <__swsetup_r+0x7c>
 8003768:	89a3      	ldrh	r3, [r4, #12]
 800376a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800376e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003772:	d003      	beq.n	800377c <__swsetup_r+0x7c>
 8003774:	4621      	mov	r1, r4
 8003776:	4628      	mov	r0, r5
 8003778:	f000 f850 	bl	800381c <__smakebuf_r>
 800377c:	89a0      	ldrh	r0, [r4, #12]
 800377e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003782:	f010 0301 	ands.w	r3, r0, #1
 8003786:	d00a      	beq.n	800379e <__swsetup_r+0x9e>
 8003788:	2300      	movs	r3, #0
 800378a:	60a3      	str	r3, [r4, #8]
 800378c:	6963      	ldr	r3, [r4, #20]
 800378e:	425b      	negs	r3, r3
 8003790:	61a3      	str	r3, [r4, #24]
 8003792:	6923      	ldr	r3, [r4, #16]
 8003794:	b943      	cbnz	r3, 80037a8 <__swsetup_r+0xa8>
 8003796:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800379a:	d1c4      	bne.n	8003726 <__swsetup_r+0x26>
 800379c:	bd38      	pop	{r3, r4, r5, pc}
 800379e:	0781      	lsls	r1, r0, #30
 80037a0:	bf58      	it	pl
 80037a2:	6963      	ldrpl	r3, [r4, #20]
 80037a4:	60a3      	str	r3, [r4, #8]
 80037a6:	e7f4      	b.n	8003792 <__swsetup_r+0x92>
 80037a8:	2000      	movs	r0, #0
 80037aa:	e7f7      	b.n	800379c <__swsetup_r+0x9c>
 80037ac:	20000064 	.word	0x20000064

080037b0 <_sbrk_r>:
 80037b0:	b538      	push	{r3, r4, r5, lr}
 80037b2:	4d06      	ldr	r5, [pc, #24]	; (80037cc <_sbrk_r+0x1c>)
 80037b4:	2300      	movs	r3, #0
 80037b6:	4604      	mov	r4, r0
 80037b8:	4608      	mov	r0, r1
 80037ba:	602b      	str	r3, [r5, #0]
 80037bc:	f7fd fc1a 	bl	8000ff4 <_sbrk>
 80037c0:	1c43      	adds	r3, r0, #1
 80037c2:	d102      	bne.n	80037ca <_sbrk_r+0x1a>
 80037c4:	682b      	ldr	r3, [r5, #0]
 80037c6:	b103      	cbz	r3, 80037ca <_sbrk_r+0x1a>
 80037c8:	6023      	str	r3, [r4, #0]
 80037ca:	bd38      	pop	{r3, r4, r5, pc}
 80037cc:	2000020c 	.word	0x2000020c

080037d0 <__swhatbuf_r>:
 80037d0:	b570      	push	{r4, r5, r6, lr}
 80037d2:	460c      	mov	r4, r1
 80037d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037d8:	2900      	cmp	r1, #0
 80037da:	b096      	sub	sp, #88	; 0x58
 80037dc:	4615      	mov	r5, r2
 80037de:	461e      	mov	r6, r3
 80037e0:	da0d      	bge.n	80037fe <__swhatbuf_r+0x2e>
 80037e2:	89a3      	ldrh	r3, [r4, #12]
 80037e4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80037e8:	f04f 0100 	mov.w	r1, #0
 80037ec:	bf0c      	ite	eq
 80037ee:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80037f2:	2340      	movne	r3, #64	; 0x40
 80037f4:	2000      	movs	r0, #0
 80037f6:	6031      	str	r1, [r6, #0]
 80037f8:	602b      	str	r3, [r5, #0]
 80037fa:	b016      	add	sp, #88	; 0x58
 80037fc:	bd70      	pop	{r4, r5, r6, pc}
 80037fe:	466a      	mov	r2, sp
 8003800:	f000 f848 	bl	8003894 <_fstat_r>
 8003804:	2800      	cmp	r0, #0
 8003806:	dbec      	blt.n	80037e2 <__swhatbuf_r+0x12>
 8003808:	9901      	ldr	r1, [sp, #4]
 800380a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800380e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003812:	4259      	negs	r1, r3
 8003814:	4159      	adcs	r1, r3
 8003816:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800381a:	e7eb      	b.n	80037f4 <__swhatbuf_r+0x24>

0800381c <__smakebuf_r>:
 800381c:	898b      	ldrh	r3, [r1, #12]
 800381e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003820:	079d      	lsls	r5, r3, #30
 8003822:	4606      	mov	r6, r0
 8003824:	460c      	mov	r4, r1
 8003826:	d507      	bpl.n	8003838 <__smakebuf_r+0x1c>
 8003828:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800382c:	6023      	str	r3, [r4, #0]
 800382e:	6123      	str	r3, [r4, #16]
 8003830:	2301      	movs	r3, #1
 8003832:	6163      	str	r3, [r4, #20]
 8003834:	b002      	add	sp, #8
 8003836:	bd70      	pop	{r4, r5, r6, pc}
 8003838:	ab01      	add	r3, sp, #4
 800383a:	466a      	mov	r2, sp
 800383c:	f7ff ffc8 	bl	80037d0 <__swhatbuf_r>
 8003840:	9900      	ldr	r1, [sp, #0]
 8003842:	4605      	mov	r5, r0
 8003844:	4630      	mov	r0, r6
 8003846:	f7ff fb0f 	bl	8002e68 <_malloc_r>
 800384a:	b948      	cbnz	r0, 8003860 <__smakebuf_r+0x44>
 800384c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003850:	059a      	lsls	r2, r3, #22
 8003852:	d4ef      	bmi.n	8003834 <__smakebuf_r+0x18>
 8003854:	f023 0303 	bic.w	r3, r3, #3
 8003858:	f043 0302 	orr.w	r3, r3, #2
 800385c:	81a3      	strh	r3, [r4, #12]
 800385e:	e7e3      	b.n	8003828 <__smakebuf_r+0xc>
 8003860:	89a3      	ldrh	r3, [r4, #12]
 8003862:	6020      	str	r0, [r4, #0]
 8003864:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003868:	81a3      	strh	r3, [r4, #12]
 800386a:	9b00      	ldr	r3, [sp, #0]
 800386c:	6163      	str	r3, [r4, #20]
 800386e:	9b01      	ldr	r3, [sp, #4]
 8003870:	6120      	str	r0, [r4, #16]
 8003872:	b15b      	cbz	r3, 800388c <__smakebuf_r+0x70>
 8003874:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003878:	4630      	mov	r0, r6
 800387a:	f000 f81d 	bl	80038b8 <_isatty_r>
 800387e:	b128      	cbz	r0, 800388c <__smakebuf_r+0x70>
 8003880:	89a3      	ldrh	r3, [r4, #12]
 8003882:	f023 0303 	bic.w	r3, r3, #3
 8003886:	f043 0301 	orr.w	r3, r3, #1
 800388a:	81a3      	strh	r3, [r4, #12]
 800388c:	89a3      	ldrh	r3, [r4, #12]
 800388e:	431d      	orrs	r5, r3
 8003890:	81a5      	strh	r5, [r4, #12]
 8003892:	e7cf      	b.n	8003834 <__smakebuf_r+0x18>

08003894 <_fstat_r>:
 8003894:	b538      	push	{r3, r4, r5, lr}
 8003896:	4d07      	ldr	r5, [pc, #28]	; (80038b4 <_fstat_r+0x20>)
 8003898:	2300      	movs	r3, #0
 800389a:	4604      	mov	r4, r0
 800389c:	4608      	mov	r0, r1
 800389e:	4611      	mov	r1, r2
 80038a0:	602b      	str	r3, [r5, #0]
 80038a2:	f7fd fb7e 	bl	8000fa2 <_fstat>
 80038a6:	1c43      	adds	r3, r0, #1
 80038a8:	d102      	bne.n	80038b0 <_fstat_r+0x1c>
 80038aa:	682b      	ldr	r3, [r5, #0]
 80038ac:	b103      	cbz	r3, 80038b0 <_fstat_r+0x1c>
 80038ae:	6023      	str	r3, [r4, #0]
 80038b0:	bd38      	pop	{r3, r4, r5, pc}
 80038b2:	bf00      	nop
 80038b4:	2000020c 	.word	0x2000020c

080038b8 <_isatty_r>:
 80038b8:	b538      	push	{r3, r4, r5, lr}
 80038ba:	4d06      	ldr	r5, [pc, #24]	; (80038d4 <_isatty_r+0x1c>)
 80038bc:	2300      	movs	r3, #0
 80038be:	4604      	mov	r4, r0
 80038c0:	4608      	mov	r0, r1
 80038c2:	602b      	str	r3, [r5, #0]
 80038c4:	f7fd fb7d 	bl	8000fc2 <_isatty>
 80038c8:	1c43      	adds	r3, r0, #1
 80038ca:	d102      	bne.n	80038d2 <_isatty_r+0x1a>
 80038cc:	682b      	ldr	r3, [r5, #0]
 80038ce:	b103      	cbz	r3, 80038d2 <_isatty_r+0x1a>
 80038d0:	6023      	str	r3, [r4, #0]
 80038d2:	bd38      	pop	{r3, r4, r5, pc}
 80038d4:	2000020c 	.word	0x2000020c

080038d8 <_init>:
 80038d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038da:	bf00      	nop
 80038dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038de:	bc08      	pop	{r3}
 80038e0:	469e      	mov	lr, r3
 80038e2:	4770      	bx	lr

080038e4 <_fini>:
 80038e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038e6:	bf00      	nop
 80038e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038ea:	bc08      	pop	{r3}
 80038ec:	469e      	mov	lr, r3
 80038ee:	4770      	bx	lr
