<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › r600_hdmi.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>r600_hdmi.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008 Advanced Micro Devices, Inc.</span>
<span class="cm"> * Copyright 2008 Red Hat Inc.</span>
<span class="cm"> * Copyright 2009 Christian König.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Christian König</span>
<span class="cm"> */</span>
<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;radeon_drm.h&quot;</span>
<span class="cp">#include &quot;radeon.h&quot;</span>
<span class="cp">#include &quot;radeon_asic.h&quot;</span>
<span class="cp">#include &quot;r600d.h&quot;</span>
<span class="cp">#include &quot;atom.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * HDMI color format</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">r600_hdmi_color_format</span> <span class="p">{</span>
	<span class="n">RGB</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">YCC_422</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">YCC_444</span> <span class="o">=</span> <span class="mi">2</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * IEC60958 status bits</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">r600_hdmi_iec_status_bits</span> <span class="p">{</span>
	<span class="n">AUDIO_STATUS_DIG_ENABLE</span>   <span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span>
	<span class="n">AUDIO_STATUS_V</span>            <span class="o">=</span> <span class="mh">0x02</span><span class="p">,</span>
	<span class="n">AUDIO_STATUS_VCFG</span>         <span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="n">AUDIO_STATUS_EMPHASIS</span>     <span class="o">=</span> <span class="mh">0x08</span><span class="p">,</span>
	<span class="n">AUDIO_STATUS_COPYRIGHT</span>    <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="n">AUDIO_STATUS_NONAUDIO</span>     <span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
	<span class="n">AUDIO_STATUS_PROFESSIONAL</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">,</span>
	<span class="n">AUDIO_STATUS_LEVEL</span>        <span class="o">=</span> <span class="mh">0x80</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">radeon_hdmi_acr</span> <span class="n">r600_hdmi_predefined_acr</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
    <span class="cm">/*	     32kHz	  44.1kHz	48kHz    */</span>
    <span class="cm">/* Clock      N     CTS      N     CTS      N     CTS */</span>
    <span class="p">{</span>  <span class="mi">25174</span><span class="p">,</span>  <span class="mi">4576</span><span class="p">,</span>  <span class="mi">28125</span><span class="p">,</span>  <span class="mi">7007</span><span class="p">,</span>  <span class="mi">31250</span><span class="p">,</span>  <span class="mi">6864</span><span class="p">,</span>  <span class="mi">28125</span> <span class="p">},</span> <span class="cm">/*  25,20/1.001 MHz */</span>
    <span class="p">{</span>  <span class="mi">25200</span><span class="p">,</span>  <span class="mi">4096</span><span class="p">,</span>  <span class="mi">25200</span><span class="p">,</span>  <span class="mi">6272</span><span class="p">,</span>  <span class="mi">28000</span><span class="p">,</span>  <span class="mi">6144</span><span class="p">,</span>  <span class="mi">25200</span> <span class="p">},</span> <span class="cm">/*  25.20       MHz */</span>
    <span class="p">{</span>  <span class="mi">27000</span><span class="p">,</span>  <span class="mi">4096</span><span class="p">,</span>  <span class="mi">27000</span><span class="p">,</span>  <span class="mi">6272</span><span class="p">,</span>  <span class="mi">30000</span><span class="p">,</span>  <span class="mi">6144</span><span class="p">,</span>  <span class="mi">27000</span> <span class="p">},</span> <span class="cm">/*  27.00       MHz */</span>
    <span class="p">{</span>  <span class="mi">27027</span><span class="p">,</span>  <span class="mi">4096</span><span class="p">,</span>  <span class="mi">27027</span><span class="p">,</span>  <span class="mi">6272</span><span class="p">,</span>  <span class="mi">30030</span><span class="p">,</span>  <span class="mi">6144</span><span class="p">,</span>  <span class="mi">27027</span> <span class="p">},</span> <span class="cm">/*  27.00*1.001 MHz */</span>
    <span class="p">{</span>  <span class="mi">54000</span><span class="p">,</span>  <span class="mi">4096</span><span class="p">,</span>  <span class="mi">54000</span><span class="p">,</span>  <span class="mi">6272</span><span class="p">,</span>  <span class="mi">60000</span><span class="p">,</span>  <span class="mi">6144</span><span class="p">,</span>  <span class="mi">54000</span> <span class="p">},</span> <span class="cm">/*  54.00       MHz */</span>
    <span class="p">{</span>  <span class="mi">54054</span><span class="p">,</span>  <span class="mi">4096</span><span class="p">,</span>  <span class="mi">54054</span><span class="p">,</span>  <span class="mi">6272</span><span class="p">,</span>  <span class="mi">60060</span><span class="p">,</span>  <span class="mi">6144</span><span class="p">,</span>  <span class="mi">54054</span> <span class="p">},</span> <span class="cm">/*  54.00*1.001 MHz */</span>
    <span class="p">{</span>  <span class="mi">74175</span><span class="p">,</span> <span class="mi">11648</span><span class="p">,</span> <span class="mi">210937</span><span class="p">,</span> <span class="mi">17836</span><span class="p">,</span> <span class="mi">234375</span><span class="p">,</span> <span class="mi">11648</span><span class="p">,</span> <span class="mi">140625</span> <span class="p">},</span> <span class="cm">/*  74.25/1.001 MHz */</span>
    <span class="p">{</span>  <span class="mi">74250</span><span class="p">,</span>  <span class="mi">4096</span><span class="p">,</span>  <span class="mi">74250</span><span class="p">,</span>  <span class="mi">6272</span><span class="p">,</span>  <span class="mi">82500</span><span class="p">,</span>  <span class="mi">6144</span><span class="p">,</span>  <span class="mi">74250</span> <span class="p">},</span> <span class="cm">/*  74.25       MHz */</span>
    <span class="p">{</span> <span class="mi">148351</span><span class="p">,</span> <span class="mi">11648</span><span class="p">,</span> <span class="mi">421875</span><span class="p">,</span>  <span class="mi">8918</span><span class="p">,</span> <span class="mi">234375</span><span class="p">,</span>  <span class="mi">5824</span><span class="p">,</span> <span class="mi">140625</span> <span class="p">},</span> <span class="cm">/* 148.50/1.001 MHz */</span>
    <span class="p">{</span> <span class="mi">148500</span><span class="p">,</span>  <span class="mi">4096</span><span class="p">,</span> <span class="mi">148500</span><span class="p">,</span>  <span class="mi">6272</span><span class="p">,</span> <span class="mi">165000</span><span class="p">,</span>  <span class="mi">6144</span><span class="p">,</span> <span class="mi">148500</span> <span class="p">},</span> <span class="cm">/* 148.50       MHz */</span>
    <span class="p">{</span>      <span class="mi">0</span><span class="p">,</span>  <span class="mi">4096</span><span class="p">,</span>      <span class="mi">0</span><span class="p">,</span>  <span class="mi">6272</span><span class="p">,</span>      <span class="mi">0</span><span class="p">,</span>  <span class="mi">6144</span><span class="p">,</span>      <span class="mi">0</span> <span class="p">}</span>  <span class="cm">/* Other */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * calculate CTS value if it&#39;s not found in the table</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_hdmi_calc_cts</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">clock</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">CTS</span><span class="p">,</span> <span class="kt">int</span> <span class="n">N</span><span class="p">,</span> <span class="kt">int</span> <span class="n">freq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">CTS</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="o">*</span><span class="n">CTS</span> <span class="o">=</span> <span class="n">clock</span> <span class="o">*</span> <span class="n">N</span> <span class="o">/</span> <span class="p">(</span><span class="mi">128</span> <span class="o">*</span> <span class="n">freq</span><span class="p">)</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Using ACR timing N=%d CTS=%d for frequency %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">N</span><span class="p">,</span> <span class="o">*</span><span class="n">CTS</span><span class="p">,</span> <span class="n">freq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">radeon_hdmi_acr</span> <span class="nf">r600_hdmi_acr</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">clock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_hdmi_acr</span> <span class="n">res</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">r600_hdmi_predefined_acr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">clock</span> <span class="o">!=</span> <span class="n">clock</span> <span class="o">&amp;&amp;</span>
	     <span class="n">r600_hdmi_predefined_acr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">clock</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="p">;</span>
	<span class="n">res</span> <span class="o">=</span> <span class="n">r600_hdmi_predefined_acr</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

	<span class="cm">/* In case some CTS are missing */</span>
	<span class="n">r600_hdmi_calc_cts</span><span class="p">(</span><span class="n">clock</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">.</span><span class="n">cts_32khz</span><span class="p">,</span> <span class="n">res</span><span class="p">.</span><span class="n">n_32khz</span><span class="p">,</span> <span class="mi">32000</span><span class="p">);</span>
	<span class="n">r600_hdmi_calc_cts</span><span class="p">(</span><span class="n">clock</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">.</span><span class="n">cts_44_1khz</span><span class="p">,</span> <span class="n">res</span><span class="p">.</span><span class="n">n_44_1khz</span><span class="p">,</span> <span class="mi">44100</span><span class="p">);</span>
	<span class="n">r600_hdmi_calc_cts</span><span class="p">(</span><span class="n">clock</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">.</span><span class="n">cts_48khz</span><span class="p">,</span> <span class="n">res</span><span class="p">.</span><span class="n">n_48khz</span><span class="p">,</span> <span class="mi">48000</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">res</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * update the N and CTS parameters for a given pixel clock rate</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_hdmi_update_ACR</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">clock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_hdmi_acr</span> <span class="n">acr</span> <span class="o">=</span> <span class="n">r600_hdmi_acr</span><span class="p">(</span><span class="n">clock</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">radeon_encoder_atom_dig</span> <span class="o">*</span><span class="n">dig</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">enc_priv</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_ACR_32_0</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="n">HDMI0_ACR_CTS_32</span><span class="p">(</span><span class="n">acr</span><span class="p">.</span><span class="n">cts_32khz</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_ACR_32_1</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="n">acr</span><span class="p">.</span><span class="n">n_32khz</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_ACR_44_0</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="n">HDMI0_ACR_CTS_44</span><span class="p">(</span><span class="n">acr</span><span class="p">.</span><span class="n">cts_44_1khz</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_ACR_44_1</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="n">acr</span><span class="p">.</span><span class="n">n_44_1khz</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_ACR_48_0</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="n">HDMI0_ACR_CTS_48</span><span class="p">(</span><span class="n">acr</span><span class="p">.</span><span class="n">cts_48khz</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_ACR_48_1</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="n">acr</span><span class="p">.</span><span class="n">n_48khz</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * calculate the crc for a given info frame</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_hdmi_infoframe_checksum</span><span class="p">(</span><span class="kt">uint8_t</span> <span class="n">packetType</span><span class="p">,</span>
					 <span class="kt">uint8_t</span> <span class="n">versionNumber</span><span class="p">,</span>
					 <span class="kt">uint8_t</span> <span class="n">length</span><span class="p">,</span>
					 <span class="kt">uint8_t</span> <span class="o">*</span><span class="n">frame</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">frame</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">packetType</span> <span class="o">+</span> <span class="n">versionNumber</span> <span class="o">+</span> <span class="n">length</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">length</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">frame</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">+=</span> <span class="n">frame</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
	<span class="n">frame</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x100</span> <span class="o">-</span> <span class="n">frame</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * build a HDMI Video Info Frame</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_hdmi_videoinfoframe</span><span class="p">(</span>
	<span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span>
	<span class="k">enum</span> <span class="n">r600_hdmi_color_format</span> <span class="n">color_format</span><span class="p">,</span>
	<span class="kt">int</span> <span class="n">active_information_present</span><span class="p">,</span>
	<span class="kt">uint8_t</span> <span class="n">active_format_aspect_ratio</span><span class="p">,</span>
	<span class="kt">uint8_t</span> <span class="n">scan_information</span><span class="p">,</span>
	<span class="kt">uint8_t</span> <span class="n">colorimetry</span><span class="p">,</span>
	<span class="kt">uint8_t</span> <span class="n">ex_colorimetry</span><span class="p">,</span>
	<span class="kt">uint8_t</span> <span class="n">quantization</span><span class="p">,</span>
	<span class="kt">int</span> <span class="n">ITC</span><span class="p">,</span>
	<span class="kt">uint8_t</span> <span class="n">picture_aspect_ratio</span><span class="p">,</span>
	<span class="kt">uint8_t</span> <span class="n">video_format_identification</span><span class="p">,</span>
	<span class="kt">uint8_t</span> <span class="n">pixel_repetition</span><span class="p">,</span>
	<span class="kt">uint8_t</span> <span class="n">non_uniform_picture_scaling</span><span class="p">,</span>
	<span class="kt">uint8_t</span> <span class="n">bar_info_data_valid</span><span class="p">,</span>
	<span class="kt">uint16_t</span> <span class="n">top_bar</span><span class="p">,</span>
	<span class="kt">uint16_t</span> <span class="n">bottom_bar</span><span class="p">,</span>
	<span class="kt">uint16_t</span> <span class="n">left_bar</span><span class="p">,</span>
	<span class="kt">uint16_t</span> <span class="n">right_bar</span>
<span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">radeon_encoder_atom_dig</span> <span class="o">*</span><span class="n">dig</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">enc_priv</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>

	<span class="kt">uint8_t</span> <span class="n">frame</span><span class="p">[</span><span class="mi">14</span><span class="p">];</span>

	<span class="n">frame</span><span class="p">[</span><span class="mh">0x0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0x1</span><span class="p">]</span> <span class="o">=</span>
		<span class="p">(</span><span class="n">scan_information</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">bar_info_data_valid</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">active_information_present</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">color_format</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">);</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0x2</span><span class="p">]</span> <span class="o">=</span>
		<span class="p">(</span><span class="n">active_format_aspect_ratio</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">picture_aspect_ratio</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">colorimetry</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0x3</span><span class="p">]</span> <span class="o">=</span>
		<span class="p">(</span><span class="n">non_uniform_picture_scaling</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">quantization</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">ex_colorimetry</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">((</span><span class="n">ITC</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">);</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0x4</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">video_format_identification</span> <span class="o">&amp;</span> <span class="mh">0x7F</span><span class="p">);</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0x5</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">pixel_repetition</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">);</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0x6</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">top_bar</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0x7</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">top_bar</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0x8</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">bottom_bar</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0x9</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">bottom_bar</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0xA</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">left_bar</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0xB</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">left_bar</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0xC</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">right_bar</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0xD</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">right_bar</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">r600_hdmi_infoframe_checksum</span><span class="p">(</span><span class="mh">0x82</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x0D</span><span class="p">,</span> <span class="n">frame</span><span class="p">);</span>
	<span class="cm">/* Our header values (type, version, length) should be alright, Intel</span>
<span class="cm">	 * is using the same. Checksum function also seems to be OK, it works</span>
<span class="cm">	 * fine for audio infoframe. However calculated value is always lower</span>
<span class="cm">	 * by 2 in comparison to fglrx. It breaks displaying anything in case</span>
<span class="cm">	 * of TVs that strictly check the checksum. Hack it manually here to</span>
<span class="cm">	 * workaround this issue. */</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0x0</span><span class="p">]</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_AVI_INFO0</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span>
		<span class="n">frame</span><span class="p">[</span><span class="mh">0x0</span><span class="p">]</span> <span class="o">|</span> <span class="p">(</span><span class="n">frame</span><span class="p">[</span><span class="mh">0x1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">frame</span><span class="p">[</span><span class="mh">0x2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">frame</span><span class="p">[</span><span class="mh">0x3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_AVI_INFO1</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span>
		<span class="n">frame</span><span class="p">[</span><span class="mh">0x4</span><span class="p">]</span> <span class="o">|</span> <span class="p">(</span><span class="n">frame</span><span class="p">[</span><span class="mh">0x5</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">frame</span><span class="p">[</span><span class="mh">0x6</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">frame</span><span class="p">[</span><span class="mh">0x7</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_AVI_INFO2</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span>
		<span class="n">frame</span><span class="p">[</span><span class="mh">0x8</span><span class="p">]</span> <span class="o">|</span> <span class="p">(</span><span class="n">frame</span><span class="p">[</span><span class="mh">0x9</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">frame</span><span class="p">[</span><span class="mh">0xA</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">frame</span><span class="p">[</span><span class="mh">0xB</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_AVI_INFO3</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span>
		<span class="n">frame</span><span class="p">[</span><span class="mh">0xC</span><span class="p">]</span> <span class="o">|</span> <span class="p">(</span><span class="n">frame</span><span class="p">[</span><span class="mh">0xD</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * build a Audio Info Frame</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_hdmi_audioinfoframe</span><span class="p">(</span>
	<span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span>
	<span class="kt">uint8_t</span> <span class="n">channel_count</span><span class="p">,</span>
	<span class="kt">uint8_t</span> <span class="n">coding_type</span><span class="p">,</span>
	<span class="kt">uint8_t</span> <span class="n">sample_size</span><span class="p">,</span>
	<span class="kt">uint8_t</span> <span class="n">sample_frequency</span><span class="p">,</span>
	<span class="kt">uint8_t</span> <span class="n">format</span><span class="p">,</span>
	<span class="kt">uint8_t</span> <span class="n">channel_allocation</span><span class="p">,</span>
	<span class="kt">uint8_t</span> <span class="n">level_shift</span><span class="p">,</span>
	<span class="kt">int</span> <span class="n">downmix_inhibit</span>
<span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">radeon_encoder_atom_dig</span> <span class="o">*</span><span class="n">dig</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">enc_priv</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>

	<span class="kt">uint8_t</span> <span class="n">frame</span><span class="p">[</span><span class="mi">11</span><span class="p">];</span>

	<span class="n">frame</span><span class="p">[</span><span class="mh">0x0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0x1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">channel_count</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">coding_type</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0x2</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">sample_size</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">sample_frequency</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0x3</span><span class="p">]</span> <span class="o">=</span> <span class="n">format</span><span class="p">;</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0x4</span><span class="p">]</span> <span class="o">=</span> <span class="n">channel_allocation</span><span class="p">;</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0x5</span><span class="p">]</span> <span class="o">=</span> <span class="p">((</span><span class="n">level_shift</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">downmix_inhibit</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">);</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0x6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0x7</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0x8</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0x9</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">frame</span><span class="p">[</span><span class="mh">0xA</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">r600_hdmi_infoframe_checksum</span><span class="p">(</span><span class="mh">0x84</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x0A</span><span class="p">,</span> <span class="n">frame</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_AUDIO_INFO0</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span>
		<span class="n">frame</span><span class="p">[</span><span class="mh">0x0</span><span class="p">]</span> <span class="o">|</span> <span class="p">(</span><span class="n">frame</span><span class="p">[</span><span class="mh">0x1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">frame</span><span class="p">[</span><span class="mh">0x2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">frame</span><span class="p">[</span><span class="mh">0x3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_AUDIO_INFO1</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span>
		<span class="n">frame</span><span class="p">[</span><span class="mh">0x4</span><span class="p">]</span> <span class="o">|</span> <span class="p">(</span><span class="n">frame</span><span class="p">[</span><span class="mh">0x5</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">frame</span><span class="p">[</span><span class="mh">0x6</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">frame</span><span class="p">[</span><span class="mh">0x8</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * test if audio buffer is filled enough to start playing</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">r600_hdmi_is_audio_buffer_filled</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">radeon_encoder_atom_dig</span> <span class="o">*</span><span class="n">dig</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">enc_priv</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">HDMI0_STATUS</span> <span class="o">+</span> <span class="n">offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x10</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * have buffer status changed since last call?</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">r600_hdmi_buffer_status_changed</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">radeon_encoder_atom_dig</span> <span class="o">*</span><span class="n">dig</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">enc_priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">status</span><span class="p">,</span> <span class="n">result</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span> <span class="o">||</span> <span class="o">!</span><span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">r600_hdmi_is_audio_buffer_filled</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="n">result</span> <span class="o">=</span> <span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span><span class="o">-&gt;</span><span class="n">last_buffer_filled_status</span> <span class="o">!=</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span><span class="o">-&gt;</span><span class="n">last_buffer_filled_status</span> <span class="o">=</span> <span class="n">status</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">result</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * write the audio workaround status to the hardware</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_hdmi_audio_workaround</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">radeon_encoder_atom_dig</span> <span class="o">*</span><span class="n">dig</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">enc_priv</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">hdmi_audio_workaround</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span> <span class="cm">/* FIXME */</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hdmi_audio_workaround</span> <span class="o">||</span>
	    <span class="n">r600_hdmi_is_audio_buffer_filled</span><span class="p">(</span><span class="n">encoder</span><span class="p">))</span>
		<span class="n">value</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* disable workaround */</span>
	<span class="k">else</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">HDMI0_AUDIO_TEST_EN</span><span class="p">;</span> <span class="cm">/* enable workaround */</span>
	<span class="n">WREG32_P</span><span class="p">(</span><span class="n">HDMI0_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span>
		 <span class="n">value</span><span class="p">,</span> <span class="o">~</span><span class="n">HDMI0_AUDIO_TEST_EN</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * update the info frames with the data from the current display mode</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">r600_hdmi_setmode</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">radeon_encoder_atom_dig</span> <span class="o">*</span><span class="n">dig</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">enc_priv</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">offset</span><span class="p">;</span>

	<span class="cm">/* Silent, r600_hdmi_enable will raise WARN for us */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>

	<span class="n">r600_audio_set_clock</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">);</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_VBI_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span>
	       <span class="n">HDMI0_NULL_SEND</span><span class="p">);</span> <span class="cm">/* send null packets when required */</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_AUDIO_CRC_CONTROL</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="mh">0x1000</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE32</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span>
		       <span class="n">HDMI0_AUDIO_DELAY_EN</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="cm">/* default audio delay */</span>
		       <span class="n">HDMI0_AUDIO_PACKETS_PER_LINE</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span> <span class="cm">/* should be suffient for all audio modes and small enough for all hblanks */</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">AFMT_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span>
		       <span class="n">AFMT_AUDIO_SAMPLE_SEND</span> <span class="o">|</span> <span class="cm">/* send audio packets */</span>
		       <span class="n">AFMT_60958_CS_UPDATE</span><span class="p">);</span> <span class="cm">/* allow 60958 channel status fields to be updated */</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_AUDIO_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span>
		       <span class="n">HDMI0_AUDIO_SAMPLE_SEND</span> <span class="o">|</span> <span class="cm">/* send audio packets */</span>
		       <span class="n">HDMI0_AUDIO_DELAY_EN</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="cm">/* default audio delay */</span>
		       <span class="n">HDMI0_AUDIO_PACKETS_PER_LINE</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span> <span class="cm">/* should be suffient for all audio modes and small enough for all hblanks */</span>
		       <span class="n">HDMI0_60958_CS_UPDATE</span><span class="p">);</span> <span class="cm">/* allow 60958 channel status fields to be updated */</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_ACR_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span>
	       <span class="n">HDMI0_ACR_AUTO_SEND</span> <span class="o">|</span> <span class="cm">/* allow hw to sent ACR packets when required */</span>
	       <span class="n">HDMI0_ACR_SOURCE</span><span class="p">);</span> <span class="cm">/* select SW CTS value */</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_VBI_PACKET_CONTROL</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span>
	       <span class="n">HDMI0_NULL_SEND</span> <span class="o">|</span> <span class="cm">/* send null packets when required */</span>
	       <span class="n">HDMI0_GC_SEND</span> <span class="o">|</span> <span class="cm">/* send general control packets */</span>
	       <span class="n">HDMI0_GC_CONT</span><span class="p">);</span> <span class="cm">/* send general control packets every frame */</span>

	<span class="cm">/* TODO: HDMI0_AUDIO_INFO_UPDATE */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_INFOFRAME_CONTROL0</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span>
	       <span class="n">HDMI0_AVI_INFO_SEND</span> <span class="o">|</span> <span class="cm">/* enable AVI info frames */</span>
	       <span class="n">HDMI0_AVI_INFO_CONT</span> <span class="o">|</span> <span class="cm">/* send AVI info frames every frame/field */</span>
	       <span class="n">HDMI0_AUDIO_INFO_SEND</span> <span class="o">|</span> <span class="cm">/* enable audio info frames (frames won&#39;t be set until audio is enabled) */</span>
	       <span class="n">HDMI0_AUDIO_INFO_CONT</span><span class="p">);</span> <span class="cm">/* send audio info frames every frame/field */</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_INFOFRAME_CONTROL1</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span>
	       <span class="n">HDMI0_AVI_INFO_LINE</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="cm">/* anything other than 0 */</span>
	       <span class="n">HDMI0_AUDIO_INFO_LINE</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span> <span class="cm">/* anything other than 0 */</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_GC</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span> <span class="cm">/* unset HDMI0_GC_AVMUTE */</span>

	<span class="n">r600_hdmi_videoinfoframe</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="n">RGB</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">r600_hdmi_update_ACR</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="n">mode</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">);</span>

	<span class="cm">/* it&#39;s unknown what these bits do excatly, but it&#39;s indeed quite useful for debugging */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_RAMP_CONTROL0</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="mh">0x00FFFFFF</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_RAMP_CONTROL1</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="mh">0x007FFFFF</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_RAMP_CONTROL2</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_RAMP_CONTROL3</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>

	<span class="n">r600_hdmi_audio_workaround</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * update settings with current parameters from audio engine</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">r600_hdmi_update_audio_settings</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">radeon_encoder_atom_dig</span> <span class="o">*</span><span class="n">dig</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">enc_priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">r600_audio</span> <span class="n">audio</span> <span class="o">=</span> <span class="n">r600_audio_status</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">offset</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">iec</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span> <span class="o">||</span> <span class="o">!</span><span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>

	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;%s with %d channels, %d Hz sampling rate, %d bits per sample,</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">r600_hdmi_is_audio_buffer_filled</span><span class="p">(</span><span class="n">encoder</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;playing&quot;</span> <span class="o">:</span> <span class="s">&quot;stopped&quot;</span><span class="p">,</span>
		  <span class="n">audio</span><span class="p">.</span><span class="n">channels</span><span class="p">,</span> <span class="n">audio</span><span class="p">.</span><span class="n">rate</span><span class="p">,</span> <span class="n">audio</span><span class="p">.</span><span class="n">bits_per_sample</span><span class="p">);</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;0x%02X IEC60958 status bits and 0x%02X category code</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="p">(</span><span class="kt">int</span><span class="p">)</span><span class="n">audio</span><span class="p">.</span><span class="n">status_bits</span><span class="p">,</span> <span class="p">(</span><span class="kt">int</span><span class="p">)</span><span class="n">audio</span><span class="p">.</span><span class="n">category_code</span><span class="p">);</span>

	<span class="n">iec</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">audio</span><span class="p">.</span><span class="n">status_bits</span> <span class="o">&amp;</span> <span class="n">AUDIO_STATUS_PROFESSIONAL</span><span class="p">)</span>
		<span class="n">iec</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">audio</span><span class="p">.</span><span class="n">status_bits</span> <span class="o">&amp;</span> <span class="n">AUDIO_STATUS_NONAUDIO</span><span class="p">)</span>
		<span class="n">iec</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">audio</span><span class="p">.</span><span class="n">status_bits</span> <span class="o">&amp;</span> <span class="n">AUDIO_STATUS_COPYRIGHT</span><span class="p">)</span>
		<span class="n">iec</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">audio</span><span class="p">.</span><span class="n">status_bits</span> <span class="o">&amp;</span> <span class="n">AUDIO_STATUS_EMPHASIS</span><span class="p">)</span>
		<span class="n">iec</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">;</span>

	<span class="n">iec</span> <span class="o">|=</span> <span class="n">HDMI0_60958_CS_CATEGORY_CODE</span><span class="p">(</span><span class="n">audio</span><span class="p">.</span><span class="n">category_code</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">audio</span><span class="p">.</span><span class="n">rate</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">32000</span>:
		<span class="n">iec</span> <span class="o">|=</span> <span class="n">HDMI0_60958_CS_SAMPLING_FREQUENCY</span><span class="p">(</span><span class="mh">0x3</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">44100</span>:
		<span class="n">iec</span> <span class="o">|=</span> <span class="n">HDMI0_60958_CS_SAMPLING_FREQUENCY</span><span class="p">(</span><span class="mh">0x0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">48000</span>:
		<span class="n">iec</span> <span class="o">|=</span> <span class="n">HDMI0_60958_CS_SAMPLING_FREQUENCY</span><span class="p">(</span><span class="mh">0x2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">88200</span>:
		<span class="n">iec</span> <span class="o">|=</span> <span class="n">HDMI0_60958_CS_SAMPLING_FREQUENCY</span><span class="p">(</span><span class="mh">0x8</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">96000</span>:
		<span class="n">iec</span> <span class="o">|=</span> <span class="n">HDMI0_60958_CS_SAMPLING_FREQUENCY</span><span class="p">(</span><span class="mh">0xa</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">176400</span>:
		<span class="n">iec</span> <span class="o">|=</span> <span class="n">HDMI0_60958_CS_SAMPLING_FREQUENCY</span><span class="p">(</span><span class="mh">0xc</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">192000</span>:
		<span class="n">iec</span> <span class="o">|=</span> <span class="n">HDMI0_60958_CS_SAMPLING_FREQUENCY</span><span class="p">(</span><span class="mh">0xe</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_60958_0</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="n">iec</span><span class="p">);</span>

	<span class="n">iec</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">audio</span><span class="p">.</span><span class="n">bits_per_sample</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">16</span>:
		<span class="n">iec</span> <span class="o">|=</span> <span class="n">HDMI0_60958_CS_WORD_LENGTH</span><span class="p">(</span><span class="mh">0x2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">20</span>:
		<span class="n">iec</span> <span class="o">|=</span> <span class="n">HDMI0_60958_CS_WORD_LENGTH</span><span class="p">(</span><span class="mh">0x3</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">24</span>:
		<span class="n">iec</span> <span class="o">|=</span> <span class="n">HDMI0_60958_CS_WORD_LENGTH</span><span class="p">(</span><span class="mh">0xb</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">audio</span><span class="p">.</span><span class="n">status_bits</span> <span class="o">&amp;</span> <span class="n">AUDIO_STATUS_V</span><span class="p">)</span>
		<span class="n">iec</span> <span class="o">|=</span> <span class="mh">0x5</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">WREG32_P</span><span class="p">(</span><span class="n">HDMI0_60958_1</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="n">iec</span><span class="p">,</span> <span class="o">~</span><span class="mh">0x5000f</span><span class="p">);</span>

	<span class="n">r600_hdmi_audioinfoframe</span><span class="p">(</span><span class="n">encoder</span><span class="p">,</span> <span class="n">audio</span><span class="p">.</span><span class="n">channels</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				 <span class="mi">0</span><span class="p">);</span>

	<span class="n">r600_hdmi_audio_workaround</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * enable the HDMI engine</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">r600_hdmi_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">radeon_encoder_atom_dig</span> <span class="o">*</span><span class="n">dig</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">enc_priv</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hdmi</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE6</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Silent, r600_hdmi_enable will raise WARN for us */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>

	<span class="cm">/* Older chipsets require setting HDMI and routing manually */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_R600</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">ASIC_IS_DCE3</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">hdmi</span> <span class="o">=</span> <span class="n">HDMI0_ERROR_ACK</span> <span class="o">|</span> <span class="n">HDMI0_ENABLE</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">encoder_id</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1</span>:
			<span class="n">WREG32_P</span><span class="p">(</span><span class="n">AVIVO_TMDSA_CNTL</span><span class="p">,</span> <span class="n">AVIVO_TMDSA_CNTL_HDMI_EN</span><span class="p">,</span>
				 <span class="o">~</span><span class="n">AVIVO_TMDSA_CNTL_HDMI_EN</span><span class="p">);</span>
			<span class="n">hdmi</span> <span class="o">|=</span> <span class="n">HDMI0_STREAM</span><span class="p">(</span><span class="n">HDMI0_STREAM_TMDSA</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ENCODER_OBJECT_ID_INTERNAL_LVTM1</span>:
			<span class="n">WREG32_P</span><span class="p">(</span><span class="n">AVIVO_LVTMA_CNTL</span><span class="p">,</span> <span class="n">AVIVO_LVTMA_CNTL_HDMI_EN</span><span class="p">,</span>
				 <span class="o">~</span><span class="n">AVIVO_LVTMA_CNTL_HDMI_EN</span><span class="p">);</span>
			<span class="n">hdmi</span> <span class="o">|=</span> <span class="n">HDMI0_STREAM</span><span class="p">(</span><span class="n">HDMI0_STREAM_LVTMA</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ENCODER_OBJECT_ID_INTERNAL_DDI</span>:
			<span class="n">WREG32_P</span><span class="p">(</span><span class="n">DDIA_CNTL</span><span class="p">,</span> <span class="n">DDIA_HDMI_EN</span><span class="p">,</span> <span class="o">~</span><span class="n">DDIA_HDMI_EN</span><span class="p">);</span>
			<span class="n">hdmi</span> <span class="o">|=</span> <span class="n">HDMI0_STREAM</span><span class="p">(</span><span class="n">HDMI0_STREAM_DDIA</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1</span>:
			<span class="n">hdmi</span> <span class="o">|=</span> <span class="n">HDMI0_STREAM</span><span class="p">(</span><span class="n">HDMI0_STREAM_DVOA</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Invalid encoder for HDMI: 0x%X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">encoder_id</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_CONTROL</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="n">hdmi</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">installed</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* if irq is available use it */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">afmt</span><span class="p">[</span><span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">radeon_irq_set</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span><span class="o">-&gt;</span><span class="n">enabled</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Enabling HDMI interface @ 0x%04X for encoder 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">offset</span><span class="p">,</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">encoder_id</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * disable the HDMI engine</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">r600_hdmi_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_encoder</span> <span class="o">*</span><span class="n">encoder</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">encoder</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_encoder</span> <span class="o">*</span><span class="n">radeon_encoder</span> <span class="o">=</span> <span class="n">to_radeon_encoder</span><span class="p">(</span><span class="n">encoder</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">radeon_encoder_atom_dig</span> <span class="o">*</span><span class="n">dig</span> <span class="o">=</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">enc_priv</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">offset</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_DCE6</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Called for ATOM_ENCODER_MODE_HDMI only */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dig</span> <span class="o">||</span> <span class="o">!</span><span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WARN_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>

	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Disabling HDMI interface @ 0x%04X for encoder 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">offset</span><span class="p">,</span> <span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">encoder_id</span><span class="p">);</span>

	<span class="cm">/* disable irq */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">afmt</span><span class="p">[</span><span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">radeon_irq_set</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="cm">/* Older chipsets not handled by AtomBIOS */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_R600</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">ASIC_IS_DCE3</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">encoder_id</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">ENCODER_OBJECT_ID_INTERNAL_KLDSCP_TMDS1</span>:
			<span class="n">WREG32_P</span><span class="p">(</span><span class="n">AVIVO_TMDSA_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				 <span class="o">~</span><span class="n">AVIVO_TMDSA_CNTL_HDMI_EN</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ENCODER_OBJECT_ID_INTERNAL_LVTM1</span>:
			<span class="n">WREG32_P</span><span class="p">(</span><span class="n">AVIVO_LVTMA_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				 <span class="o">~</span><span class="n">AVIVO_LVTMA_CNTL_HDMI_EN</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ENCODER_OBJECT_ID_INTERNAL_DDI</span>:
			<span class="n">WREG32_P</span><span class="p">(</span><span class="n">DDIA_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">~</span><span class="n">DDIA_HDMI_EN</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DVO1</span>:
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Invalid encoder for HDMI: 0x%X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">radeon_encoder</span><span class="o">-&gt;</span><span class="n">encoder_id</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">HDMI0_CONTROL</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="n">HDMI0_ERROR_ACK</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dig</span><span class="o">-&gt;</span><span class="n">afmt</span><span class="o">-&gt;</span><span class="n">enabled</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
