
<!DOCTYPE html>

<html lang="fr-FR" data-content_root="../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>hwreg &#8212; Documentation LLVM 9</title>
    <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=d75fae25" />
    <link rel="stylesheet" type="text/css" href="../_static/llvm-theme.css?v=4c4af0c1" />
    <script src="../_static/documentation_options.js?v=e214f6a8"></script>
    <script src="../_static/doctools.js?v=9bcbadda"></script>
    <script src="../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../_static/translations.js?v=aa914e54"></script>
    <link rel="canonical" href="https://projects.localizethedocs.org/llvm-docs-l10n/AMDGPU/gfx7_hwreg.html" />
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Recherche" href="../search.html" />
    <link rel="next" title="label" href="gfx7_label.html" />
    <link rel="prev" title="imm32" href="gfx7_fimm32.html" />
<script type="text/javascript" src="../ltd-provenance.js"></script>
<script type="text/javascript" src="../ltd-current.js"></script>
<script type="text/javascript" src="../../../ltd-config.js"></script>
<script type="text/javascript" src="../../../ltd-flyout.js"></script>

  </head><body>
<div class="logo">
  <a href="../index.html">
    <img src="../_static/logo.png"
         alt="LLVM Logo" width="250" height="88"/></a>
</div>

    <div class="related" role="navigation" aria-label="Related">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="Index général"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="gfx7_label.html" title="label"
             accesskey="N">suivant</a> |</li>
        <li class="right" >
          <a href="gfx7_fimm32.html" title="imm32"
             accesskey="P">précédent</a> |</li>
  <li><a href="https://llvm.org/">LLVM Home</a>&nbsp;|&nbsp;</li>
  <li><a href="../index.html">Documentation</a>&raquo;</li>

          <li class="nav-item nav-item-1"><a href="../AMDGPUUsage.html" >User Guide for AMDGPU Backend</a> &#187;</li>
          <li class="nav-item nav-item-2"><a href="AMDGPUAsmGFX7.html" accesskey="U">Syntaxe des instructions GFX7</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">hwreg</a></li> 
      </ul>
    </div>


    <div class="document">
      <div class="documentwrapper">
          <div class="body" role="main">
            
  <section id="hwreg">
<span id="amdgpu-synid7-hwreg"></span><h1>hwreg<a class="headerlink" href="#hwreg" title="Lien vers cette rubrique">¶</a></h1>
<p>Bits d’un registre matériel auquel on est en train d’accéder.</p>
<p>Les bits de cet opérande signifient :</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bits</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>5:0</p></td>
<td><p><em>ID</em> du registre.</p></td>
</tr>
<tr class="row-odd"><td><p>10:6</p></td>
<td><p>First bit <em>offset</em> (0..31).</p></td>
</tr>
<tr class="row-even"><td><p>15:11</p></td>
<td><p><em>Size</em> in bits (1..32).</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>This operand may be specified as a positive 16-bit <a class="reference internal" href="../AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer_number</span></a> or using the syntax described below.</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Syntax</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>hwreg({0..63})</p></td>
<td><p>All bits of a register indicated by its <em>id</em>.</p></td>
</tr>
<tr class="row-odd"><td><p>hwreg(&lt;<em>nom</em>&gt;)</p></td>
<td><p>All bits of a register indicated by its <em>name</em>.</p></td>
</tr>
<tr class="row-even"><td><p>hwreg({0..63}, {0..31}, {1..32})</p></td>
<td><p>Register bits indicated by register <em>id</em>, first bit <em>offset</em> and <em>size</em>.</p></td>
</tr>
<tr class="row-odd"><td><p>hwreg(&lt;<em>nom</em>&gt;, {0..31}, {1..32})</p></td>
<td><p>Register bits indicated by register <em>name</em>, first bit <em>offset</em> and <em>size</em>.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Register <em>id</em>, <em>offset</em> and <em>size</em> must be specified as positive <a class="reference internal" href="../AMDGPUOperandSyntax.html#amdgpu-synid-integer-number"><span class="std std-ref">integer numbers</span></a>.</p>
<p>Defined register <em>names</em> include:</p>
<blockquote>
<div><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Nom</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>HW_REG_MODE</p></td>
<td><p>Shader writeable mode bits.</p></td>
</tr>
<tr class="row-odd"><td><p>HW_REG_STATUS</p></td>
<td><p>Statut en lecture seule du nuanceur (<em>shader</em>).</p></td>
</tr>
<tr class="row-even"><td><p>HW_REG_TRAPSTS</p></td>
<td><p>Statut du piège.</p></td>
</tr>
<tr class="row-odd"><td><p>HW_REG_HW_ID</p></td>
<td><p>ID de la vague, simd, unité de calcul, etc.</p></td>
</tr>
<tr class="row-even"><td><p>HW_REG_GPR_ALLOC</p></td>
<td><p>Allocation du SPGR et VGPR par vague.</p></td>
</tr>
<tr class="row-odd"><td><p>HW_REG_LDS_ALLOC</p></td>
<td><p>Allocation LDS par vague.</p></td>
</tr>
<tr class="row-even"><td><p>HW_REG_IB_STS</p></td>
<td><p>Compteurs du nombre d’instructions en cours.</p></td>
</tr>
</tbody>
</table>
</div></blockquote>
<p>Exemples :</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">s_getreg_b32</span> <span class="n">s2</span><span class="p">,</span> <span class="mh">0x6</span>
<span class="n">s_getreg_b32</span> <span class="n">s2</span><span class="p">,</span> <span class="n">hwreg</span><span class="p">(</span><span class="mi">15</span><span class="p">)</span>
<span class="n">s_getreg_b32</span> <span class="n">s2</span><span class="p">,</span> <span class="n">hwreg</span><span class="p">(</span><span class="mi">51</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">31</span><span class="p">)</span>
<span class="n">s_getreg_b32</span> <span class="n">s2</span><span class="p">,</span> <span class="n">hwreg</span><span class="p">(</span><span class="n">HW_REG_LDS_ALLOC</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">)</span>
</pre></div>
</div>
</section>


            <div class="clearer"></div>
          </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="Related">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="Index général"
             >index</a></li>
        <li class="right" >
          <a href="gfx7_label.html" title="label"
             >suivant</a> |</li>
        <li class="right" >
          <a href="gfx7_fimm32.html" title="imm32"
             >précédent</a> |</li>
  <li><a href="https://llvm.org/">LLVM Home</a>&nbsp;|&nbsp;</li>
  <li><a href="../index.html">Documentation</a>&raquo;</li>

          <li class="nav-item nav-item-1"><a href="../AMDGPUUsage.html" >User Guide for AMDGPU Backend</a> &#187;</li>
          <li class="nav-item nav-item-2"><a href="AMDGPUAsmGFX7.html" >Syntaxe des instructions GFX7</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">hwreg</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
    &#169; Copyright 2003-2025, LLVM Project.
      Mis à jour le 2025-10-28.
      Créé en utilisant <a href="https://www.sphinx-doc.org/">Sphinx</a> 8.1.3.
    </div>
  </body>
</html>