\iffalse
This file is protected by Copyright. Please refer to the COPYRIGHT file
distributed with this source distribution.

This file is part of OpenCPI <http://www.opencpi.org>

OpenCPI is free software: you can redistribute it and/or modify it under the
terms of the GNU Lesser General Public License as published by the Free Software
Foundation, either version 3 of the License, or (at your option) any later
version.

OpenCPI is distributed in the hope that it will be useful, but WITHOUT ANY
WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A
PARTICULAR PURPOSE. See the GNU Lesser General Public License for more details.

You should have received a copy of the GNU Lesser General Public License along
with this program. If not, see <http://www.gnu.org/licenses/>.
\fi

%----------------------------------------------------------------------------------------
% Required document specific properties
%----------------------------------------------------------------------------------------
\def\comp{cic\_{}int}
\edef\ecomp{cic_int}
\def\Comp{CIC Interpolator}
\def\docTitle{\Comp{} Component Data Sheet}
\def\snippetpath{../../../../../../doc/av/tex/snippets}
%----------------------------------------------------------------------------------------
% Global latex header (this must be after document specific properties)
%----------------------------------------------------------------------------------------
\input{\snippetpath/LaTeX_Header}
\def\importpath{../../cic_dec.test/doc/}  % Reuse existing content for CIC Decimator
\graphicspath{{figures/}}
%----------------------------------------------------------------------------------------

\begin{document}
\maketitle
\thispagestyle{empty}
\newpage

\def\name{\comp}
\def\workertype{Application}
\def\version{\ocpiversion}
\def\releasedate{4/2019}
\def\componentlibrary{ocpi.assets.dsp\_{}comps}
\def\workers{\comp{}.hdl}
\def\testedplatforms{alst4, isim, Matchstiq-Z1(PL), ml605, modelsim, xsim, ZedBoard(PL)}
\input{\snippetpath/component_summary_table}

\section*{Functionality}
\begin{flushleft}
	The CIC interpolator has \verb+N+ cascaded comb stages with an input data rate of $\frac{f_{s}}{R}$, followed by a rate change by a factor \verb+R+, followed by \verb+N+ cascaded integrator stages with an output data rate of $f_{s}$. The differential delay, \verb+M+, affects the slope of the transition region. Figure \ref{fig:cic} diagrams the interpolating CIC filter.

	\begin{figure}[ht]
		\centering
		\includegraphics[scale=.6]{cic_interpolator_block_diagram}
		\caption{Cascaded Integration Comb Decimation filter Block Diagram}
		\label{fig:cic}
	\end{figure}
\end{flushleft}

\section*{Worker Implementation Details}
\input{\importpath snippets/CIC_HDL_Implementation}
\input{\importpath snippets/CIC_Theory}

\section*{Block Diagrams}
\subsection*{Top level}
\begin{center}
	\begin{tikzpicture}[% List of styles applied to all, to override specify on a case-by-case
			every node/.style={
				align=center,  		% use this so that the "\\" for line break works
				minimum size=2cm	% creates space above and below text in rectangle
			},
			every edge/.style={draw,thick}
		]
		\node[rectangle,ultra thick,draw=black,fill=blue](R2){\Comp};
		\node[rectangle,draw=white,fill=white](R3)[left= of R2]{``in'' \\ Signed complex samples};
		\node[rectangle,draw=white,fill=white](R4)[right= of R2]{``out'' \\ Signed complex samples \\ interpolated by \verb+R+};
		\node[rectangle,draw=white,fill=white](R5)[above= of R2]{\verb+N,M,R,ACC_WIDTH+ \\ \verb+DIN_WIDTH,DOUT_WIDTH+ \\ \verb+messageSize+};
		\path[->]
		(R3)edge []	node [] {} (R2)
		(R2)edge []	node [] {} (R4)
		(R2)edge []	node [] {} (R5)
		(R5)edge []	node [] {} (R2)
		;
	\end{tikzpicture}
	\captionof{figure}{Top Level Block Diagram}
\end{center}
\newpage

\section*{Source Dependencies}
\subsection*{\comp.hdl}
\begin{itemize}
	\item assets/components/dsp\_comps/cic\_int.hdl/cic\_int.vhd
	\item assets/hdl/primitives/dsp\_prims/dsp\_prims\_pkg.vhd
	      \subitem assets/hdl/primitives/dsp\_prims/cic/src/cic\_int\_gen.vhd
\end{itemize}

\begin{landscape}
	\section*{Component Spec Properties}
	\begin{scriptsize}
		\begin{tabular}{|p{3cm}|p{1.5cm}|c|c|c|c|c|p{7cm}|}
			\hline
			\rowcolor{blue}
			Name                      & Type   & SequenceLength & ArrayDimensions & Accessibility      & Valid Range & Default & Usage                                            \\
			\hline \verb+N+           & UChar  & -              & -               & Readable           & -           & -       & Number of Stages                                 \\
			\hline \verb+M+           & UChar  & -              & -               & Readable           & -           & -       & Differential Delay                               \\
			\hline \verb+R+           & UShort & -              & -               & Readable           & -           & -       & Interpolation Factor                             \\
			\hline \verb+ACC_WIDTH+   & UChar  & -              & -               & Readable           & -           & -       & Accumulation Width *(\ref{eq:response_function}) \\
			\hline \verb+DIN_WIDTH+   & UChar  & -              & -               & Readable           & -           & -       & Input data width                                 \\
			\hline \verb+DOUT_WIDTH+  & UChar  & -              & -               & Readable           & -           & -       & Output data width                                \\
			\hline \verb+messageSize+ & UShort & -              & -               & Readable, Writable & -           & 8192    & Number of bytes in output message                \\
			\hline
		\end{tabular}
	\end{scriptsize}
	\section*{Worker Properties}

	\subsection*{\comp.hdl}
	\begin{scriptsize}
		\begin{tabular}{|c|p{2cm}|p{1cm}|c|c|c|p{2cm}|p{1cm}|p{5cm}|}
			\hline
			\rowcolor{blue}
			Type         & Name              & Type & SequenceLength & ArrayDimensions & Accessibility & Valid Range & Default & Usage                                            \\
			\hline
			SpecProperty & \verb+N+          & -    & -              & -               & Parameter     & 3-6         & 3       & Number of Stages                                 \\
			\hline
			SpecProperty & \verb+M+          & -    & -              & -               & Parameter     & 1-2         & 1       & Differential Delay                               \\
			\hline
			SpecProperty & \verb+R+          & -    & -              & -               & Parameter     & 4-8192      & 4       & Decimation Factor                                \\
			\hline
			SpecProperty & \verb+DIN_WIDTH+  & -    & -              & -               & Parameter     & 16          & 16      & Input Data Width                                 \\
			\hline
			SpecProperty & \verb+ACC_WIDTH+  & -    & -              & -               & Parameter     & *           & 22      & Accumulation Width *(\ref{eq:response_function}) \\
			\hline
			SpecProperty & \verb+DOUT_WIDTH+  & -    & -              & -               & Parameter           & 16          & 16      & Output Data Width                                \\
			\hline
			Property     & \verb+CHIPSCOPE_p+ & Bool & -              & -               & Readable, Parameter & Standard    & false   & Include ISE ChipScope circuit                        \\
			\hline
			Property     & \verb+VIVADO_ILA_p+ & Bool & -              & -               & Readable, Parameter & Standard    & false   & Include Vivado Integrated Logic Analyzer circuit                        \\
			\hline
		\end{tabular}
	\end{scriptsize}

	\section*{Component Ports}
	\begin{scriptsize}
		\begin{tabular}{|p{2cm}|p{1.5cm}|p{4cm}|p{1.5cm}|p{1.5cm}|p{10.75cm}|}
			\hline
			\rowcolor{blue}
			Name & Producer & Protocol           & Optional & Advanced & Usage                  \\
			\hline
			in   & False    & iqstream\_protocol & False     & -        & Complex signed samples (Q0.15 I, Q0.15 Q). \\
			\hline
			out  & False    & iqstream\_protocol & False     & -        & Complex signed samples (Q0.15 I, Q0.15 Q). \\
			\hline
		\end{tabular}
	\end{scriptsize}

	\section*{Worker Interfaces}
	\subsection*{\comp.hdl}
	\begin{scriptsize}
		\begin{tabular}{|M{2cm}|M{1.5cm}|c|c|M{12cm}|}
			\hline
			\rowcolor{blue}
			Type            & Name & DataWidth & Advanced                & Usage                  \\
			\hline
			StreamInterface & in   & 32        & ZeroLengthMessages=true & Signed complex samples \\
			\hline
			StreamInterface & out  & 32        & ZeroLengthMessages=true & Signed complex samples \\
			\hline
		\end{tabular}
	\end{scriptsize}
\end{landscape}

\section*{Control Timing and Signals}
\begin{flushleft}
	The CIC Interpolation filter HDL worker uses the clock from the Control Plane and standard Control Plane signals.\medskip

	%\noindent This worker has an processing group delay of (N*R*M + R*2 + 2) valid input data cycles. After this initial delay, valid output data is given N*2+1 clock cycles after input data is taken.\par\bigskip

	This worker has a latency of \verb+N+*2+1 valid input data clock cycles.\medskip

	\begin{tabular}{|M{4.5cm}|M{4.5cm}|M{1cm}|M{1.5cm}|M{2cm}|M{1cm}|M{1cm}|M{2.5cm}|}
		\hline
		\rowcolor{blue}
		\hline
		Latency         \\
		\hline
		\verb+N+*2+1    \\
		\hline
	\end{tabular}
\end{flushleft}

\begin{landscape}
\section*{Worker Configuration Parameters}
\subsubsection*{\comp.hdl}
%\input{../../\ecomp.hdl/configurations.inc}
\section*{Performance and Resource Utilization}
\subsection*{\comp.hdl}
%\input{../../\ecomp.hdl/utilization.inc}
\end{landscape}
\newpage
\section*{Test and Verification}
Two test cases are implemented to validate the CIC Interpolator component:

\begin{enumerate}
	\item Unity gain response to DC: The CIC Interpolator gain is calculated using the following equation:
	      \begin{equation} \label{eq:cic_gain}
	      	CIC\ Gain = \frac{(R*M)^N}{2^{CEIL(N*log_2(R*M))}}
	      \end{equation}
	\item Tone waveform: A waveform containing a tone at 50 Hz is sampled at 1024000/R and processed by the worker. The output data (interpolated waveform) is checked to ensure the 50 Hz tone is present.
\end{enumerate}\medskip

For the plots below, a CIC Interpolator with the following parameter set was used: \verb+N+=3, \verb+M+=1, \verb+R+=2048, and \verb+ACC_WIDTH+=49.\bigskip

\newpage
	For Case \#1, the plots below show the input with the I-leg zoomed in the show the amplitude is 32767, and output data with the I-leg zoomed to show an amplitude of 32767, which can be calculated using \ref{eq:cic_gain}, shown below, and the Q-leg showing the worker delay before reaching it steady-state value.
		  \begin{equation} \label{eq:cic_gain_applied}
	      	Output Amplitude = 32767*\frac{(2048*1)^3}{2^{CEIL(3*log_2(2038*1))}} = 32767*1=32767
	      \end{equation}

	\begin{figure}[ht]
		\centering
		\begin{minipage}{.5\textwidth}
			\centering\includegraphics[width=1.0\linewidth]{input_time_DC}
			\captionof{figure}{Time Domain: DC with amp=32767}
			\label{fig:input_time_DC}
		\end{minipage}%
		\begin{minipage}{.5\textwidth}
			\centering\includegraphics[width=1.0\linewidth]{input_freq_DC}
			\captionof{figure}{Frequency Domain: 0 Hz}
			\label{fig:input_freq_DC}
		\end{minipage}
	\end{figure}


	\begin{figure}[ht]
		\centering
		\begin{minipage}{.5\textwidth}
			\centering\includegraphics[width=1.0\linewidth]{output_time_DC}
			\captionof{figure}{Time Domain: DC with amp=32767}
			\label{fig:output_time_DC}
		\end{minipage}%
		\begin{minipage}{.5\textwidth}
			\centering\includegraphics[width=1.0\linewidth]{output_freq_DC}
			\captionof{figure}{Frequency Domain: 0 Hz}
			\label{fig:output_freq_DC}
		\end{minipage}
	\end{figure}

\newpage
The input time-domain plot below shows the I-leg zoomed into one cycle and Q-leg showing all samples of a 50 Hz tone sampled at 1024000/R=1024000/2048=500 Hz, which results in 10 samples/cycle. The input freq-domain plot shows the generated tone at 50 Hz.
The output time-domain plot below shows the I-leg zoomed into approximately two cycles and Q-leg showing all samples of a 50 Hz tone sampled at (1024000/R)*R=(1024000/2048)*2048=1024000 Hz, which results in 20480 samples/cycle. The output freq-domain plot shows the expected tone at 50 Hz.

	\begin{figure}[ht]
		\centering
		\begin{minipage}{.5\textwidth}
			\centering\includegraphics[width=1.0\linewidth]{input_time_R2048}
			\captionof{figure}{Time Domain}
			\label{fig:input_time_R2048}
		\end{minipage}%
		\begin{minipage}{.5\textwidth}
			\centering\includegraphics[width=1.0\linewidth]{input_freq_R2048}
			\captionof{figure}{Frequency Domain: 50 Hz}
			\label{fig:input_freq_R2048}
		\end{minipage}
	\end{figure}

	\begin{figure}[ht]
		\centering
		\begin{minipage}{.5\textwidth}
			\centering\includegraphics[width=1.0\linewidth]{output_time_R2048}
			\captionof{figure}{Time Domain}
			\label{fig:output_time_R2048}
		\end{minipage}%
		\begin{minipage}{.5\textwidth}
			\centering\includegraphics[width=1.0\linewidth]{output_freq_R2048}
			\captionof{figure}{Frequency Domain: 50 Hz}
			\label{fig:output_freq_R2048}
		\end{minipage}
	\end{figure}

\input{\importpath snippets/CIC_References}

\end{document}
