INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adi/repo/notes/sem3/ELD2024_LAB/lab4/lab4.srcs/sim_1/new/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adi/repo/notes/sem3/ELD2024_LAB/lab4/lab4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
