This file contains the implementation of inverter using verilog by switch level modelling. This code is not synthesisable but it could be used for simulation purpose
