
---------- Begin Simulation Statistics ----------
final_tick                                   41466000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 218736                       # Simulator instruction rate (inst/s)
host_mem_usage                                 655396                       # Number of bytes of host memory used
host_op_rate                                   249162                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                              893435774                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       10135                       # Number of instructions simulated
sim_ops                                         11561                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000041                       # Number of seconds simulated
sim_ticks                                    41466000                       # Number of ticks simulated
system.cpu.committedInsts                       10135                       # Number of instructions committed
system.cpu.committedOps                         11561                       # Number of ops (including micro ops) committed
system.cpu.cpi                              16.365466                       # CPI: cycles per instruction
system.cpu.discardedOps                          2005                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                          146175                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.061104                       # IPC: instructions per cycle
system.cpu.numCycles                           165864                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    7914     68.45%     68.45% # Class of committed instruction
system.cpu.op_class_0::IntMult                    151      1.31%     69.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.18%     69.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.94% # Class of committed instruction
system.cpu.op_class_0::MemRead                   1723     14.90%     84.85% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1752     15.15%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    11561                       # Class of committed instruction
system.cpu.tickCycles                           19689                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           97                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           679                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    3421                       # Number of BP lookups
system.cpu.branchPred.condPredicted              2294                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               596                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1603                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     703                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             43.855271                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     278                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             169                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 30                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              139                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           68                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         3383                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3383                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3399                       # number of overall hits
system.cpu.dcache.overall_hits::total            3399                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          235                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            235                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          249                       # number of overall misses
system.cpu.dcache.overall_misses::total           249                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     18438000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     18438000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     18438000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     18438000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3618                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3618                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3648                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3648                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064953                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064953                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.068257                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.068257                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78459.574468                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78459.574468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74048.192771                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74048.192771                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           55                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           55                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          180                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          188                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          188                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14467750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14467750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     15163250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15163250                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.049751                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.049751                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.051535                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.051535                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80376.388889                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80376.388889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80655.585106                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80655.585106                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1804                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1804                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          115                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           115                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9444500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9444500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1919                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1919                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82126.086957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82126.086957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8939000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8939000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.056800                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056800                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82009.174312                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82009.174312                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1579                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1579                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          120                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          120                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8993500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8993500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1699                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1699                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.070630                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.070630                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74945.833333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74945.833333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           71                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5528750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5528750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.041789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77869.718310                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77869.718310                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           16                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            16                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.466667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.466667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       695500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       695500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.266667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.266667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 86937.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86937.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     41466000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           105.992285                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3623                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               188                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.271277                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            169000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   105.992285                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.103508                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.103508                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.183594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              7556                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             7556                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     41466000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     41466000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     41466000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions               10451                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               2451                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1512                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         3565                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3565                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3565                       # number of overall hits
system.cpu.icache.overall_hits::total            3565                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          415                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            415                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          415                       # number of overall misses
system.cpu.icache.overall_misses::total           415                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     31333500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31333500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     31333500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31333500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3980                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3980                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3980                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3980                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.104271                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.104271                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.104271                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.104271                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75502.409639                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75502.409639                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75502.409639                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75502.409639                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           76                       # number of writebacks
system.cpu.icache.writebacks::total                76                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          415                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          415                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          415                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          415                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31126000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31126000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31126000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31126000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.104271                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.104271                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.104271                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.104271                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75002.409639                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75002.409639                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75002.409639                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75002.409639                       # average overall mshr miss latency
system.cpu.icache.replacements                     76                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3565                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3565                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          415                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           415                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     31333500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31333500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3980                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3980                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.104271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.104271                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75502.409639                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75502.409639                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          415                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          415                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31126000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31126000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.104271                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.104271                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75002.409639                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75002.409639                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     41466000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           185.418539                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3980                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               415                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.590361                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   185.418539                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.362146                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.362146                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8375                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8375                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     41466000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     41466000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     41466000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     41466000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                     10135                       # Number of Instructions committed
system.cpu.thread0.numOps                       11561                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples       144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000020669500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1839                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                105                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         603                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         72                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1206                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      144                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     14                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1206                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                  144                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            158                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     76.166339                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    260.374090                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              2     28.57%     28.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             2     28.57%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            2     28.57%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                7    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   38592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    930.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      41461750                       # Total gap between requests
system.mem_ctrls.avgGap                      61424.81                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        26112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        12032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         3584                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 629720735.060049176216                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 290165436.743355989456                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 86432257.753340080380                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          830                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          376                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          144                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     33145000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     17173500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks    420936000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     39933.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     45674.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2923166.67                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        26560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        12032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         38592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        26560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        26560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          415                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          188                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            603                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    640524767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    290165437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        930690204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    640524767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    640524767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    640524767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    290165437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       930690204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1192                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 112                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           34                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           18                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                23498500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               8940000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           50318500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19713.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           42213.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 952                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 89                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.87                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.46                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          257                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   158.879377                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   126.619067                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   113.959376                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-63            1      0.39%      0.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::64-127          103     40.08%     40.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-191           60     23.35%     63.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::192-255           30     11.67%     75.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-319           26     10.12%     85.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::320-383           21      8.17%     93.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-447            5      1.95%     95.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::448-511            3      1.17%     96.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-575            8      3.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          257                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 38144                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               3584                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              919.886172                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               86.432258                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                  4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   23.59                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               21.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     41466000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    800028.642000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    275393.798400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2047457.395200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  172712.064000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 277741.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 1667641.122000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 11514.888000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  5252489.709600                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   126.669795                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE          750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     40165250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     41466000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                532                       # Transaction distribution
system.membus.trans_dist::WritebackClean           76                       # Transaction distribution
system.membus.trans_dist::ReadExReq                71                       # Transaction distribution
system.membus.trans_dist::ReadExResp               71                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           117                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port          906                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          376                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1282                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        31424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        12032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   43456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               603                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.041459                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.199516                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     578     95.85%     95.85% # Request fanout histogram
system.membus.snoop_fanout::1                      25      4.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 603                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     41466000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             1228000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2096250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy             962250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
