;;*****************************************************************************
;;*****************************************************************************
;;  FILENAME: SW.inc
;;   Version: 2.6, Updated on 2015/3/4 at 22:27:48
;;  Generated by PSoC Designer 5.4.3191
;;
;;  DESCRIPTION: Assembler declarations for the Timer32 user module interface
;;-----------------------------------------------------------------------------
;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
;;*****************************************************************************
;;*****************************************************************************

include "m8c.inc"


;--------------------------------------------------
; Constants for SW API's.
;--------------------------------------------------

SW_CONTROL_REG_START_BIT:                  equ 0x01    ; Control register start bit
SW_INT_REG:                                equ 0x0e1
SW_INT_MASK:                               equ 0x08


;--------------------------------------------------
; Constants for SW user defined values
;--------------------------------------------------

SW_PERIOD:                                 equ 0x1869f
SW_COMPARE_VALUE:                          equ 0x0


;--------------------------------------------------
; Register Address Constants for SW
;--------------------------------------------------

SW_COUNTER_LSB_REG:                    equ 0x20   ; DR0 Counter register
SW_COUNTER_ISB1_REG:                   equ 0x24
SW_COUNTER_ISB2_REG:                   equ 0x28
SW_COUNTER_MSB_REG:                    equ 0x2c
SW_PERIOD_LSB_REG:                     equ 0x21   ; DR1 Period register
SW_PERIOD_ISB1_REG:                    equ 0x25
SW_PERIOD_ISB2_REG:                    equ 0x29
SW_PERIOD_MSB_REG:                     equ 0x2d
SW_COMPARE_LSB_REG:                    equ 0x22   ; DR2 CompareValue register
SW_COMPARE_ISB1_REG:                   equ 0x26
SW_COMPARE_ISB2_REG:                   equ 0x2a
SW_COMPARE_MSB_REG:                    equ 0x2e
SW_CONTROL_LSB_REG:                    equ 0x23   ; Control register
SW_CONTROL_ISB1_REG:                   equ 0x27
SW_CONTROL_ISB2_REG:                   equ 0x2b
SW_CONTROL_MSB_REG:                    equ 0x2f
SW_FUNC_LSB_REG:                       equ 0x20   ; Function register
SW_FUNC_ISB1_REG:                      equ 0x24
SW_FUNC_ISB2_REG:                      equ 0x28
SW_FUNC_MSB_REG:                       equ 0x2c
SW_INPUT_LSB_REG:                      equ 0x21   ; Input register
SW_INPUT_ISB1_REG:                     equ 0x25
SW_INPUT_ISB2_REG:                     equ 0x29
SW_INPUT_MSB_REG:                      equ 0x2d
SW_OUTPUT_LSB_REG:                     equ 0x22   ; Output register
SW_OUTPUT_ISB1_REG:                    equ 0x26
SW_OUTPUT_ISB2_REG:                    equ 0x2a
SW_OUTPUT_MSB_REG:                     equ 0x2e


;--------------------------------------------------
; SW Macro 'Functions'
;--------------------------------------------------

   macro SW_Start_M
   or    reg[SW_CONTROL_LSB_REG],  SW_CONTROL_REG_START_BIT
   endm

   macro SW_Stop_M
   and   reg[SW_CONTROL_LSB_REG], ~SW_CONTROL_REG_START_BIT
   endm

   macro SW_EnableInt_M
   M8C_EnableIntMask SW_INT_REG, SW_INT_MASK
   endm

   macro SW_DisableInt_M
   M8C_DisableIntMask SW_INT_REG, SW_INT_MASK
   endm


; end of file SW.inc
