// Seed: 3795241584
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  tri  id_4 = 1;
  tri0 id_5;
  assign id_2 = id_5;
  wire id_6;
  assign id_2 = 1;
  timeprecision 1ps;
  assign id_2 = id_3;
  tri0 id_7;
  assign id_7 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  always begin : LABEL_0
    id_1 = 1;
  end
  wire id_3;
  wire id_4;
  wire id_5;
  assign id_4 = id_5;
  wire id_6;
  tri0 id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7
  );
  assign modCall_1.type_12 = 0;
  assign id_7 = 1;
  wire id_8;
endmodule
