/*
 * Copyright (C) 2013 STMicroelectronics Limited.
 * Author: Giuseppe Cavallaro <peppe.cavallaro@st.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * publishhed by the Free Software Foundation.
 */
#include "stm-padcfg.h"
/ {
	/* GMAC1 in MII mode with internal clock */
	mii1_dev_config: gmac1-mii-dev-config{
		padcfg-0 = <&padcfg_mii1 &padcfg_mii1_phyclk>;
		device-seqs = <&mii_dev_seqs>;
		sysconfs{
			 SBC_RESET_PER = 	<&sysconf 4002   4  4>;
			 PWR_DWN_REQ =		<&sysconf 4032   0  0>;
			 EN_GMAC =		<&sysconf 4032   1  1>;
			 MIIx_PHY_SEL =		<&sysconf 4032   2  4>;
			 ENMIIx =		<&sysconf 4032   5  5>;
			 TXCLK_NOT_CLK125 =	<&sysconf 4032   6  6>;
			 TX_RETIME_CLK =	<&sysconf 4032   8  8>;
		};
	};

	/* GMAC1 in MII mode with external phy clk */
	mii1_ext_clk_dev_config: mii1-ext_clk_dev-config{
		padcfg-0 = <&padcfg_mii1 &padcfg_mii1_phyclk_ext>;
		device-seqs = <&mii_dev_seqs>;
		sysconfs{
			 SBC_RESET_PER =	<&sysconf 4002   4  4>;
			 PWR_DWN_REQ =		<&sysconf 4032   0  0>;
			 EN_GMAC =		<&sysconf 4032   1  1>;
			 MIIx_PHY_SEL =		<&sysconf 4032   2  4>;
			 ENMIIx =		<&sysconf 4032   5  5>;
			 TXCLK_NOT_CLK125 =	<&sysconf 4032   6  6>;
			 TX_RETIME_CLK =	<&sysconf 4032   8  8>;
		};
	};

	/* GMAC1 in GMII mode with internal phy clk */
	gmii1_dev_config: gmac1-gmii-dev-config{
		padcfg-0 = <&padcfg_gmii1 &padcfg_gmii1_phyclk>;
		device-seqs = <&gmii_dev_seqs>;
		sysconfs{
			 SBC_RESET_PER = <&sysconf 4002  4  4>;
			 PWR_DWN_REQ =	<&sysconf 4032   0  0>;
			 EN_GMAC =	<&sysconf 4032   1  1>;
			 MIIx_PHY_SEL =	 <&sysconf 4032   2  4>;
			 ENMIIx =	<&sysconf 4032   5  5>;
			 TXCLK_NOT_CLK125 = <&sysconf 4032   6  6>;
			 INT_NOEXT_PHYCLK = <&sysconf 4032   7  7>;
			 TX_RETIME_CLK    = <&sysconf 4032   8  8>;
		};
	};

	/* GMAC1 in GMII mode with external phy clk */
	gmii1_ext_clk_dev_config: gmac1-gmii-ext-clk-dev-config{
		padcfg-0 = <&padcfg_gmii1 &padcfg_gmii1_phyclk_ext>;
		device-seqs = <&gmii_dev_ext_seqs>;
		sysconfs{
			 SBC_RESET_PER = <&sysconf 4002  4  4>;
			 PWR_DWN_REQ =	<&sysconf 4032   0  0>;
			 EN_GMAC =	<&sysconf 4032   1  1>;
			 MIIx_PHY_SEL =	 <&sysconf 4032   2  4>;
			 ENMIIx =	<&sysconf 4032   5  5>;
			 TXCLK_NOT_CLK125 = <&sysconf 4032   6  6>;
			 INT_NOEXT_PHYCLK = <&sysconf 4032   7  7>;
			 TX_RETIME_CLK    = <&sysconf 4032   8  8>;
		};
	};

	/* GMAC01 in RGMII mode with internal phy clk */
	rgmii1_dev_config: gmac1-rgmii-dev-config{
		padcfg-0 = <&padcfg_rgmii1 &padcfg_rgmii1_phyclk>;
		device-seqs = <&rgmii_dev_seqs>;
		sysconfs {
			 SBC_RESET_PER = <&sysconf 4002 4  4>;
			 PWR_DWN_REQ =  <&sysconf 4032	0  0>;
			 EN_GMAC =	<&sysconf 4032   1  1>;
			 MIIx_PHY_SEL =	<&sysconf 4032   2  4>;
			 ENMIIx =	<&sysconf 4032   5  5>;
			 TXCLK_NOT_CLK125 = <&sysconf 4032   6  6>;
			 INT_NOEXT_PHYCLK = <&sysconf 4032   7  7>;
			 TX_RETIME_CLK = <&sysconf 4032   8  8>;
		};
	};

	/* GMAC01 in RGMII mode with internal phy clk + mdio */
	rgmii1_mdio_dev_config: gmac1-rgmii-mdio-dev-config{
		padcfg-0 = <&padcfg_rgmii1 &padcfg_rgmii1_phyclk &padcfg_rgmii1_mdio>;
		device-seqs = <&rgmii_dev_seqs>;
		sysconfs {
			 SBC_RESET_PER = <&sysconf 4002 4  4>;
			 PWR_DWN_REQ =  <&sysconf 4032	0  0>;
			 EN_GMAC =	<&sysconf 4032   1  1>;
			 MIIx_PHY_SEL =	<&sysconf 4032   2  4>;
			 ENMIIx =	<&sysconf 4032   5  5>;
			 TXCLK_NOT_CLK125 = <&sysconf 4032   6  6>;
			 INT_NOEXT_PHYCLK = <&sysconf 4032   7  7>;
			 TX_RETIME_CLK = <&sysconf 4032   8  8>;
		};
	};

	/* GMAC1 in RGMII mode with external phy clk */
	rgmii1_ext_clk_dev_config: gmac1-rgmii-ext-clk-dev-config{
		padcfg-0 = <&padcfg_rgmii1 &padcfg_rgmii1_phyclk_ext>;
		device-seqs = <&rgmii_dev_ext_seqs>;
		sysconfs {
			 SBC_RESET_PER = <&sysconf 4002 4  4>;
			 PWR_DWN_REQ =  <&sysconf 4032	0  0>;
			 EN_GMAC =	<&sysconf 4032   1  1>;
			 MIIx_PHY_SEL =	<&sysconf 4032   2  4>;
			 ENMIIx =	<&sysconf 4032   5  5>;
			 TXCLK_NOT_CLK125 = <&sysconf 4032   6  6>;
			 INT_NOEXT_PHYCLK = <&sysconf 4032   7  7>;
			 TX_RETIME_CLK = <&sysconf 4032   8  8>;
		};
	};

	/* GMAC1 in RMII mode with internal phy clk */
	rmii1_dev_config: gmac1-rmii-dev-config {
		padcfg-0 = <&padcfg_rmii1 &padcfg_rmii1_phyclk>;
		device-seqs = <&rmii1_dev_seqs>;
		sysconfs {
			 SBC_RESET_PER =		<&sysconf 4002   4  4>;
			 PWR_DWN_REQ =			<&sysconf 4032   0  0>;
			 EN_GMAC =			<&sysconf 4032   1  1>;
			 MIIx_PHY_SEL =			<&sysconf 4032   2  4>;
			 ENMIIx =			<&sysconf 4032   5  5>;
			 INT_NOEXT_PHYCLK =		<&sysconf 4032   7  7>;
			 TX_RETIME_CLK =		<&sysconf 4032   8  8>;
		};
	};

	/* GMAC1 in RMII mode with external phy clk */
	rmii1_ext_clk_dev_config: gmac1-rmii-ext-clk-dev-config {
		padcfg-0 = <&padcfg_rmii1 &padcfg_rmii1_phyclk_ext>;
		device-seqs = <&rmii_ext_clk_dev_seqs>;
		sysconfs {
			 SBC_RESET_PER = 		<&sysconf 4002   4  4>;
			 PWR_DWN_REQ =			<&sysconf 4032   0  0>;
			 EN_GMAC =			<&sysconf 4032   1  1>;
			 MIIx_PHY_SEL =			<&sysconf 4032   2  4>;
			 ENMIIx =			<&sysconf 4032   5  5>;
			 INT_NOEXT_PHYCLK =		<&sysconf 4032   7  7>;
			 TX_RETIME_CLK =		<&sysconf 4032   8  8>;
		};
	};

	revmii1_dev_config: gmac1-reverse-mii-dev-config{
		padcfg-0 = <&padcfg_revmii1>;
		device-seqs = <&revmii_dev_seqs>;
		sysconfs {
			 SBC_RESET_PER =		<&sysconf 4002   4  4>;
			 PWR_DWN_REQ =			<&sysconf 4032   0  0>;
			 EN_GMAC =			<&sysconf 4032   1  1>;
			 MIIx_PHY_SEL =			<&sysconf 4032   2  4>;
			 ENMIIx =			<&sysconf 4032   5  5>;
			 TXCLK_NOT_CLK125 =		<&sysconf 4032   6  6>;
			 TX_RETIME_CLK =		<&sysconf 4032   8  8>;
		};
	};

	mii_dev_seqs: mii-dev-sequence{
		init-seq{
			step0 {
				SBC_RESET_PER = 	<1>;
				EN_GMAC =		<1>;
				PWR_DWN_REQ = 		<0>;
				MIIx_PHY_SEL =		<0>;
				ENMIIx =		<1>;
				TXCLK_NOT_CLK125 =	<1>;
				TX_RETIME_CLK =		<0>;
				type = "sysconf";
			};
		};
	};

	gmii_dev_seqs: gmii-dev-sequence{
		init-seq{
			step0 {
				SBC_RESET_PER = 	<1>;
				EN_GMAC =		<1>;
				PWR_DWN_REQ = 		<0>;
				MIIx_PHY_SEL =		<0>;
				ENMIIx =		<1>;
				TXCLK_NOT_CLK125 =	<0>;
				INT_NOEXT_PHYCLK =	<1>;
				TX_RETIME_CLK	=	<1>;
				type = "sysconf";
			};
		};

	};

	gmii_dev_ext_seqs: gmii-dev-ext-sequence{
		init-seq{
			step0 {
				SBC_RESET_PER =	 <1>;
				EN_GMAC = <1>;
				PWR_DWN_REQ = <0>;
				MIIx_PHY_SEL =	  <0>;
				ENMIIx =		<1>;
				TXCLK_NOT_CLK125 = <0>;
				INT_NOEXT_PHYCLK = <0>;
				TX_RETIME_CLK  = <0>;
				type = "sysconf";
			};
		};
	};

	rgmii_dev_seqs: rgmii-dev-sequence{
		init-seq{
			step0 {
				SBC_RESET_PER = 	<1>;
				EN_GMAC =		<1>;
				PWR_DWN_REQ = 		<0>;
				MIIx_PHY_SEL =		<1>;
				ENMIIx =		<1>;
				TXCLK_NOT_CLK125 =	<0>;
				INT_NOEXT_PHYCLK =	<1>;
				TX_RETIME_CLK    =	<1>;
				type = "sysconf";
			};
		};
	};

	rgmii_dev_ext_seqs: rgmii-dev-ext-sequence{
		init-seq{
			step0 {
				SBC_RESET_PER = 	<1>;
				EN_GMAC =		<1>;
				PWR_DWN_REQ = 		<0>;
				MIIx_PHY_SEL =		<1>;
				ENMIIx =		<1>;
				TXCLK_NOT_CLK125 =	<0>;
				INT_NOEXT_PHYCLK =	<0>;
				TX_RETIME_CLK    =	<0>;
				type = "sysconf";
			};
		};
	};

	rmii_ext_clk_dev_seqs: rmii-ext-clk-dev-sequence{
		init-seq{
			step0 {
				SBC_RESET_PER = 	<1>;
				EN_GMAC =		<1>;
				PWR_DWN_REQ = 		<0>;
				MIIx_PHY_SEL =		<4>;
				ENMIIx =		<1>;
				TX_RETIME_CLK =		<1>;
				INT_NOEXT_PHYCLK =	<0>;
				type = "sysconf";
			};
		};
	};

	rmii1_dev_seqs: rmii1-dev-sequence{
		init-seq{
			step0 {
				clk-name = "CLK_ETH_PHY";
				clk-rate = <50000000>;
				type = "clock";
			};
			step1 {
				SBC_RESET_PER = 	<1>;
				EN_GMAC =		<1>;
				PWR_DWN_REQ = 		<0>;
				MIIx_PHY_SEL =		<4>;
				ENMIIx =		<1>;
				INT_NOEXT_PHYCLK = <1>;
				TX_RETIME_CLK =		<1>;
				type = "sysconf";
			};
		};
	};
	revmii_dev_seqs: revmii-dev-sequence{
		init-seq{
			step0 {
				SBC_RESET_PER = 	<1>;
				EN_GMAC =			<1>;
				PWR_DWN_REQ = 		<0>;
				MIIx_PHY_SEL =			<0>;
				ENMIIx =			<0>;
				TXCLK_NOT_CLK125 =		<1>;
				TX_RETIME_CLK =			<0>;
				type = "sysconf";
			};
		};
	};

	gmac_speed_fixups: gmac-speed-sel {
		gmii-speed-sel {
			speed-1000 {
				clk = <125000000>;
				sysconfs {
					TXCLK_NOT_CLK125 = <0>;
					INT_NOEXT_PHYCLK = <0>;
					TX_RETIME_CLK    = <0>;
				};
			};

			speed-100{
				sysconfs {
					TXCLK_NOT_CLK125 = <1>;
					INT_NOEXT_PHYCLK = <0>;
					TX_RETIME_CLK    = <0>;
				};
			};
		};
		rgmii-speed-sel {
			speed-1000 {
				clk = <125000000>;
				sysconfs {
					TXCLK_NOT_CLK125 = <0>;
					INT_NOEXT_PHYCLK = <1>;
					TX_RETIME_CLK    = <1>;
				};
			};

			speed-100{
				clk = <25000000>;
				sysconfs {
					TXCLK_NOT_CLK125 = <0>;
					INT_NOEXT_PHYCLK = <1>;
					TX_RETIME_CLK    = <1>;
				};
			};

			speed-10{
				clk = <2500000>;
				sysconfs {
					TXCLK_NOT_CLK125 = <0>;
					INT_NOEXT_PHYCLK = <1>;
					TX_RETIME_CLK    = <1>;
				};
			};
		};
	};
};
