/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* A0 */
.set A0__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set A0__0__MASK, 0x10
.set A0__0__PC, CYREG_IO_PC_PRT15_PC4
.set A0__0__PORT, 15
.set A0__0__SHIFT, 4
.set A0__AG, CYREG_PRT15_AG
.set A0__AMUX, CYREG_PRT15_AMUX
.set A0__BIE, CYREG_PRT15_BIE
.set A0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set A0__BYP, CYREG_PRT15_BYP
.set A0__CTL, CYREG_PRT15_CTL
.set A0__DM0, CYREG_PRT15_DM0
.set A0__DM1, CYREG_PRT15_DM1
.set A0__DM2, CYREG_PRT15_DM2
.set A0__DR, CYREG_PRT15_DR
.set A0__INP_DIS, CYREG_PRT15_INP_DIS
.set A0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set A0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set A0__LCD_EN, CYREG_PRT15_LCD_EN
.set A0__MASK, 0x10
.set A0__PORT, 15
.set A0__PRT, CYREG_PRT15_PRT
.set A0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set A0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set A0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set A0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set A0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set A0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set A0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set A0__PS, CYREG_PRT15_PS
.set A0__SHIFT, 4
.set A0__SLW, CYREG_PRT15_SLW

/* A1 */
.set A1__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set A1__0__MASK, 0x10
.set A1__0__PC, CYREG_PRT2_PC4
.set A1__0__PORT, 2
.set A1__0__SHIFT, 4
.set A1__AG, CYREG_PRT2_AG
.set A1__AMUX, CYREG_PRT2_AMUX
.set A1__BIE, CYREG_PRT2_BIE
.set A1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set A1__BYP, CYREG_PRT2_BYP
.set A1__CTL, CYREG_PRT2_CTL
.set A1__DM0, CYREG_PRT2_DM0
.set A1__DM1, CYREG_PRT2_DM1
.set A1__DM2, CYREG_PRT2_DM2
.set A1__DR, CYREG_PRT2_DR
.set A1__INP_DIS, CYREG_PRT2_INP_DIS
.set A1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set A1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set A1__LCD_EN, CYREG_PRT2_LCD_EN
.set A1__MASK, 0x10
.set A1__PORT, 2
.set A1__PRT, CYREG_PRT2_PRT
.set A1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set A1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set A1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set A1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set A1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set A1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set A1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set A1__PS, CYREG_PRT2_PS
.set A1__SHIFT, 4
.set A1__SLW, CYREG_PRT2_SLW

/* A2 */
.set A2__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set A2__0__MASK, 0x20
.set A2__0__PC, CYREG_PRT0_PC5
.set A2__0__PORT, 0
.set A2__0__SHIFT, 5
.set A2__AG, CYREG_PRT0_AG
.set A2__AMUX, CYREG_PRT0_AMUX
.set A2__BIE, CYREG_PRT0_BIE
.set A2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set A2__BYP, CYREG_PRT0_BYP
.set A2__CTL, CYREG_PRT0_CTL
.set A2__DM0, CYREG_PRT0_DM0
.set A2__DM1, CYREG_PRT0_DM1
.set A2__DM2, CYREG_PRT0_DM2
.set A2__DR, CYREG_PRT0_DR
.set A2__INP_DIS, CYREG_PRT0_INP_DIS
.set A2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set A2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set A2__LCD_EN, CYREG_PRT0_LCD_EN
.set A2__MASK, 0x20
.set A2__PORT, 0
.set A2__PRT, CYREG_PRT0_PRT
.set A2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set A2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set A2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set A2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set A2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set A2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set A2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set A2__PS, CYREG_PRT0_PS
.set A2__SHIFT, 5
.set A2__SLW, CYREG_PRT0_SLW

/* A3 */
.set A3__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set A3__0__MASK, 0x80
.set A3__0__PC, CYREG_PRT2_PC7
.set A3__0__PORT, 2
.set A3__0__SHIFT, 7
.set A3__AG, CYREG_PRT2_AG
.set A3__AMUX, CYREG_PRT2_AMUX
.set A3__BIE, CYREG_PRT2_BIE
.set A3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set A3__BYP, CYREG_PRT2_BYP
.set A3__CTL, CYREG_PRT2_CTL
.set A3__DM0, CYREG_PRT2_DM0
.set A3__DM1, CYREG_PRT2_DM1
.set A3__DM2, CYREG_PRT2_DM2
.set A3__DR, CYREG_PRT2_DR
.set A3__INP_DIS, CYREG_PRT2_INP_DIS
.set A3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set A3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set A3__LCD_EN, CYREG_PRT2_LCD_EN
.set A3__MASK, 0x80
.set A3__PORT, 2
.set A3__PRT, CYREG_PRT2_PRT
.set A3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set A3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set A3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set A3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set A3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set A3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set A3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set A3__PS, CYREG_PRT2_PS
.set A3__SHIFT, 7
.set A3__SLW, CYREG_PRT2_SLW

/* A4 */
.set A4__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set A4__0__MASK, 0x08
.set A4__0__PC, CYREG_PRT2_PC3
.set A4__0__PORT, 2
.set A4__0__SHIFT, 3
.set A4__AG, CYREG_PRT2_AG
.set A4__AMUX, CYREG_PRT2_AMUX
.set A4__BIE, CYREG_PRT2_BIE
.set A4__BIT_MASK, CYREG_PRT2_BIT_MASK
.set A4__BYP, CYREG_PRT2_BYP
.set A4__CTL, CYREG_PRT2_CTL
.set A4__DM0, CYREG_PRT2_DM0
.set A4__DM1, CYREG_PRT2_DM1
.set A4__DM2, CYREG_PRT2_DM2
.set A4__DR, CYREG_PRT2_DR
.set A4__INP_DIS, CYREG_PRT2_INP_DIS
.set A4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set A4__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set A4__LCD_EN, CYREG_PRT2_LCD_EN
.set A4__MASK, 0x08
.set A4__PORT, 2
.set A4__PRT, CYREG_PRT2_PRT
.set A4__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set A4__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set A4__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set A4__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set A4__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set A4__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set A4__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set A4__PS, CYREG_PRT2_PS
.set A4__SHIFT, 3
.set A4__SLW, CYREG_PRT2_SLW

/* A5 */
.set A5__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set A5__0__MASK, 0x40
.set A5__0__PC, CYREG_PRT2_PC6
.set A5__0__PORT, 2
.set A5__0__SHIFT, 6
.set A5__AG, CYREG_PRT2_AG
.set A5__AMUX, CYREG_PRT2_AMUX
.set A5__BIE, CYREG_PRT2_BIE
.set A5__BIT_MASK, CYREG_PRT2_BIT_MASK
.set A5__BYP, CYREG_PRT2_BYP
.set A5__CTL, CYREG_PRT2_CTL
.set A5__DM0, CYREG_PRT2_DM0
.set A5__DM1, CYREG_PRT2_DM1
.set A5__DM2, CYREG_PRT2_DM2
.set A5__DR, CYREG_PRT2_DR
.set A5__INP_DIS, CYREG_PRT2_INP_DIS
.set A5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set A5__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set A5__LCD_EN, CYREG_PRT2_LCD_EN
.set A5__MASK, 0x40
.set A5__PORT, 2
.set A5__PRT, CYREG_PRT2_PRT
.set A5__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set A5__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set A5__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set A5__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set A5__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set A5__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set A5__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set A5__PS, CYREG_PRT2_PS
.set A5__SHIFT, 6
.set A5__SLW, CYREG_PRT2_SLW

/* A6 */
.set A6__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set A6__0__MASK, 0x20
.set A6__0__PC, CYREG_PRT2_PC5
.set A6__0__PORT, 2
.set A6__0__SHIFT, 5
.set A6__AG, CYREG_PRT2_AG
.set A6__AMUX, CYREG_PRT2_AMUX
.set A6__BIE, CYREG_PRT2_BIE
.set A6__BIT_MASK, CYREG_PRT2_BIT_MASK
.set A6__BYP, CYREG_PRT2_BYP
.set A6__CTL, CYREG_PRT2_CTL
.set A6__DM0, CYREG_PRT2_DM0
.set A6__DM1, CYREG_PRT2_DM1
.set A6__DM2, CYREG_PRT2_DM2
.set A6__DR, CYREG_PRT2_DR
.set A6__INP_DIS, CYREG_PRT2_INP_DIS
.set A6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set A6__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set A6__LCD_EN, CYREG_PRT2_LCD_EN
.set A6__MASK, 0x20
.set A6__PORT, 2
.set A6__PRT, CYREG_PRT2_PRT
.set A6__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set A6__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set A6__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set A6__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set A6__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set A6__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set A6__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set A6__PS, CYREG_PRT2_PS
.set A6__SHIFT, 5
.set A6__SLW, CYREG_PRT2_SLW

/* A7 */
.set A7__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set A7__0__MASK, 0x20
.set A7__0__PC, CYREG_IO_PC_PRT15_PC5
.set A7__0__PORT, 15
.set A7__0__SHIFT, 5
.set A7__AG, CYREG_PRT15_AG
.set A7__AMUX, CYREG_PRT15_AMUX
.set A7__BIE, CYREG_PRT15_BIE
.set A7__BIT_MASK, CYREG_PRT15_BIT_MASK
.set A7__BYP, CYREG_PRT15_BYP
.set A7__CTL, CYREG_PRT15_CTL
.set A7__DM0, CYREG_PRT15_DM0
.set A7__DM1, CYREG_PRT15_DM1
.set A7__DM2, CYREG_PRT15_DM2
.set A7__DR, CYREG_PRT15_DR
.set A7__INP_DIS, CYREG_PRT15_INP_DIS
.set A7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set A7__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set A7__LCD_EN, CYREG_PRT15_LCD_EN
.set A7__MASK, 0x20
.set A7__PORT, 15
.set A7__PRT, CYREG_PRT15_PRT
.set A7__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set A7__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set A7__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set A7__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set A7__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set A7__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set A7__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set A7__PS, CYREG_PRT15_PS
.set A7__SHIFT, 5
.set A7__SLW, CYREG_PRT15_SLW

/* A8 */
.set A8__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set A8__0__MASK, 0x02
.set A8__0__PC, CYREG_IO_PC_PRT15_PC1
.set A8__0__PORT, 15
.set A8__0__SHIFT, 1
.set A8__AG, CYREG_PRT15_AG
.set A8__AMUX, CYREG_PRT15_AMUX
.set A8__BIE, CYREG_PRT15_BIE
.set A8__BIT_MASK, CYREG_PRT15_BIT_MASK
.set A8__BYP, CYREG_PRT15_BYP
.set A8__CTL, CYREG_PRT15_CTL
.set A8__DM0, CYREG_PRT15_DM0
.set A8__DM1, CYREG_PRT15_DM1
.set A8__DM2, CYREG_PRT15_DM2
.set A8__DR, CYREG_PRT15_DR
.set A8__INP_DIS, CYREG_PRT15_INP_DIS
.set A8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set A8__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set A8__LCD_EN, CYREG_PRT15_LCD_EN
.set A8__MASK, 0x02
.set A8__PORT, 15
.set A8__PRT, CYREG_PRT15_PRT
.set A8__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set A8__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set A8__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set A8__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set A8__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set A8__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set A8__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set A8__PS, CYREG_PRT15_PS
.set A8__SHIFT, 1
.set A8__SLW, CYREG_PRT15_SLW

/* A9 */
.set A9__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set A9__0__MASK, 0x40
.set A9__0__PC, CYREG_PRT0_PC6
.set A9__0__PORT, 0
.set A9__0__SHIFT, 6
.set A9__AG, CYREG_PRT0_AG
.set A9__AMUX, CYREG_PRT0_AMUX
.set A9__BIE, CYREG_PRT0_BIE
.set A9__BIT_MASK, CYREG_PRT0_BIT_MASK
.set A9__BYP, CYREG_PRT0_BYP
.set A9__CTL, CYREG_PRT0_CTL
.set A9__DM0, CYREG_PRT0_DM0
.set A9__DM1, CYREG_PRT0_DM1
.set A9__DM2, CYREG_PRT0_DM2
.set A9__DR, CYREG_PRT0_DR
.set A9__INP_DIS, CYREG_PRT0_INP_DIS
.set A9__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set A9__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set A9__LCD_EN, CYREG_PRT0_LCD_EN
.set A9__MASK, 0x40
.set A9__PORT, 0
.set A9__PRT, CYREG_PRT0_PRT
.set A9__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set A9__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set A9__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set A9__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set A9__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set A9__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set A9__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set A9__PS, CYREG_PRT0_PS
.set A9__SHIFT, 6
.set A9__SLW, CYREG_PRT0_SLW

/* D0 */
.set D0__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set D0__0__MASK, 0x20
.set D0__0__PC, CYREG_PRT4_PC5
.set D0__0__PORT, 4
.set D0__0__SHIFT, 5
.set D0__AG, CYREG_PRT4_AG
.set D0__AMUX, CYREG_PRT4_AMUX
.set D0__BIE, CYREG_PRT4_BIE
.set D0__BIT_MASK, CYREG_PRT4_BIT_MASK
.set D0__BYP, CYREG_PRT4_BYP
.set D0__CTL, CYREG_PRT4_CTL
.set D0__DM0, CYREG_PRT4_DM0
.set D0__DM1, CYREG_PRT4_DM1
.set D0__DM2, CYREG_PRT4_DM2
.set D0__DR, CYREG_PRT4_DR
.set D0__INP_DIS, CYREG_PRT4_INP_DIS
.set D0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set D0__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set D0__LCD_EN, CYREG_PRT4_LCD_EN
.set D0__MASK, 0x20
.set D0__PORT, 4
.set D0__PRT, CYREG_PRT4_PRT
.set D0__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set D0__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set D0__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set D0__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set D0__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set D0__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set D0__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set D0__PS, CYREG_PRT4_PS
.set D0__SHIFT, 5
.set D0__SLW, CYREG_PRT4_SLW

/* D1 */
.set D1__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set D1__0__MASK, 0x02
.set D1__0__PC, CYREG_PRT2_PC1
.set D1__0__PORT, 2
.set D1__0__SHIFT, 1
.set D1__AG, CYREG_PRT2_AG
.set D1__AMUX, CYREG_PRT2_AMUX
.set D1__BIE, CYREG_PRT2_BIE
.set D1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set D1__BYP, CYREG_PRT2_BYP
.set D1__CTL, CYREG_PRT2_CTL
.set D1__DM0, CYREG_PRT2_DM0
.set D1__DM1, CYREG_PRT2_DM1
.set D1__DM2, CYREG_PRT2_DM2
.set D1__DR, CYREG_PRT2_DR
.set D1__INP_DIS, CYREG_PRT2_INP_DIS
.set D1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set D1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set D1__LCD_EN, CYREG_PRT2_LCD_EN
.set D1__MASK, 0x02
.set D1__PORT, 2
.set D1__PRT, CYREG_PRT2_PRT
.set D1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set D1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set D1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set D1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set D1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set D1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set D1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set D1__PS, CYREG_PRT2_PS
.set D1__SHIFT, 1
.set D1__SLW, CYREG_PRT2_SLW

/* D2 */
.set D2__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set D2__0__MASK, 0x10
.set D2__0__PC, CYREG_PRT1_PC4
.set D2__0__PORT, 1
.set D2__0__SHIFT, 4
.set D2__AG, CYREG_PRT1_AG
.set D2__AMUX, CYREG_PRT1_AMUX
.set D2__BIE, CYREG_PRT1_BIE
.set D2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set D2__BYP, CYREG_PRT1_BYP
.set D2__CTL, CYREG_PRT1_CTL
.set D2__DM0, CYREG_PRT1_DM0
.set D2__DM1, CYREG_PRT1_DM1
.set D2__DM2, CYREG_PRT1_DM2
.set D2__DR, CYREG_PRT1_DR
.set D2__INP_DIS, CYREG_PRT1_INP_DIS
.set D2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set D2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set D2__LCD_EN, CYREG_PRT1_LCD_EN
.set D2__MASK, 0x10
.set D2__PORT, 1
.set D2__PRT, CYREG_PRT1_PRT
.set D2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set D2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set D2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set D2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set D2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set D2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set D2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set D2__PS, CYREG_PRT1_PS
.set D2__SHIFT, 4
.set D2__SLW, CYREG_PRT1_SLW

/* D3 */
.set D3__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set D3__0__MASK, 0x80
.set D3__0__PC, CYREG_PRT1_PC7
.set D3__0__PORT, 1
.set D3__0__SHIFT, 7
.set D3__AG, CYREG_PRT1_AG
.set D3__AMUX, CYREG_PRT1_AMUX
.set D3__BIE, CYREG_PRT1_BIE
.set D3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set D3__BYP, CYREG_PRT1_BYP
.set D3__CTL, CYREG_PRT1_CTL
.set D3__DM0, CYREG_PRT1_DM0
.set D3__DM1, CYREG_PRT1_DM1
.set D3__DM2, CYREG_PRT1_DM2
.set D3__DR, CYREG_PRT1_DR
.set D3__INP_DIS, CYREG_PRT1_INP_DIS
.set D3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set D3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set D3__LCD_EN, CYREG_PRT1_LCD_EN
.set D3__MASK, 0x80
.set D3__PORT, 1
.set D3__PRT, CYREG_PRT1_PRT
.set D3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set D3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set D3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set D3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set D3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set D3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set D3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set D3__PS, CYREG_PRT1_PS
.set D3__SHIFT, 7
.set D3__SLW, CYREG_PRT1_SLW

/* D4 */
.set D4__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set D4__0__MASK, 0x04
.set D4__0__PC, CYREG_PRT1_PC2
.set D4__0__PORT, 1
.set D4__0__SHIFT, 2
.set D4__AG, CYREG_PRT1_AG
.set D4__AMUX, CYREG_PRT1_AMUX
.set D4__BIE, CYREG_PRT1_BIE
.set D4__BIT_MASK, CYREG_PRT1_BIT_MASK
.set D4__BYP, CYREG_PRT1_BYP
.set D4__CTL, CYREG_PRT1_CTL
.set D4__DM0, CYREG_PRT1_DM0
.set D4__DM1, CYREG_PRT1_DM1
.set D4__DM2, CYREG_PRT1_DM2
.set D4__DR, CYREG_PRT1_DR
.set D4__INP_DIS, CYREG_PRT1_INP_DIS
.set D4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set D4__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set D4__LCD_EN, CYREG_PRT1_LCD_EN
.set D4__MASK, 0x04
.set D4__PORT, 1
.set D4__PRT, CYREG_PRT1_PRT
.set D4__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set D4__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set D4__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set D4__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set D4__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set D4__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set D4__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set D4__PS, CYREG_PRT1_PS
.set D4__SHIFT, 2
.set D4__SLW, CYREG_PRT1_SLW

/* D5 */
.set D5__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set D5__0__MASK, 0x20
.set D5__0__PC, CYREG_PRT1_PC5
.set D5__0__PORT, 1
.set D5__0__SHIFT, 5
.set D5__AG, CYREG_PRT1_AG
.set D5__AMUX, CYREG_PRT1_AMUX
.set D5__BIE, CYREG_PRT1_BIE
.set D5__BIT_MASK, CYREG_PRT1_BIT_MASK
.set D5__BYP, CYREG_PRT1_BYP
.set D5__CTL, CYREG_PRT1_CTL
.set D5__DM0, CYREG_PRT1_DM0
.set D5__DM1, CYREG_PRT1_DM1
.set D5__DM2, CYREG_PRT1_DM2
.set D5__DR, CYREG_PRT1_DR
.set D5__INP_DIS, CYREG_PRT1_INP_DIS
.set D5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set D5__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set D5__LCD_EN, CYREG_PRT1_LCD_EN
.set D5__MASK, 0x20
.set D5__PORT, 1
.set D5__PRT, CYREG_PRT1_PRT
.set D5__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set D5__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set D5__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set D5__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set D5__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set D5__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set D5__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set D5__PS, CYREG_PRT1_PS
.set D5__SHIFT, 5
.set D5__SLW, CYREG_PRT1_SLW

/* D6 */
.set D6__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set D6__0__MASK, 0x10
.set D6__0__PC, CYREG_PRT5_PC4
.set D6__0__PORT, 5
.set D6__0__SHIFT, 4
.set D6__AG, CYREG_PRT5_AG
.set D6__AMUX, CYREG_PRT5_AMUX
.set D6__BIE, CYREG_PRT5_BIE
.set D6__BIT_MASK, CYREG_PRT5_BIT_MASK
.set D6__BYP, CYREG_PRT5_BYP
.set D6__CTL, CYREG_PRT5_CTL
.set D6__DM0, CYREG_PRT5_DM0
.set D6__DM1, CYREG_PRT5_DM1
.set D6__DM2, CYREG_PRT5_DM2
.set D6__DR, CYREG_PRT5_DR
.set D6__INP_DIS, CYREG_PRT5_INP_DIS
.set D6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set D6__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set D6__LCD_EN, CYREG_PRT5_LCD_EN
.set D6__MASK, 0x10
.set D6__PORT, 5
.set D6__PRT, CYREG_PRT5_PRT
.set D6__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set D6__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set D6__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set D6__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set D6__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set D6__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set D6__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set D6__PS, CYREG_PRT5_PS
.set D6__SHIFT, 4
.set D6__SLW, CYREG_PRT5_SLW

/* D7 */
.set D7__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set D7__0__MASK, 0x08
.set D7__0__PC, CYREG_PRT12_PC3
.set D7__0__PORT, 12
.set D7__0__SHIFT, 3
.set D7__AG, CYREG_PRT12_AG
.set D7__BIE, CYREG_PRT12_BIE
.set D7__BIT_MASK, CYREG_PRT12_BIT_MASK
.set D7__BYP, CYREG_PRT12_BYP
.set D7__DM0, CYREG_PRT12_DM0
.set D7__DM1, CYREG_PRT12_DM1
.set D7__DM2, CYREG_PRT12_DM2
.set D7__DR, CYREG_PRT12_DR
.set D7__INP_DIS, CYREG_PRT12_INP_DIS
.set D7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set D7__MASK, 0x08
.set D7__PORT, 12
.set D7__PRT, CYREG_PRT12_PRT
.set D7__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set D7__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set D7__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set D7__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set D7__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set D7__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set D7__PS, CYREG_PRT12_PS
.set D7__SHIFT, 3
.set D7__SIO_CFG, CYREG_PRT12_SIO_CFG
.set D7__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set D7__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set D7__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set D7__SLW, CYREG_PRT12_SLW

/* A10 */
.set A10__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set A10__0__MASK, 0x08
.set A10__0__PC, CYREG_PRT0_PC3
.set A10__0__PORT, 0
.set A10__0__SHIFT, 3
.set A10__AG, CYREG_PRT0_AG
.set A10__AMUX, CYREG_PRT0_AMUX
.set A10__BIE, CYREG_PRT0_BIE
.set A10__BIT_MASK, CYREG_PRT0_BIT_MASK
.set A10__BYP, CYREG_PRT0_BYP
.set A10__CTL, CYREG_PRT0_CTL
.set A10__DM0, CYREG_PRT0_DM0
.set A10__DM1, CYREG_PRT0_DM1
.set A10__DM2, CYREG_PRT0_DM2
.set A10__DR, CYREG_PRT0_DR
.set A10__INP_DIS, CYREG_PRT0_INP_DIS
.set A10__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set A10__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set A10__LCD_EN, CYREG_PRT0_LCD_EN
.set A10__MASK, 0x08
.set A10__PORT, 0
.set A10__PRT, CYREG_PRT0_PRT
.set A10__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set A10__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set A10__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set A10__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set A10__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set A10__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set A10__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set A10__PS, CYREG_PRT0_PS
.set A10__SHIFT, 3
.set A10__SLW, CYREG_PRT0_SLW

/* A11 */
.set A11__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set A11__0__MASK, 0x04
.set A11__0__PC, CYREG_PRT4_PC2
.set A11__0__PORT, 4
.set A11__0__SHIFT, 2
.set A11__AG, CYREG_PRT4_AG
.set A11__AMUX, CYREG_PRT4_AMUX
.set A11__BIE, CYREG_PRT4_BIE
.set A11__BIT_MASK, CYREG_PRT4_BIT_MASK
.set A11__BYP, CYREG_PRT4_BYP
.set A11__CTL, CYREG_PRT4_CTL
.set A11__DM0, CYREG_PRT4_DM0
.set A11__DM1, CYREG_PRT4_DM1
.set A11__DM2, CYREG_PRT4_DM2
.set A11__DR, CYREG_PRT4_DR
.set A11__INP_DIS, CYREG_PRT4_INP_DIS
.set A11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set A11__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set A11__LCD_EN, CYREG_PRT4_LCD_EN
.set A11__MASK, 0x04
.set A11__PORT, 4
.set A11__PRT, CYREG_PRT4_PRT
.set A11__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set A11__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set A11__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set A11__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set A11__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set A11__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set A11__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set A11__PS, CYREG_PRT4_PS
.set A11__SHIFT, 2
.set A11__SLW, CYREG_PRT4_SLW

/* A12 */
.set A12__0__INTTYPE, CYREG_PICU4_INTTYPE7
.set A12__0__MASK, 0x80
.set A12__0__PC, CYREG_PRT4_PC7
.set A12__0__PORT, 4
.set A12__0__SHIFT, 7
.set A12__AG, CYREG_PRT4_AG
.set A12__AMUX, CYREG_PRT4_AMUX
.set A12__BIE, CYREG_PRT4_BIE
.set A12__BIT_MASK, CYREG_PRT4_BIT_MASK
.set A12__BYP, CYREG_PRT4_BYP
.set A12__CTL, CYREG_PRT4_CTL
.set A12__DM0, CYREG_PRT4_DM0
.set A12__DM1, CYREG_PRT4_DM1
.set A12__DM2, CYREG_PRT4_DM2
.set A12__DR, CYREG_PRT4_DR
.set A12__INP_DIS, CYREG_PRT4_INP_DIS
.set A12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set A12__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set A12__LCD_EN, CYREG_PRT4_LCD_EN
.set A12__MASK, 0x80
.set A12__PORT, 4
.set A12__PRT, CYREG_PRT4_PRT
.set A12__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set A12__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set A12__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set A12__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set A12__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set A12__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set A12__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set A12__PS, CYREG_PRT4_PS
.set A12__SHIFT, 7
.set A12__SLW, CYREG_PRT4_SLW

/* A13 */
.set A13__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set A13__0__MASK, 0x08
.set A13__0__PC, CYREG_IO_PC_PRT15_PC3
.set A13__0__PORT, 15
.set A13__0__SHIFT, 3
.set A13__AG, CYREG_PRT15_AG
.set A13__AMUX, CYREG_PRT15_AMUX
.set A13__BIE, CYREG_PRT15_BIE
.set A13__BIT_MASK, CYREG_PRT15_BIT_MASK
.set A13__BYP, CYREG_PRT15_BYP
.set A13__CTL, CYREG_PRT15_CTL
.set A13__DM0, CYREG_PRT15_DM0
.set A13__DM1, CYREG_PRT15_DM1
.set A13__DM2, CYREG_PRT15_DM2
.set A13__DR, CYREG_PRT15_DR
.set A13__INP_DIS, CYREG_PRT15_INP_DIS
.set A13__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set A13__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set A13__LCD_EN, CYREG_PRT15_LCD_EN
.set A13__MASK, 0x08
.set A13__PORT, 15
.set A13__PRT, CYREG_PRT15_PRT
.set A13__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set A13__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set A13__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set A13__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set A13__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set A13__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set A13__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set A13__PS, CYREG_PRT15_PS
.set A13__SHIFT, 3
.set A13__SLW, CYREG_PRT15_SLW

/* A14 */
.set A14__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set A14__0__MASK, 0x04
.set A14__0__PC, CYREG_IO_PC_PRT15_PC2
.set A14__0__PORT, 15
.set A14__0__SHIFT, 2
.set A14__AG, CYREG_PRT15_AG
.set A14__AMUX, CYREG_PRT15_AMUX
.set A14__BIE, CYREG_PRT15_BIE
.set A14__BIT_MASK, CYREG_PRT15_BIT_MASK
.set A14__BYP, CYREG_PRT15_BYP
.set A14__CTL, CYREG_PRT15_CTL
.set A14__DM0, CYREG_PRT15_DM0
.set A14__DM1, CYREG_PRT15_DM1
.set A14__DM2, CYREG_PRT15_DM2
.set A14__DR, CYREG_PRT15_DR
.set A14__INP_DIS, CYREG_PRT15_INP_DIS
.set A14__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set A14__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set A14__LCD_EN, CYREG_PRT15_LCD_EN
.set A14__MASK, 0x04
.set A14__PORT, 15
.set A14__PRT, CYREG_PRT15_PRT
.set A14__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set A14__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set A14__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set A14__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set A14__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set A14__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set A14__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set A14__PS, CYREG_PRT15_PS
.set A14__SHIFT, 2
.set A14__SLW, CYREG_PRT15_SLW

/* A15 */
.set A15__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set A15__0__MASK, 0x80
.set A15__0__PC, CYREG_PRT3_PC7
.set A15__0__PORT, 3
.set A15__0__SHIFT, 7
.set A15__AG, CYREG_PRT3_AG
.set A15__AMUX, CYREG_PRT3_AMUX
.set A15__BIE, CYREG_PRT3_BIE
.set A15__BIT_MASK, CYREG_PRT3_BIT_MASK
.set A15__BYP, CYREG_PRT3_BYP
.set A15__CTL, CYREG_PRT3_CTL
.set A15__DM0, CYREG_PRT3_DM0
.set A15__DM1, CYREG_PRT3_DM1
.set A15__DM2, CYREG_PRT3_DM2
.set A15__DR, CYREG_PRT3_DR
.set A15__INP_DIS, CYREG_PRT3_INP_DIS
.set A15__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set A15__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set A15__LCD_EN, CYREG_PRT3_LCD_EN
.set A15__MASK, 0x80
.set A15__PORT, 3
.set A15__PRT, CYREG_PRT3_PRT
.set A15__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set A15__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set A15__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set A15__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set A15__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set A15__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set A15__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set A15__PS, CYREG_PRT3_PS
.set A15__SHIFT, 7
.set A15__SLW, CYREG_PRT3_SLW

/* LED */
.set LED__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set LED__0__MASK, 0x80
.set LED__0__PC, CYREG_PRT0_PC7
.set LED__0__PORT, 0
.set LED__0__SHIFT, 7
.set LED__AG, CYREG_PRT0_AG
.set LED__AMUX, CYREG_PRT0_AMUX
.set LED__BIE, CYREG_PRT0_BIE
.set LED__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED__BYP, CYREG_PRT0_BYP
.set LED__CTL, CYREG_PRT0_CTL
.set LED__DM0, CYREG_PRT0_DM0
.set LED__DM1, CYREG_PRT0_DM1
.set LED__DM2, CYREG_PRT0_DM2
.set LED__DR, CYREG_PRT0_DR
.set LED__INP_DIS, CYREG_PRT0_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT0_LCD_EN
.set LED__MASK, 0x80
.set LED__PORT, 0
.set LED__PRT, CYREG_PRT0_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED__PS, CYREG_PRT0_PS
.set LED__SHIFT, 7
.set LED__SLW, CYREG_PRT0_SLW

/* M1_n */
.set M1_n__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set M1_n__0__MASK, 0x02
.set M1_n__0__PC, CYREG_PRT3_PC1
.set M1_n__0__PORT, 3
.set M1_n__0__SHIFT, 1
.set M1_n__AG, CYREG_PRT3_AG
.set M1_n__AMUX, CYREG_PRT3_AMUX
.set M1_n__BIE, CYREG_PRT3_BIE
.set M1_n__BIT_MASK, CYREG_PRT3_BIT_MASK
.set M1_n__BYP, CYREG_PRT3_BYP
.set M1_n__CTL, CYREG_PRT3_CTL
.set M1_n__DM0, CYREG_PRT3_DM0
.set M1_n__DM1, CYREG_PRT3_DM1
.set M1_n__DM2, CYREG_PRT3_DM2
.set M1_n__DR, CYREG_PRT3_DR
.set M1_n__INP_DIS, CYREG_PRT3_INP_DIS
.set M1_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set M1_n__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set M1_n__LCD_EN, CYREG_PRT3_LCD_EN
.set M1_n__MASK, 0x02
.set M1_n__PORT, 3
.set M1_n__PRT, CYREG_PRT3_PRT
.set M1_n__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set M1_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set M1_n__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set M1_n__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set M1_n__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set M1_n__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set M1_n__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set M1_n__PS, CYREG_PRT3_PS
.set M1_n__SHIFT, 1
.set M1_n__SLW, CYREG_PRT3_SLW

/* IRQ_n */
.set IRQ_n__0__INTTYPE, CYREG_PICU5_INTTYPE2
.set IRQ_n__0__MASK, 0x04
.set IRQ_n__0__PC, CYREG_PRT5_PC2
.set IRQ_n__0__PORT, 5
.set IRQ_n__0__SHIFT, 2
.set IRQ_n__AG, CYREG_PRT5_AG
.set IRQ_n__AMUX, CYREG_PRT5_AMUX
.set IRQ_n__BIE, CYREG_PRT5_BIE
.set IRQ_n__BIT_MASK, CYREG_PRT5_BIT_MASK
.set IRQ_n__BYP, CYREG_PRT5_BYP
.set IRQ_n__CTL, CYREG_PRT5_CTL
.set IRQ_n__DM0, CYREG_PRT5_DM0
.set IRQ_n__DM1, CYREG_PRT5_DM1
.set IRQ_n__DM2, CYREG_PRT5_DM2
.set IRQ_n__DR, CYREG_PRT5_DR
.set IRQ_n__INP_DIS, CYREG_PRT5_INP_DIS
.set IRQ_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set IRQ_n__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set IRQ_n__LCD_EN, CYREG_PRT5_LCD_EN
.set IRQ_n__MASK, 0x04
.set IRQ_n__PORT, 5
.set IRQ_n__PRT, CYREG_PRT5_PRT
.set IRQ_n__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set IRQ_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set IRQ_n__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set IRQ_n__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set IRQ_n__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set IRQ_n__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set IRQ_n__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set IRQ_n__PS, CYREG_PRT5_PS
.set IRQ_n__SHIFT, 2
.set IRQ_n__SLW, CYREG_PRT5_SLW

/* NMI_n */
.set NMI_n__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set NMI_n__0__MASK, 0x01
.set NMI_n__0__PC, CYREG_PRT6_PC0
.set NMI_n__0__PORT, 6
.set NMI_n__0__SHIFT, 0
.set NMI_n__AG, CYREG_PRT6_AG
.set NMI_n__AMUX, CYREG_PRT6_AMUX
.set NMI_n__BIE, CYREG_PRT6_BIE
.set NMI_n__BIT_MASK, CYREG_PRT6_BIT_MASK
.set NMI_n__BYP, CYREG_PRT6_BYP
.set NMI_n__CTL, CYREG_PRT6_CTL
.set NMI_n__DM0, CYREG_PRT6_DM0
.set NMI_n__DM1, CYREG_PRT6_DM1
.set NMI_n__DM2, CYREG_PRT6_DM2
.set NMI_n__DR, CYREG_PRT6_DR
.set NMI_n__INP_DIS, CYREG_PRT6_INP_DIS
.set NMI_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set NMI_n__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set NMI_n__LCD_EN, CYREG_PRT6_LCD_EN
.set NMI_n__MASK, 0x01
.set NMI_n__PORT, 6
.set NMI_n__PRT, CYREG_PRT6_PRT
.set NMI_n__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set NMI_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set NMI_n__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set NMI_n__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set NMI_n__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set NMI_n__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set NMI_n__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set NMI_n__PS, CYREG_PRT6_PS
.set NMI_n__SHIFT, 0
.set NMI_n__SLW, CYREG_PRT6_SLW

/* HALT_n */
.set HALT_n__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set HALT_n__0__MASK, 0x40
.set HALT_n__0__PC, CYREG_PRT1_PC6
.set HALT_n__0__PORT, 1
.set HALT_n__0__SHIFT, 6
.set HALT_n__AG, CYREG_PRT1_AG
.set HALT_n__AMUX, CYREG_PRT1_AMUX
.set HALT_n__BIE, CYREG_PRT1_BIE
.set HALT_n__BIT_MASK, CYREG_PRT1_BIT_MASK
.set HALT_n__BYP, CYREG_PRT1_BYP
.set HALT_n__CTL, CYREG_PRT1_CTL
.set HALT_n__DM0, CYREG_PRT1_DM0
.set HALT_n__DM1, CYREG_PRT1_DM1
.set HALT_n__DM2, CYREG_PRT1_DM2
.set HALT_n__DR, CYREG_PRT1_DR
.set HALT_n__INP_DIS, CYREG_PRT1_INP_DIS
.set HALT_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set HALT_n__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set HALT_n__LCD_EN, CYREG_PRT1_LCD_EN
.set HALT_n__MASK, 0x40
.set HALT_n__PORT, 1
.set HALT_n__PRT, CYREG_PRT1_PRT
.set HALT_n__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set HALT_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set HALT_n__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set HALT_n__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set HALT_n__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set HALT_n__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set HALT_n__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set HALT_n__PS, CYREG_PRT1_PS
.set HALT_n__SHIFT, 6
.set HALT_n__SLW, CYREG_PRT1_SLW

/* IORQ_n */
.set IORQ_n__0__INTTYPE, CYREG_PICU4_INTTYPE6
.set IORQ_n__0__MASK, 0x40
.set IORQ_n__0__PC, CYREG_PRT4_PC6
.set IORQ_n__0__PORT, 4
.set IORQ_n__0__SHIFT, 6
.set IORQ_n__AG, CYREG_PRT4_AG
.set IORQ_n__AMUX, CYREG_PRT4_AMUX
.set IORQ_n__BIE, CYREG_PRT4_BIE
.set IORQ_n__BIT_MASK, CYREG_PRT4_BIT_MASK
.set IORQ_n__BYP, CYREG_PRT4_BYP
.set IORQ_n__CTL, CYREG_PRT4_CTL
.set IORQ_n__DM0, CYREG_PRT4_DM0
.set IORQ_n__DM1, CYREG_PRT4_DM1
.set IORQ_n__DM2, CYREG_PRT4_DM2
.set IORQ_n__DR, CYREG_PRT4_DR
.set IORQ_n__INP_DIS, CYREG_PRT4_INP_DIS
.set IORQ_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set IORQ_n__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set IORQ_n__LCD_EN, CYREG_PRT4_LCD_EN
.set IORQ_n__MASK, 0x40
.set IORQ_n__PORT, 4
.set IORQ_n__PRT, CYREG_PRT4_PRT
.set IORQ_n__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set IORQ_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set IORQ_n__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set IORQ_n__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set IORQ_n__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set IORQ_n__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set IORQ_n__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set IORQ_n__PS, CYREG_PRT4_PS
.set IORQ_n__SHIFT, 6
.set IORQ_n__SLW, CYREG_PRT4_SLW

/* MREQ_n */
.set MREQ_n__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set MREQ_n__0__MASK, 0x10
.set MREQ_n__0__PC, CYREG_PRT0_PC4
.set MREQ_n__0__PORT, 0
.set MREQ_n__0__SHIFT, 4
.set MREQ_n__AG, CYREG_PRT0_AG
.set MREQ_n__AMUX, CYREG_PRT0_AMUX
.set MREQ_n__BIE, CYREG_PRT0_BIE
.set MREQ_n__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MREQ_n__BYP, CYREG_PRT0_BYP
.set MREQ_n__CTL, CYREG_PRT0_CTL
.set MREQ_n__DM0, CYREG_PRT0_DM0
.set MREQ_n__DM1, CYREG_PRT0_DM1
.set MREQ_n__DM2, CYREG_PRT0_DM2
.set MREQ_n__DR, CYREG_PRT0_DR
.set MREQ_n__INP_DIS, CYREG_PRT0_INP_DIS
.set MREQ_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MREQ_n__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MREQ_n__LCD_EN, CYREG_PRT0_LCD_EN
.set MREQ_n__MASK, 0x10
.set MREQ_n__PORT, 0
.set MREQ_n__PRT, CYREG_PRT0_PRT
.set MREQ_n__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MREQ_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MREQ_n__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MREQ_n__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MREQ_n__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MREQ_n__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MREQ_n__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MREQ_n__PS, CYREG_PRT0_PS
.set MREQ_n__SHIFT, 4
.set MREQ_n__SLW, CYREG_PRT0_SLW

/* WAIT_n */
.set WAIT_n__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set WAIT_n__0__MASK, 0x20
.set WAIT_n__0__PC, CYREG_PRT5_PC5
.set WAIT_n__0__PORT, 5
.set WAIT_n__0__SHIFT, 5
.set WAIT_n__AG, CYREG_PRT5_AG
.set WAIT_n__AMUX, CYREG_PRT5_AMUX
.set WAIT_n__BIE, CYREG_PRT5_BIE
.set WAIT_n__BIT_MASK, CYREG_PRT5_BIT_MASK
.set WAIT_n__BYP, CYREG_PRT5_BYP
.set WAIT_n__CTL, CYREG_PRT5_CTL
.set WAIT_n__DM0, CYREG_PRT5_DM0
.set WAIT_n__DM1, CYREG_PRT5_DM1
.set WAIT_n__DM2, CYREG_PRT5_DM2
.set WAIT_n__DR, CYREG_PRT5_DR
.set WAIT_n__INP_DIS, CYREG_PRT5_INP_DIS
.set WAIT_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set WAIT_n__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set WAIT_n__LCD_EN, CYREG_PRT5_LCD_EN
.set WAIT_n__MASK, 0x20
.set WAIT_n__PORT, 5
.set WAIT_n__PRT, CYREG_PRT5_PRT
.set WAIT_n__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set WAIT_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set WAIT_n__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set WAIT_n__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set WAIT_n__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set WAIT_n__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set WAIT_n__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set WAIT_n__PS, CYREG_PRT5_PS
.set WAIT_n__SHIFT, 5
.set WAIT_n__SLW, CYREG_PRT5_SLW

/* BUSRQ_n */
.set BUSRQ_n__0__INTTYPE, CYREG_PICU5_INTTYPE1
.set BUSRQ_n__0__MASK, 0x02
.set BUSRQ_n__0__PC, CYREG_PRT5_PC1
.set BUSRQ_n__0__PORT, 5
.set BUSRQ_n__0__SHIFT, 1
.set BUSRQ_n__AG, CYREG_PRT5_AG
.set BUSRQ_n__AMUX, CYREG_PRT5_AMUX
.set BUSRQ_n__BIE, CYREG_PRT5_BIE
.set BUSRQ_n__BIT_MASK, CYREG_PRT5_BIT_MASK
.set BUSRQ_n__BYP, CYREG_PRT5_BYP
.set BUSRQ_n__CTL, CYREG_PRT5_CTL
.set BUSRQ_n__DM0, CYREG_PRT5_DM0
.set BUSRQ_n__DM1, CYREG_PRT5_DM1
.set BUSRQ_n__DM2, CYREG_PRT5_DM2
.set BUSRQ_n__DR, CYREG_PRT5_DR
.set BUSRQ_n__INP_DIS, CYREG_PRT5_INP_DIS
.set BUSRQ_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set BUSRQ_n__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set BUSRQ_n__LCD_EN, CYREG_PRT5_LCD_EN
.set BUSRQ_n__MASK, 0x02
.set BUSRQ_n__PORT, 5
.set BUSRQ_n__PRT, CYREG_PRT5_PRT
.set BUSRQ_n__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set BUSRQ_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set BUSRQ_n__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set BUSRQ_n__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set BUSRQ_n__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set BUSRQ_n__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set BUSRQ_n__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set BUSRQ_n__PS, CYREG_PRT5_PS
.set BUSRQ_n__SHIFT, 1
.set BUSRQ_n__SLW, CYREG_PRT5_SLW

/* CPURD_n */
.set CPURD_n__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set CPURD_n__0__MASK, 0x04
.set CPURD_n__0__PC, CYREG_PRT0_PC2
.set CPURD_n__0__PORT, 0
.set CPURD_n__0__SHIFT, 2
.set CPURD_n__AG, CYREG_PRT0_AG
.set CPURD_n__AMUX, CYREG_PRT0_AMUX
.set CPURD_n__BIE, CYREG_PRT0_BIE
.set CPURD_n__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CPURD_n__BYP, CYREG_PRT0_BYP
.set CPURD_n__CTL, CYREG_PRT0_CTL
.set CPURD_n__DM0, CYREG_PRT0_DM0
.set CPURD_n__DM1, CYREG_PRT0_DM1
.set CPURD_n__DM2, CYREG_PRT0_DM2
.set CPURD_n__DR, CYREG_PRT0_DR
.set CPURD_n__INP_DIS, CYREG_PRT0_INP_DIS
.set CPURD_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set CPURD_n__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CPURD_n__LCD_EN, CYREG_PRT0_LCD_EN
.set CPURD_n__MASK, 0x04
.set CPURD_n__PORT, 0
.set CPURD_n__PRT, CYREG_PRT0_PRT
.set CPURD_n__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CPURD_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CPURD_n__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CPURD_n__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CPURD_n__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CPURD_n__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CPURD_n__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CPURD_n__PS, CYREG_PRT0_PS
.set CPURD_n__SHIFT, 2
.set CPURD_n__SLW, CYREG_PRT0_SLW

/* CPUWR_n */
.set CPUWR_n__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set CPUWR_n__0__MASK, 0x20
.set CPUWR_n__0__PC, CYREG_PRT3_PC5
.set CPUWR_n__0__PORT, 3
.set CPUWR_n__0__SHIFT, 5
.set CPUWR_n__AG, CYREG_PRT3_AG
.set CPUWR_n__AMUX, CYREG_PRT3_AMUX
.set CPUWR_n__BIE, CYREG_PRT3_BIE
.set CPUWR_n__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CPUWR_n__BYP, CYREG_PRT3_BYP
.set CPUWR_n__CTL, CYREG_PRT3_CTL
.set CPUWR_n__DM0, CYREG_PRT3_DM0
.set CPUWR_n__DM1, CYREG_PRT3_DM1
.set CPUWR_n__DM2, CYREG_PRT3_DM2
.set CPUWR_n__DR, CYREG_PRT3_DR
.set CPUWR_n__INP_DIS, CYREG_PRT3_INP_DIS
.set CPUWR_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CPUWR_n__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CPUWR_n__LCD_EN, CYREG_PRT3_LCD_EN
.set CPUWR_n__MASK, 0x20
.set CPUWR_n__PORT, 3
.set CPUWR_n__PRT, CYREG_PRT3_PRT
.set CPUWR_n__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CPUWR_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CPUWR_n__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CPUWR_n__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CPUWR_n__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CPUWR_n__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CPUWR_n__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CPUWR_n__PS, CYREG_PRT3_PS
.set CPUWR_n__SHIFT, 5
.set CPUWR_n__SLW, CYREG_PRT3_SLW

/* CPU_CLK */
.set CPU_CLK__0__INTTYPE, CYREG_PICU5_INTTYPE7
.set CPU_CLK__0__MASK, 0x80
.set CPU_CLK__0__PC, CYREG_PRT5_PC7
.set CPU_CLK__0__PORT, 5
.set CPU_CLK__0__SHIFT, 7
.set CPU_CLK__AG, CYREG_PRT5_AG
.set CPU_CLK__AMUX, CYREG_PRT5_AMUX
.set CPU_CLK__BIE, CYREG_PRT5_BIE
.set CPU_CLK__BIT_MASK, CYREG_PRT5_BIT_MASK
.set CPU_CLK__BYP, CYREG_PRT5_BYP
.set CPU_CLK__CTL, CYREG_PRT5_CTL
.set CPU_CLK__DM0, CYREG_PRT5_DM0
.set CPU_CLK__DM1, CYREG_PRT5_DM1
.set CPU_CLK__DM2, CYREG_PRT5_DM2
.set CPU_CLK__DR, CYREG_PRT5_DR
.set CPU_CLK__INP_DIS, CYREG_PRT5_INP_DIS
.set CPU_CLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set CPU_CLK__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set CPU_CLK__LCD_EN, CYREG_PRT5_LCD_EN
.set CPU_CLK__MASK, 0x80
.set CPU_CLK__PORT, 5
.set CPU_CLK__PRT, CYREG_PRT5_PRT
.set CPU_CLK__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set CPU_CLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set CPU_CLK__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set CPU_CLK__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set CPU_CLK__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set CPU_CLK__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set CPU_CLK__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set CPU_CLK__PS, CYREG_PRT5_PS
.set CPU_CLK__SHIFT, 7
.set CPU_CLK__SLW, CYREG_PRT5_SLW

/* MEMRD_n */
.set MEMRD_n__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set MEMRD_n__0__MASK, 0x01
.set MEMRD_n__0__PC, CYREG_IO_PC_PRT15_PC0
.set MEMRD_n__0__PORT, 15
.set MEMRD_n__0__SHIFT, 0
.set MEMRD_n__AG, CYREG_PRT15_AG
.set MEMRD_n__AMUX, CYREG_PRT15_AMUX
.set MEMRD_n__BIE, CYREG_PRT15_BIE
.set MEMRD_n__BIT_MASK, CYREG_PRT15_BIT_MASK
.set MEMRD_n__BYP, CYREG_PRT15_BYP
.set MEMRD_n__CTL, CYREG_PRT15_CTL
.set MEMRD_n__DM0, CYREG_PRT15_DM0
.set MEMRD_n__DM1, CYREG_PRT15_DM1
.set MEMRD_n__DM2, CYREG_PRT15_DM2
.set MEMRD_n__DR, CYREG_PRT15_DR
.set MEMRD_n__INP_DIS, CYREG_PRT15_INP_DIS
.set MEMRD_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set MEMRD_n__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set MEMRD_n__LCD_EN, CYREG_PRT15_LCD_EN
.set MEMRD_n__MASK, 0x01
.set MEMRD_n__PORT, 15
.set MEMRD_n__PRT, CYREG_PRT15_PRT
.set MEMRD_n__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set MEMRD_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set MEMRD_n__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set MEMRD_n__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set MEMRD_n__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set MEMRD_n__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set MEMRD_n__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set MEMRD_n__PS, CYREG_PRT15_PS
.set MEMRD_n__SHIFT, 0
.set MEMRD_n__SLW, CYREG_PRT15_SLW

/* MEMWR_n */
.set MEMWR_n__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set MEMWR_n__0__MASK, 0x40
.set MEMWR_n__0__PC, CYREG_PRT5_PC6
.set MEMWR_n__0__PORT, 5
.set MEMWR_n__0__SHIFT, 6
.set MEMWR_n__AG, CYREG_PRT5_AG
.set MEMWR_n__AMUX, CYREG_PRT5_AMUX
.set MEMWR_n__BIE, CYREG_PRT5_BIE
.set MEMWR_n__BIT_MASK, CYREG_PRT5_BIT_MASK
.set MEMWR_n__BYP, CYREG_PRT5_BYP
.set MEMWR_n__CTL, CYREG_PRT5_CTL
.set MEMWR_n__DM0, CYREG_PRT5_DM0
.set MEMWR_n__DM1, CYREG_PRT5_DM1
.set MEMWR_n__DM2, CYREG_PRT5_DM2
.set MEMWR_n__DR, CYREG_PRT5_DR
.set MEMWR_n__INP_DIS, CYREG_PRT5_INP_DIS
.set MEMWR_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set MEMWR_n__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set MEMWR_n__LCD_EN, CYREG_PRT5_LCD_EN
.set MEMWR_n__MASK, 0x40
.set MEMWR_n__PORT, 5
.set MEMWR_n__PRT, CYREG_PRT5_PRT
.set MEMWR_n__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set MEMWR_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set MEMWR_n__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set MEMWR_n__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set MEMWR_n__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set MEMWR_n__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set MEMWR_n__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set MEMWR_n__PS, CYREG_PRT5_PS
.set MEMWR_n__SHIFT, 6
.set MEMWR_n__SLW, CYREG_PRT5_SLW

/* SRAMA13 */
.set SRAMA13__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set SRAMA13__0__MASK, 0x04
.set SRAMA13__0__PC, CYREG_PRT2_PC2
.set SRAMA13__0__PORT, 2
.set SRAMA13__0__SHIFT, 2
.set SRAMA13__AG, CYREG_PRT2_AG
.set SRAMA13__AMUX, CYREG_PRT2_AMUX
.set SRAMA13__BIE, CYREG_PRT2_BIE
.set SRAMA13__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SRAMA13__BYP, CYREG_PRT2_BYP
.set SRAMA13__CTL, CYREG_PRT2_CTL
.set SRAMA13__DM0, CYREG_PRT2_DM0
.set SRAMA13__DM1, CYREG_PRT2_DM1
.set SRAMA13__DM2, CYREG_PRT2_DM2
.set SRAMA13__DR, CYREG_PRT2_DR
.set SRAMA13__INP_DIS, CYREG_PRT2_INP_DIS
.set SRAMA13__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SRAMA13__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SRAMA13__LCD_EN, CYREG_PRT2_LCD_EN
.set SRAMA13__MASK, 0x04
.set SRAMA13__PORT, 2
.set SRAMA13__PRT, CYREG_PRT2_PRT
.set SRAMA13__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SRAMA13__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SRAMA13__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SRAMA13__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SRAMA13__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SRAMA13__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SRAMA13__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SRAMA13__PS, CYREG_PRT2_PS
.set SRAMA13__SHIFT, 2
.set SRAMA13__SLW, CYREG_PRT2_SLW

/* SRAMA14 */
.set SRAMA14__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set SRAMA14__0__MASK, 0x08
.set SRAMA14__0__PC, CYREG_PRT4_PC3
.set SRAMA14__0__PORT, 4
.set SRAMA14__0__SHIFT, 3
.set SRAMA14__AG, CYREG_PRT4_AG
.set SRAMA14__AMUX, CYREG_PRT4_AMUX
.set SRAMA14__BIE, CYREG_PRT4_BIE
.set SRAMA14__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SRAMA14__BYP, CYREG_PRT4_BYP
.set SRAMA14__CTL, CYREG_PRT4_CTL
.set SRAMA14__DM0, CYREG_PRT4_DM0
.set SRAMA14__DM1, CYREG_PRT4_DM1
.set SRAMA14__DM2, CYREG_PRT4_DM2
.set SRAMA14__DR, CYREG_PRT4_DR
.set SRAMA14__INP_DIS, CYREG_PRT4_INP_DIS
.set SRAMA14__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set SRAMA14__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SRAMA14__LCD_EN, CYREG_PRT4_LCD_EN
.set SRAMA14__MASK, 0x08
.set SRAMA14__PORT, 4
.set SRAMA14__PRT, CYREG_PRT4_PRT
.set SRAMA14__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SRAMA14__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SRAMA14__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SRAMA14__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SRAMA14__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SRAMA14__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SRAMA14__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SRAMA14__PS, CYREG_PRT4_PS
.set SRAMA14__SHIFT, 3
.set SRAMA14__SLW, CYREG_PRT4_SLW

/* SRAMA15 */
.set SRAMA15__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set SRAMA15__0__MASK, 0x02
.set SRAMA15__0__PC, CYREG_PRT0_PC1
.set SRAMA15__0__PORT, 0
.set SRAMA15__0__SHIFT, 1
.set SRAMA15__AG, CYREG_PRT0_AG
.set SRAMA15__AMUX, CYREG_PRT0_AMUX
.set SRAMA15__BIE, CYREG_PRT0_BIE
.set SRAMA15__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SRAMA15__BYP, CYREG_PRT0_BYP
.set SRAMA15__CTL, CYREG_PRT0_CTL
.set SRAMA15__DM0, CYREG_PRT0_DM0
.set SRAMA15__DM1, CYREG_PRT0_DM1
.set SRAMA15__DM2, CYREG_PRT0_DM2
.set SRAMA15__DR, CYREG_PRT0_DR
.set SRAMA15__INP_DIS, CYREG_PRT0_INP_DIS
.set SRAMA15__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SRAMA15__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SRAMA15__LCD_EN, CYREG_PRT0_LCD_EN
.set SRAMA15__MASK, 0x02
.set SRAMA15__PORT, 0
.set SRAMA15__PRT, CYREG_PRT0_PRT
.set SRAMA15__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SRAMA15__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SRAMA15__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SRAMA15__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SRAMA15__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SRAMA15__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SRAMA15__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SRAMA15__PS, CYREG_PRT0_PS
.set SRAMA15__SHIFT, 1
.set SRAMA15__SLW, CYREG_PRT0_SLW

/* SRAMA16 */
.set SRAMA16__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set SRAMA16__0__MASK, 0x08
.set SRAMA16__0__PC, CYREG_PRT3_PC3
.set SRAMA16__0__PORT, 3
.set SRAMA16__0__SHIFT, 3
.set SRAMA16__AG, CYREG_PRT3_AG
.set SRAMA16__AMUX, CYREG_PRT3_AMUX
.set SRAMA16__BIE, CYREG_PRT3_BIE
.set SRAMA16__BIT_MASK, CYREG_PRT3_BIT_MASK
.set SRAMA16__BYP, CYREG_PRT3_BYP
.set SRAMA16__CTL, CYREG_PRT3_CTL
.set SRAMA16__DM0, CYREG_PRT3_DM0
.set SRAMA16__DM1, CYREG_PRT3_DM1
.set SRAMA16__DM2, CYREG_PRT3_DM2
.set SRAMA16__DR, CYREG_PRT3_DR
.set SRAMA16__INP_DIS, CYREG_PRT3_INP_DIS
.set SRAMA16__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set SRAMA16__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set SRAMA16__LCD_EN, CYREG_PRT3_LCD_EN
.set SRAMA16__MASK, 0x08
.set SRAMA16__PORT, 3
.set SRAMA16__PRT, CYREG_PRT3_PRT
.set SRAMA16__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set SRAMA16__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set SRAMA16__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set SRAMA16__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set SRAMA16__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set SRAMA16__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set SRAMA16__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set SRAMA16__PS, CYREG_PRT3_PS
.set SRAMA16__SHIFT, 3
.set SRAMA16__SLW, CYREG_PRT3_SLW

/* SRAMA17 */
.set SRAMA17__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set SRAMA17__0__MASK, 0x01
.set SRAMA17__0__PC, CYREG_PRT4_PC0
.set SRAMA17__0__PORT, 4
.set SRAMA17__0__SHIFT, 0
.set SRAMA17__AG, CYREG_PRT4_AG
.set SRAMA17__AMUX, CYREG_PRT4_AMUX
.set SRAMA17__BIE, CYREG_PRT4_BIE
.set SRAMA17__BIT_MASK, CYREG_PRT4_BIT_MASK
.set SRAMA17__BYP, CYREG_PRT4_BYP
.set SRAMA17__CTL, CYREG_PRT4_CTL
.set SRAMA17__DM0, CYREG_PRT4_DM0
.set SRAMA17__DM1, CYREG_PRT4_DM1
.set SRAMA17__DM2, CYREG_PRT4_DM2
.set SRAMA17__DR, CYREG_PRT4_DR
.set SRAMA17__INP_DIS, CYREG_PRT4_INP_DIS
.set SRAMA17__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set SRAMA17__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set SRAMA17__LCD_EN, CYREG_PRT4_LCD_EN
.set SRAMA17__MASK, 0x01
.set SRAMA17__PORT, 4
.set SRAMA17__PRT, CYREG_PRT4_PRT
.set SRAMA17__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set SRAMA17__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set SRAMA17__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set SRAMA17__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set SRAMA17__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set SRAMA17__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set SRAMA17__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set SRAMA17__PS, CYREG_PRT4_PS
.set SRAMA17__SHIFT, 0
.set SRAMA17__SLW, CYREG_PRT4_SLW

/* SRAMA18 */
.set SRAMA18__0__INTTYPE, CYREG_PICU5_INTTYPE3
.set SRAMA18__0__MASK, 0x08
.set SRAMA18__0__PC, CYREG_PRT5_PC3
.set SRAMA18__0__PORT, 5
.set SRAMA18__0__SHIFT, 3
.set SRAMA18__AG, CYREG_PRT5_AG
.set SRAMA18__AMUX, CYREG_PRT5_AMUX
.set SRAMA18__BIE, CYREG_PRT5_BIE
.set SRAMA18__BIT_MASK, CYREG_PRT5_BIT_MASK
.set SRAMA18__BYP, CYREG_PRT5_BYP
.set SRAMA18__CTL, CYREG_PRT5_CTL
.set SRAMA18__DM0, CYREG_PRT5_DM0
.set SRAMA18__DM1, CYREG_PRT5_DM1
.set SRAMA18__DM2, CYREG_PRT5_DM2
.set SRAMA18__DR, CYREG_PRT5_DR
.set SRAMA18__INP_DIS, CYREG_PRT5_INP_DIS
.set SRAMA18__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set SRAMA18__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set SRAMA18__LCD_EN, CYREG_PRT5_LCD_EN
.set SRAMA18__MASK, 0x08
.set SRAMA18__PORT, 5
.set SRAMA18__PRT, CYREG_PRT5_PRT
.set SRAMA18__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set SRAMA18__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set SRAMA18__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set SRAMA18__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set SRAMA18__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set SRAMA18__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set SRAMA18__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set SRAMA18__PS, CYREG_PRT5_PS
.set SRAMA18__SHIFT, 3
.set SRAMA18__SLW, CYREG_PRT5_SLW

/* BANK_REG */
.set BANK_REG_Sync_ctrl_reg__0__MASK, 0x01
.set BANK_REG_Sync_ctrl_reg__0__POS, 0
.set BANK_REG_Sync_ctrl_reg__1__MASK, 0x02
.set BANK_REG_Sync_ctrl_reg__1__POS, 1
.set BANK_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set BANK_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set BANK_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set BANK_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set BANK_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set BANK_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set BANK_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set BANK_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set BANK_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set BANK_REG_Sync_ctrl_reg__2__MASK, 0x04
.set BANK_REG_Sync_ctrl_reg__2__POS, 2
.set BANK_REG_Sync_ctrl_reg__3__MASK, 0x08
.set BANK_REG_Sync_ctrl_reg__3__POS, 3
.set BANK_REG_Sync_ctrl_reg__4__MASK, 0x10
.set BANK_REG_Sync_ctrl_reg__4__POS, 4
.set BANK_REG_Sync_ctrl_reg__5__MASK, 0x20
.set BANK_REG_Sync_ctrl_reg__5__POS, 5
.set BANK_REG_Sync_ctrl_reg__6__MASK, 0x40
.set BANK_REG_Sync_ctrl_reg__6__POS, 6
.set BANK_REG_Sync_ctrl_reg__7__MASK, 0x80
.set BANK_REG_Sync_ctrl_reg__7__POS, 7
.set BANK_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set BANK_REG_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set BANK_REG_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set BANK_REG_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB06_CTL
.set BANK_REG_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set BANK_REG_Sync_ctrl_reg__MASK, 0xFF
.set BANK_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set BANK_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set BANK_REG_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB06_MSK

/* CPURST_n */
.set CPURST_n__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set CPURST_n__0__MASK, 0x04
.set CPURST_n__0__PC, CYREG_PRT12_PC2
.set CPURST_n__0__PORT, 12
.set CPURST_n__0__SHIFT, 2
.set CPURST_n__AG, CYREG_PRT12_AG
.set CPURST_n__BIE, CYREG_PRT12_BIE
.set CPURST_n__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CPURST_n__BYP, CYREG_PRT12_BYP
.set CPURST_n__DM0, CYREG_PRT12_DM0
.set CPURST_n__DM1, CYREG_PRT12_DM1
.set CPURST_n__DM2, CYREG_PRT12_DM2
.set CPURST_n__DR, CYREG_PRT12_DR
.set CPURST_n__INP_DIS, CYREG_PRT12_INP_DIS
.set CPURST_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set CPURST_n__MASK, 0x04
.set CPURST_n__PORT, 12
.set CPURST_n__PRT, CYREG_PRT12_PRT
.set CPURST_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CPURST_n__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CPURST_n__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CPURST_n__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CPURST_n__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CPURST_n__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CPURST_n__PS, CYREG_PRT12_PS
.set CPURST_n__SHIFT, 2
.set CPURST_n__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CPURST_n__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CPURST_n__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CPURST_n__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CPURST_n__SLW, CYREG_PRT12_SLW

/* DMA_A0_7 */
.set DMA_A0_7_Sync_ctrl_reg__0__MASK, 0x01
.set DMA_A0_7_Sync_ctrl_reg__0__POS, 0
.set DMA_A0_7_Sync_ctrl_reg__1__MASK, 0x02
.set DMA_A0_7_Sync_ctrl_reg__1__POS, 1
.set DMA_A0_7_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set DMA_A0_7_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set DMA_A0_7_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set DMA_A0_7_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set DMA_A0_7_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set DMA_A0_7_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set DMA_A0_7_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set DMA_A0_7_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set DMA_A0_7_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set DMA_A0_7_Sync_ctrl_reg__2__MASK, 0x04
.set DMA_A0_7_Sync_ctrl_reg__2__POS, 2
.set DMA_A0_7_Sync_ctrl_reg__3__MASK, 0x08
.set DMA_A0_7_Sync_ctrl_reg__3__POS, 3
.set DMA_A0_7_Sync_ctrl_reg__4__MASK, 0x10
.set DMA_A0_7_Sync_ctrl_reg__4__POS, 4
.set DMA_A0_7_Sync_ctrl_reg__5__MASK, 0x20
.set DMA_A0_7_Sync_ctrl_reg__5__POS, 5
.set DMA_A0_7_Sync_ctrl_reg__6__MASK, 0x40
.set DMA_A0_7_Sync_ctrl_reg__6__POS, 6
.set DMA_A0_7_Sync_ctrl_reg__7__MASK, 0x80
.set DMA_A0_7_Sync_ctrl_reg__7__POS, 7
.set DMA_A0_7_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set DMA_A0_7_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set DMA_A0_7_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set DMA_A0_7_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB10_CTL
.set DMA_A0_7_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set DMA_A0_7_Sync_ctrl_reg__MASK, 0xFF
.set DMA_A0_7_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set DMA_A0_7_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set DMA_A0_7_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB10_MSK

/* MAIN_CLK */
.set MAIN_CLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set MAIN_CLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set MAIN_CLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set MAIN_CLK__CFG2_SRC_SEL_MASK, 0x07
.set MAIN_CLK__INDEX, 0x01
.set MAIN_CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set MAIN_CLK__PM_ACT_MSK, 0x02
.set MAIN_CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set MAIN_CLK__PM_STBY_MSK, 0x02
.set MAIN_CLK_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set MAIN_CLK_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set MAIN_CLK_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set MAIN_CLK_1__CFG2_SRC_SEL_MASK, 0x07
.set MAIN_CLK_1__INDEX, 0x00
.set MAIN_CLK_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set MAIN_CLK_1__PM_ACT_MSK, 0x01
.set MAIN_CLK_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set MAIN_CLK_1__PM_STBY_MSK, 0x01

/* MEM_CTRL */
.set MEM_CTRL_Sync_ctrl_reg__0__MASK, 0x01
.set MEM_CTRL_Sync_ctrl_reg__0__POS, 0
.set MEM_CTRL_Sync_ctrl_reg__1__MASK, 0x02
.set MEM_CTRL_Sync_ctrl_reg__1__POS, 1
.set MEM_CTRL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set MEM_CTRL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set MEM_CTRL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set MEM_CTRL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set MEM_CTRL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set MEM_CTRL_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set MEM_CTRL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set MEM_CTRL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set MEM_CTRL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set MEM_CTRL_Sync_ctrl_reg__2__MASK, 0x04
.set MEM_CTRL_Sync_ctrl_reg__2__POS, 2
.set MEM_CTRL_Sync_ctrl_reg__3__MASK, 0x08
.set MEM_CTRL_Sync_ctrl_reg__3__POS, 3
.set MEM_CTRL_Sync_ctrl_reg__4__MASK, 0x10
.set MEM_CTRL_Sync_ctrl_reg__4__POS, 4
.set MEM_CTRL_Sync_ctrl_reg__5__MASK, 0x20
.set MEM_CTRL_Sync_ctrl_reg__5__POS, 5
.set MEM_CTRL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set MEM_CTRL_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set MEM_CTRL_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set MEM_CTRL_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB04_CTL
.set MEM_CTRL_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set MEM_CTRL_Sync_ctrl_reg__MASK, 0x3F
.set MEM_CTRL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set MEM_CTRL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set MEM_CTRL_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB04_MSK

/* DMA_A8_15 */
.set DMA_A8_15_Sync_ctrl_reg__0__MASK, 0x01
.set DMA_A8_15_Sync_ctrl_reg__0__POS, 0
.set DMA_A8_15_Sync_ctrl_reg__1__MASK, 0x02
.set DMA_A8_15_Sync_ctrl_reg__1__POS, 1
.set DMA_A8_15_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set DMA_A8_15_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set DMA_A8_15_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set DMA_A8_15_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set DMA_A8_15_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set DMA_A8_15_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set DMA_A8_15_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set DMA_A8_15_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set DMA_A8_15_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set DMA_A8_15_Sync_ctrl_reg__2__MASK, 0x04
.set DMA_A8_15_Sync_ctrl_reg__2__POS, 2
.set DMA_A8_15_Sync_ctrl_reg__3__MASK, 0x08
.set DMA_A8_15_Sync_ctrl_reg__3__POS, 3
.set DMA_A8_15_Sync_ctrl_reg__4__MASK, 0x10
.set DMA_A8_15_Sync_ctrl_reg__4__POS, 4
.set DMA_A8_15_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set DMA_A8_15_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set DMA_A8_15_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set DMA_A8_15_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set DMA_A8_15_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set DMA_A8_15_Sync_ctrl_reg__MASK, 0x1F
.set DMA_A8_15_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set DMA_A8_15_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set DMA_A8_15_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK

/* SRAMCS1_n */
.set SRAMCS1_n__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set SRAMCS1_n__0__MASK, 0x01
.set SRAMCS1_n__0__PC, CYREG_PRT0_PC0
.set SRAMCS1_n__0__PORT, 0
.set SRAMCS1_n__0__SHIFT, 0
.set SRAMCS1_n__AG, CYREG_PRT0_AG
.set SRAMCS1_n__AMUX, CYREG_PRT0_AMUX
.set SRAMCS1_n__BIE, CYREG_PRT0_BIE
.set SRAMCS1_n__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SRAMCS1_n__BYP, CYREG_PRT0_BYP
.set SRAMCS1_n__CTL, CYREG_PRT0_CTL
.set SRAMCS1_n__DM0, CYREG_PRT0_DM0
.set SRAMCS1_n__DM1, CYREG_PRT0_DM1
.set SRAMCS1_n__DM2, CYREG_PRT0_DM2
.set SRAMCS1_n__DR, CYREG_PRT0_DR
.set SRAMCS1_n__INP_DIS, CYREG_PRT0_INP_DIS
.set SRAMCS1_n__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SRAMCS1_n__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SRAMCS1_n__LCD_EN, CYREG_PRT0_LCD_EN
.set SRAMCS1_n__MASK, 0x01
.set SRAMCS1_n__PORT, 0
.set SRAMCS1_n__PRT, CYREG_PRT0_PRT
.set SRAMCS1_n__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SRAMCS1_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SRAMCS1_n__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SRAMCS1_n__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SRAMCS1_n__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SRAMCS1_n__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SRAMCS1_n__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SRAMCS1_n__PS, CYREG_PRT0_PS
.set SRAMCS1_n__SHIFT, 0
.set SRAMCS1_n__SLW, CYREG_PRT0_SLW

/* Status_Reg_2 */
.set Status_Reg_2_sts_sts_reg__0__MASK, 0x01
.set Status_Reg_2_sts_sts_reg__0__POS, 0
.set Status_Reg_2_sts_sts_reg__1__MASK, 0x02
.set Status_Reg_2_sts_sts_reg__1__POS, 1
.set Status_Reg_2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Status_Reg_2_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set Status_Reg_2_sts_sts_reg__MASK, 0x03
.set Status_Reg_2_sts_sts_reg__MASK_REG, CYREG_B0_UDB08_MSK
.set Status_Reg_2_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Status_Reg_2_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Status_Reg_2_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Status_Reg_2_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set Status_Reg_2_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set Status_Reg_2_sts_sts_reg__STATUS_REG, CYREG_B0_UDB08_ST

/* Control_Reg_2 */
.set Control_Reg_2_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_2_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_2_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_2_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Control_Reg_2_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_2_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Control_Reg_2_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB11_CTL
.set Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Control_Reg_2_Sync_ctrl_reg__MASK, 0x07
.set Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Control_Reg_2_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB11_MSK

/* UART_Data_P2Z */
.set UART_Data_P2Z_Sync_ctrl_reg__0__MASK, 0x01
.set UART_Data_P2Z_Sync_ctrl_reg__0__POS, 0
.set UART_Data_P2Z_Sync_ctrl_reg__1__MASK, 0x02
.set UART_Data_P2Z_Sync_ctrl_reg__1__POS, 1
.set UART_Data_P2Z_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_Data_P2Z_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set UART_Data_P2Z_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set UART_Data_P2Z_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set UART_Data_P2Z_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set UART_Data_P2Z_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set UART_Data_P2Z_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set UART_Data_P2Z_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set UART_Data_P2Z_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set UART_Data_P2Z_Sync_ctrl_reg__2__MASK, 0x04
.set UART_Data_P2Z_Sync_ctrl_reg__2__POS, 2
.set UART_Data_P2Z_Sync_ctrl_reg__3__MASK, 0x08
.set UART_Data_P2Z_Sync_ctrl_reg__3__POS, 3
.set UART_Data_P2Z_Sync_ctrl_reg__4__MASK, 0x10
.set UART_Data_P2Z_Sync_ctrl_reg__4__POS, 4
.set UART_Data_P2Z_Sync_ctrl_reg__5__MASK, 0x20
.set UART_Data_P2Z_Sync_ctrl_reg__5__POS, 5
.set UART_Data_P2Z_Sync_ctrl_reg__6__MASK, 0x40
.set UART_Data_P2Z_Sync_ctrl_reg__6__POS, 6
.set UART_Data_P2Z_Sync_ctrl_reg__7__MASK, 0x80
.set UART_Data_P2Z_Sync_ctrl_reg__7__POS, 7
.set UART_Data_P2Z_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_Data_P2Z_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set UART_Data_P2Z_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set UART_Data_P2Z_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB08_CTL
.set UART_Data_P2Z_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set UART_Data_P2Z_Sync_ctrl_reg__MASK, 0xFF
.set UART_Data_P2Z_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_Data_P2Z_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_Data_P2Z_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB08_MSK

/* UART_Data_Z2P */
.set UART_Data_Z2P_sts_sts_reg__0__MASK, 0x01
.set UART_Data_Z2P_sts_sts_reg__0__POS, 0
.set UART_Data_Z2P_sts_sts_reg__1__MASK, 0x02
.set UART_Data_Z2P_sts_sts_reg__1__POS, 1
.set UART_Data_Z2P_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_Data_Z2P_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_Data_Z2P_sts_sts_reg__2__MASK, 0x04
.set UART_Data_Z2P_sts_sts_reg__2__POS, 2
.set UART_Data_Z2P_sts_sts_reg__3__MASK, 0x08
.set UART_Data_Z2P_sts_sts_reg__3__POS, 3
.set UART_Data_Z2P_sts_sts_reg__4__MASK, 0x10
.set UART_Data_Z2P_sts_sts_reg__4__POS, 4
.set UART_Data_Z2P_sts_sts_reg__5__MASK, 0x20
.set UART_Data_Z2P_sts_sts_reg__5__POS, 5
.set UART_Data_Z2P_sts_sts_reg__6__MASK, 0x40
.set UART_Data_Z2P_sts_sts_reg__6__POS, 6
.set UART_Data_Z2P_sts_sts_reg__7__MASK, 0x80
.set UART_Data_Z2P_sts_sts_reg__7__POS, 7
.set UART_Data_Z2P_sts_sts_reg__MASK, 0xFF
.set UART_Data_Z2P_sts_sts_reg__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_Data_Z2P_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_Data_Z2P_sts_sts_reg__STATUS_REG, CYREG_B0_UDB09_ST

/* Z80_IO_Address */
.set Z80_IO_Address_sts_sts_reg__0__MASK, 0x01
.set Z80_IO_Address_sts_sts_reg__0__POS, 0
.set Z80_IO_Address_sts_sts_reg__1__MASK, 0x02
.set Z80_IO_Address_sts_sts_reg__1__POS, 1
.set Z80_IO_Address_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Z80_IO_Address_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set Z80_IO_Address_sts_sts_reg__2__MASK, 0x04
.set Z80_IO_Address_sts_sts_reg__2__POS, 2
.set Z80_IO_Address_sts_sts_reg__3__MASK, 0x08
.set Z80_IO_Address_sts_sts_reg__3__POS, 3
.set Z80_IO_Address_sts_sts_reg__4__MASK, 0x10
.set Z80_IO_Address_sts_sts_reg__4__POS, 4
.set Z80_IO_Address_sts_sts_reg__5__MASK, 0x20
.set Z80_IO_Address_sts_sts_reg__5__POS, 5
.set Z80_IO_Address_sts_sts_reg__6__MASK, 0x40
.set Z80_IO_Address_sts_sts_reg__6__POS, 6
.set Z80_IO_Address_sts_sts_reg__7__MASK, 0x80
.set Z80_IO_Address_sts_sts_reg__7__POS, 7
.set Z80_IO_Address_sts_sts_reg__MASK, 0xFF
.set Z80_IO_Address_sts_sts_reg__MASK_REG, CYREG_B0_UDB04_MSK
.set Z80_IO_Address_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Z80_IO_Address_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Z80_IO_Address_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Z80_IO_Address_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set Z80_IO_Address_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set Z80_IO_Address_sts_sts_reg__STATUS_REG, CYREG_B0_UDB04_ST

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E133069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
