# do relogio-despertador-digital.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:56 on Oct 29,2019
# vcom -work work relogio-despertador-digital.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity relogiodespertador
# -- Compiling architecture structure of relogiodespertador
# End time: 10:37:56 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:56 on Oct 29,2019
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity relogiodespertador_vhd_vec_tst
# -- Compiling architecture relogiodespertador_arch of relogiodespertador_vhd_vec_tst
# End time: 10:37:56 on Oct 29,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Error (suppressible): (vsim-SDF-3196) Failed to find SDF file "relogio-despertador-digital_vhd.sdo".
# vsim -novopt -c -t 1ps -sdfmax relogiodespertador_vhd_vec_tst/i1=relogio-despertador-digital_vhd.sdo -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.relogiodespertador_vhd_vec_tst 
# Error loading design
# Errors: 1, Warnings: 0
