#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 28 15:29:32 2021
# Process ID: 4032
# Current directory: D:/assignment/computerOrganization_LabWork/0521_2214/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3380 D:\assignment\computerOrganization_LabWork\0521_2214\project_1\project_1.xpr
# Log file: D:/assignment/computerOrganization_LabWork/0521_2214/project_1/vivado.log
# Journal file: D:/assignment/computerOrganization_LabWork/0521_2214/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 704.176 ; gain = 60.887
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8d32ec07c98541869d3217f822bd0a26 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8d32ec07c98541869d3217f822bd0a26 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cpu.v" Line 1. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/master.v" Line 1. Module master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/slave.v" Line 1. Module slave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cordic.v" Line 1. Module cordic doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.master
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/top_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 28 15:43:43 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 28 15:43:43 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 767.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 791.988 ; gain = 18.973
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 791.988 ; gain = 32.035
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 803.008 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8d32ec07c98541869d3217f822bd0a26 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8d32ec07c98541869d3217f822bd0a26 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cpu.v" Line 1. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/master.v" Line 1. Module master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/slave.v" Line 1. Module slave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cordic.v" Line 1. Module cordic doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.master
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 803.008 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: top
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1302.066 ; gain = 229.820
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cpu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (1#1) [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'master' [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/master.v:1]
INFO: [Synth 8-6155] done synthesizing module 'master' (2#1) [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/master.v:1]
INFO: [Synth 8-6157] synthesizing module 'slave' [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'slave' (3#1) [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'cordic' [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cordic.v:1]
	Parameter Pipeline bound to: 16 - type: integer 
	Parameter K bound to: 39796 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element z16_reg was removed.  [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cordic.v:503]
WARNING: [Synth 8-6014] Unused sequential element error_reg was removed.  [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cordic.v:569]
INFO: [Synth 8-6155] done synthesizing module 'cordic' (4#1) [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cordic.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (5#1) [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-3331] design slave has unconnected port d_ready
WARNING: [Synth 8-3331] design master has unconnected port d_opcode[3]
WARNING: [Synth 8-3331] design master has unconnected port d_opcode[2]
WARNING: [Synth 8-3331] design master has unconnected port d_opcode[1]
WARNING: [Synth 8-3331] design master has unconnected port d_opcode[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1357.789 ; gain = 285.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1357.789 ; gain = 285.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1357.789 ; gain = 285.543
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1357.789 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1482.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1503.301 ; gain = 431.055
14 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1503.301 ; gain = 700.293
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1503.301 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'cpu' [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cpu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (1#1) [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cpu.v:1]
INFO: [Synth 8-6157] synthesizing module 'master' [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/master.v:1]
INFO: [Synth 8-6155] done synthesizing module 'master' (2#1) [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/master.v:1]
INFO: [Synth 8-6157] synthesizing module 'slave' [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'slave' (3#1) [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'cordic' [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cordic.v:1]
	Parameter Pipeline bound to: 16 - type: integer 
	Parameter K bound to: 39796 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element z16_reg was removed.  [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cordic.v:503]
WARNING: [Synth 8-6014] Unused sequential element error_reg was removed.  [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cordic.v:569]
INFO: [Synth 8-6155] done synthesizing module 'cordic' (4#1) [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cordic.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (5#1) [D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-3331] design slave has unconnected port d_ready
WARNING: [Synth 8-3331] design master has unconnected port d_opcode[3]
WARNING: [Synth 8-3331] design master has unconnected port d_opcode[2]
WARNING: [Synth 8-3331] design master has unconnected port d_opcode[1]
WARNING: [Synth 8-3331] design master has unconnected port d_opcode[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1503.301 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1503.301 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1503.301 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1503.301 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1557.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1578.871 ; gain = 75.570
13 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1578.871 ; gain = 75.570
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8d32ec07c98541869d3217f822bd0a26 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8d32ec07c98541869d3217f822bd0a26 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cpu.v" Line 1. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/master.v" Line 1. Module master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/slave.v" Line 1. Module slave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cordic.v" Line 1. Module cordic doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.master
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1588.828 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1588.828 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8d32ec07c98541869d3217f822bd0a26 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8d32ec07c98541869d3217f822bd0a26 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1588.828 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cordic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8d32ec07c98541869d3217f822bd0a26 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8d32ec07c98541869d3217f822bd0a26 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/top.v" Line 1. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cpu.v" Line 1. Module cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/master.v" Line 1. Module master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/slave.v" Line 1. Module slave doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/assignment/computerOrganization_LabWork/0521_2214/project_1/project_1.srcs/sources_1/new/cordic.v" Line 1. Module cordic doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.master
Compiling module xil_defaultlib.slave
Compiling module xil_defaultlib.cordic
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1588.828 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 28 17:30:47 2021...
