/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [22:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  reg [3:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [34:0] celloutsig_0_20z;
  reg [7:0] celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire [15:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [13:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  reg [6:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_38z;
  wire [14:0] celloutsig_0_39z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [5:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [15:0] celloutsig_0_50z;
  wire [2:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [4:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_14z;
  reg [2:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [13:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_1z[0] & celloutsig_0_0z);
  assign celloutsig_0_10z = ~(celloutsig_0_6z & celloutsig_0_6z);
  assign celloutsig_0_17z = ~(celloutsig_0_8z[0] & celloutsig_0_15z);
  assign celloutsig_1_6z = ~(celloutsig_1_3z[3] | celloutsig_1_1z[1]);
  assign celloutsig_1_5z = ~celloutsig_1_4z[5];
  assign celloutsig_0_4z = celloutsig_0_2z | ~(celloutsig_0_1z[4]);
  assign celloutsig_1_8z = celloutsig_1_7z[4] | ~(celloutsig_1_5z);
  assign celloutsig_0_15z = celloutsig_0_5z | ~(celloutsig_0_7z);
  assign celloutsig_0_0z = ~(in_data[32] ^ in_data[21]);
  assign celloutsig_1_4z = { in_data[185:178], celloutsig_1_0z } + { celloutsig_1_1z[3], celloutsig_1_3z };
  assign celloutsig_1_9z = { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z } + { celloutsig_1_3z[6], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_24z = celloutsig_0_3z[8:2] === { celloutsig_0_14z[1], celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_0_25z = { in_data[15:9], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z } === { celloutsig_0_3z[12:4], celloutsig_0_17z };
  assign celloutsig_0_5z = { celloutsig_0_1z[4:3], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } >= { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_17z = celloutsig_1_3z[5:3] >= { celloutsig_1_7z[4:3], celloutsig_1_5z };
  assign celloutsig_0_30z = celloutsig_0_26z[5:3] || { celloutsig_0_19z[1], celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_0_6z = celloutsig_0_5z & ~(celloutsig_0_4z);
  assign celloutsig_1_2z = in_data[121] & ~(celloutsig_1_1z[1]);
  assign celloutsig_1_19z = celloutsig_1_11z[2] & ~(celloutsig_1_15z[2]);
  assign celloutsig_0_2z = celloutsig_0_0z & ~(in_data[87]);
  assign celloutsig_0_11z = { celloutsig_0_3z[8:2], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_10z } % { 1'h1, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_0z, in_data[0] };
  assign celloutsig_1_18z = celloutsig_1_4z[0] ? { celloutsig_1_14z[5:1], celloutsig_1_17z } : { celloutsig_1_4z[8:4], celloutsig_1_2z };
  assign celloutsig_0_64z = - { celloutsig_0_50z[4:1], celloutsig_0_5z };
  assign celloutsig_1_1z = - in_data[175:171];
  assign celloutsig_1_3z = - { in_data[147:145], celloutsig_1_1z };
  assign celloutsig_0_13z = - { celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_1z = - { in_data[32:29], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = - celloutsig_0_8z[3:0];
  assign celloutsig_0_23z = - in_data[31:16];
  assign celloutsig_0_26z = - { celloutsig_0_20z[16:4], celloutsig_0_4z };
  assign celloutsig_0_27z = - celloutsig_0_9z;
  assign celloutsig_0_45z = ~ { celloutsig_0_38z[3:0], celloutsig_0_30z, celloutsig_0_10z };
  assign celloutsig_1_7z = ~ celloutsig_1_3z[4:0];
  assign celloutsig_0_3z = ~ in_data[17:5];
  assign celloutsig_0_32z = ~ celloutsig_0_11z[3:1];
  assign celloutsig_1_11z = in_data[149:145] | { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_12z = { celloutsig_0_3z[5:1], celloutsig_0_2z } | { celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_22z = { celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_10z } | in_data[76:66];
  assign celloutsig_0_16z = & celloutsig_0_9z;
  assign celloutsig_0_40z = | { celloutsig_0_39z[9:7], celloutsig_0_0z };
  assign celloutsig_0_31z = | { celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_8z };
  assign celloutsig_0_9z = { celloutsig_0_8z[3:1], celloutsig_0_5z, celloutsig_0_7z } >> { in_data[47:46], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_18z = { celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_16z } >> { celloutsig_0_13z[7:1], celloutsig_0_10z };
  assign celloutsig_0_20z = { celloutsig_0_12z[3:0], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_0z } >> { celloutsig_0_11z[21:0], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_0_38z = { celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_14z } <<< { celloutsig_0_1z[4:1], celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_50z = { celloutsig_0_1z[0], celloutsig_0_45z, celloutsig_0_38z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_2z } <<< { celloutsig_0_14z[3:1], celloutsig_0_32z, celloutsig_0_18z, celloutsig_0_40z, celloutsig_0_15z };
  assign celloutsig_0_39z = celloutsig_0_11z[15:1] >>> { celloutsig_0_33z[5:4], celloutsig_0_33z, celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_32z, celloutsig_0_4z };
  assign celloutsig_0_58z = celloutsig_0_21z[3:1] >>> celloutsig_0_23z[2:0];
  assign celloutsig_0_65z = ~((celloutsig_0_1z[3] & celloutsig_0_58z[2]) | celloutsig_0_3z[6]);
  assign celloutsig_1_0z = ~((in_data[185] & in_data[136]) | in_data[101]);
  always_latch
    if (clkin_data[96]) celloutsig_1_15z = 3'h0;
    else if (!clkin_data[64]) celloutsig_1_15z = celloutsig_1_11z[2:0];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_8z = 5'h00;
    else if (!clkin_data[32]) celloutsig_0_8z = celloutsig_0_1z[4:0];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_19z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_19z = celloutsig_0_14z;
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_21z = 8'h00;
    else if (!clkin_data[32]) celloutsig_0_21z = celloutsig_0_13z[13:6];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_33z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_33z = celloutsig_0_22z[10:4];
  assign { celloutsig_1_14z[9:4], celloutsig_1_14z[2], celloutsig_1_14z[3], celloutsig_1_14z[1] } = ~ { celloutsig_1_9z[8:3], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_14z[0] = celloutsig_1_14z[1];
  assign { out_data[133:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
