Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Wed Apr 10 21:56:45 2019
| Host         : 500235e510a4 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mitx_petalinux_wrapper_timing_summary_routed.rpt -rpx mitx_petalinux_wrapper_timing_summary_routed.rpx
| Design       : mitx_petalinux_wrapper
| Device       : 7z100-ffg900
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.382        0.000                      0                 4298        0.053        0.000                      0                 4298        1.100        0.000                       0                  2114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                         ------------         ----------      --------------
clk_fpga_0                                                    {0.000 5.000}        10.000          100.000         
pl_clk_p                                                      {0.000 2.500}        5.000           200.000         
  clk_out1_mitx_petalinux_clk_wiz_0_1                         {0.000 40.690}       81.380          12.288          
    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {0.000 162.761}      325.521         3.072           
  clkfbout_mitx_petalinux_clk_wiz_0_1                         {0.000 22.500}       45.000          22.222          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                          3.382        0.000                      0                 3798        0.053        0.000                      0                 3798        4.220        0.000                       0                  1942  
pl_clk_p                                                                                                                                                                                                        1.100        0.000                       0                     1  
  clk_out1_mitx_petalinux_clk_wiz_0_1                              80.136        0.000                      0                    2        0.320        0.000                      0                    2       40.290        0.000                       0                     7  
    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072      159.477        0.000                      0                  286        0.114        0.000                      0                  286      162.361        0.000                       0                   161  
  clkfbout_mitx_petalinux_clk_wiz_0_1                                                                                                                                                                          43.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                To Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                --------                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  clk_out1_mitx_petalinux_clk_wiz_0_1                            70.237        0.000                      0                    4        1.567        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                From Clock                                                To Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                ----------                                                --------                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                         clk_fpga_0                                                clk_fpga_0                                                      6.610        0.000                      0                  175        0.295        0.000                      0                  175  
**async_default**                                         mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072      323.696        0.000                      0                   34        0.217        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.595ns  (logic 0.375ns (5.686%)  route 6.220ns (94.314%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 13.345 - 10.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.853     3.501    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y297        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y297        FDRE (Prop_fdre_C_Q)         0.269     3.770 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/Q
                         net (fo=35, routed)          3.506     7.276    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg[0]
    SLICE_X9Y249         LUT4 (Prop_lut4_I2_O)        0.053     7.329 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[23]_i_2/O
                         net (fo=1, routed)           2.714    10.043    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[23]_i_2_n_0
    SLICE_X30Y305        LUT6 (Prop_lut6_I5_O)        0.053    10.096 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[23]_i_1/O
                         net (fo=1, routed)           0.000    10.096    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[23]
    SLICE_X30Y305        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.802    13.345    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y305        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism              0.215    13.560    
                         clock uncertainty           -0.154    13.406    
    SLICE_X30Y305        FDRE (Setup_fdre_C_D)        0.072    13.478    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                         13.478    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 0.467ns (7.361%)  route 5.878ns (92.639%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.342ns = ( 13.342 - 10.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.848     3.496    mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X34Y287        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y287        FDRE (Prop_fdre_C_Q)         0.308     3.804 r  mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=12, routed)          1.155     4.959    mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0
    SLICE_X29Y289        LUT2 (Prop_lut2_I0_O)        0.053     5.012 r  mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=38, routed)          2.222     7.234    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arvalid[0]
    SLICE_X9Y248         LUT4 (Prop_lut4_I1_O)        0.053     7.287 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[26]_i_2/O
                         net (fo=1, routed)           2.501     9.788    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[26]_i_2_n_0
    SLICE_X26Y304        LUT6 (Prop_lut6_I5_O)        0.053     9.841 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000     9.841    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[26]
    SLICE_X26Y304        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.799    13.342    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y304        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism              0.215    13.557    
                         clock uncertainty           -0.154    13.403    
    SLICE_X26Y304        FDRE (Setup_fdre_C_D)        0.071    13.474    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.817ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 0.375ns (6.090%)  route 5.783ns (93.910%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 13.343 - 10.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.853     3.501    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y297        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y297        FDRE (Prop_fdre_C_Q)         0.269     3.770 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/Q
                         net (fo=35, routed)          3.591     7.361    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg[0]
    SLICE_X10Y249        LUT4 (Prop_lut4_I2_O)        0.053     7.414 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[21]_i_2/O
                         net (fo=1, routed)           2.192     9.606    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[21]_i_2_n_0
    SLICE_X26Y301        LUT6 (Prop_lut6_I5_O)        0.053     9.659 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[21]_i_1/O
                         net (fo=1, routed)           0.000     9.659    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[21]
    SLICE_X26Y301        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.800    13.343    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y301        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[21]/C
                         clock pessimism              0.215    13.558    
                         clock uncertainty           -0.154    13.404    
    SLICE_X26Y301        FDRE (Setup_fdre_C_D)        0.072    13.476    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[21]
  -------------------------------------------------------------------
                         required time                         13.476    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  3.817    

Slack (MET) :             3.967ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 0.467ns (7.768%)  route 5.545ns (92.232%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.342ns = ( 13.342 - 10.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.848     3.496    mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X34Y287        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y287        FDRE (Prop_fdre_C_Q)         0.308     3.804 r  mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=12, routed)          1.155     4.959    mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0
    SLICE_X29Y289        LUT2 (Prop_lut2_I0_O)        0.053     5.012 r  mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=38, routed)          2.059     7.070    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arvalid[0]
    SLICE_X18Y249        LUT4 (Prop_lut4_I1_O)        0.053     7.123 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[28]_i_2/O
                         net (fo=1, routed)           2.331     9.455    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[28]_i_2_n_0
    SLICE_X26Y304        LUT6 (Prop_lut6_I5_O)        0.053     9.508 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000     9.508    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[28]
    SLICE_X26Y304        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.799    13.342    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y304        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism              0.215    13.557    
                         clock uncertainty           -0.154    13.403    
    SLICE_X26Y304        FDRE (Setup_fdre_C_D)        0.072    13.475    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                         13.475    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  3.967    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 0.467ns (7.826%)  route 5.500ns (92.174%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 13.345 - 10.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.848     3.496    mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X34Y287        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y287        FDRE (Prop_fdre_C_Q)         0.308     3.804 r  mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=12, routed)          1.155     4.959    mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0
    SLICE_X29Y289        LUT2 (Prop_lut2_I0_O)        0.053     5.012 r  mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=38, routed)          2.048     7.059    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arvalid[0]
    SLICE_X18Y249        LUT4 (Prop_lut4_I1_O)        0.053     7.112 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[15]_i_2/O
                         net (fo=1, routed)           2.298     9.410    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[15]_i_2_n_0
    SLICE_X28Y303        LUT6 (Prop_lut6_I5_O)        0.053     9.463 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[15]_i_1/O
                         net (fo=1, routed)           0.000     9.463    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[15]
    SLICE_X28Y303        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.802    13.345    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X28Y303        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[15]/C
                         clock pessimism              0.215    13.560    
                         clock uncertainty           -0.154    13.406    
    SLICE_X28Y303        FDRE (Setup_fdre_C_D)        0.034    13.440    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[15]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  3.977    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 0.375ns (6.252%)  route 5.623ns (93.748%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 13.343 - 10.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.853     3.501    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y297        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y297        FDRE (Prop_fdre_C_Q)         0.269     3.770 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/Q
                         net (fo=35, routed)          3.357     7.127    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg[0]
    SLICE_X16Y249        LUT4 (Prop_lut4_I2_O)        0.053     7.180 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[27]_i_2/O
                         net (fo=1, routed)           2.266     9.446    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[27]_i_2_n_0
    SLICE_X26Y301        LUT6 (Prop_lut6_I5_O)        0.053     9.499 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000     9.499    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[27]
    SLICE_X26Y301        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.800    13.343    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y301        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism              0.215    13.558    
                         clock uncertainty           -0.154    13.404    
    SLICE_X26Y301        FDRE (Setup_fdre_C_D)        0.073    13.477    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                         13.477    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 0.375ns (6.396%)  route 5.488ns (93.604%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 13.345 - 10.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.853     3.501    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y297        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y297        FDRE (Prop_fdre_C_Q)         0.269     3.770 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/Q
                         net (fo=35, routed)          3.504     7.274    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg[0]
    SLICE_X9Y249         LUT4 (Prop_lut4_I2_O)        0.053     7.327 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[17]_i_2/O
                         net (fo=1, routed)           1.984     9.311    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[17]_i_2_n_0
    SLICE_X31Y304        LUT6 (Prop_lut6_I5_O)        0.053     9.364 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[17]_i_1/O
                         net (fo=1, routed)           0.000     9.364    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[17]
    SLICE_X31Y304        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.802    13.345    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X31Y304        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[17]/C
                         clock pessimism              0.215    13.560    
                         clock uncertainty           -0.154    13.406    
    SLICE_X31Y304        FDRE (Setup_fdre_C_D)        0.034    13.440    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[17]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.375ns (6.360%)  route 5.522ns (93.640%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 13.345 - 10.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.853     3.501    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y297        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y297        FDRE (Prop_fdre_C_Q)         0.269     3.770 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/Q
                         net (fo=35, routed)          3.594     7.364    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg[0]
    SLICE_X10Y249        LUT4 (Prop_lut4_I2_O)        0.053     7.417 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[20]_i_2/O
                         net (fo=1, routed)           1.927     9.345    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[20]_i_2_n_0
    SLICE_X30Y304        LUT6 (Prop_lut6_I5_O)        0.053     9.398 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[20]_i_1/O
                         net (fo=1, routed)           0.000     9.398    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[20]
    SLICE_X30Y304        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.802    13.345    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y304        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[20]/C
                         clock pessimism              0.215    13.560    
                         clock uncertainty           -0.154    13.406    
    SLICE_X30Y304        FDRE (Setup_fdre_C_D)        0.072    13.478    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[20]
  -------------------------------------------------------------------
                         required time                         13.478    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 0.375ns (6.531%)  route 5.367ns (93.469%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 13.345 - 10.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.853     3.501    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y297        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y297        FDRE (Prop_fdre_C_Q)         0.269     3.770 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/Q
                         net (fo=35, routed)          3.274     7.044    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg[0]
    SLICE_X12Y249        LUT4 (Prop_lut4_I2_O)        0.053     7.097 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[22]_i_2/O
                         net (fo=1, routed)           2.092     9.190    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[22]_i_2_n_0
    SLICE_X30Y305        LUT6 (Prop_lut6_I5_O)        0.053     9.243 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[22]_i_1/O
                         net (fo=1, routed)           0.000     9.243    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[22]
    SLICE_X30Y305        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.802    13.345    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y305        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism              0.215    13.560    
                         clock uncertainty           -0.154    13.406    
    SLICE_X30Y305        FDRE (Setup_fdre_C_D)        0.071    13.477    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                         13.477    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  4.234    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 0.375ns (6.586%)  route 5.319ns (93.414%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.342ns = ( 13.342 - 10.000 ) 
    Source Clock Delay      (SCD):    3.501ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.853     3.501    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y297        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y297        FDRE (Prop_fdre_C_Q)         0.269     3.770 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/Q
                         net (fo=35, routed)          3.090     6.860    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg[0]
    SLICE_X17Y249        LUT4 (Prop_lut4_I2_O)        0.053     6.913 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[30]_i_2/O
                         net (fo=1, routed)           2.229     9.142    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[30]_i_2_n_0
    SLICE_X26Y304        LUT6 (Prop_lut6_I5_O)        0.053     9.195 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     9.195    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[30]
    SLICE_X26Y304        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.799    13.342    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y304        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism              0.215    13.557    
                         clock uncertainty           -0.154    13.403    
    SLICE_X26Y304        FDRE (Setup_fdre_C_D)        0.073    13.476    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         13.476    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  4.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.688%)  route 0.102ns (46.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.828     1.617    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X34Y306        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y306        FDRE (Prop_fdre_C_Q)         0.118     1.735 r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.102     1.837    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X34Y307        SRLC32E                                      r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.094     1.932    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X34Y307        SRLC32E                                      r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.302     1.630    
    SLICE_X34Y307        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.784    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.059%)  route 0.150ns (59.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.847     1.636    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y310        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y310        FDRE (Prop_fdre_C_Q)         0.100     1.736 r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.150     1.886    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y310        SRL16E                                       r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.113     1.951    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y310        SRL16E                                       r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.282     1.669    
    SLICE_X26Y310        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.823    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.293ns (63.666%)  route 0.167ns (36.334%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.743     1.532    mitx_petalinux_i/saw_gen/triangle_0/inst/ap_clk
    SLICE_X52Y299        FDRE                                         r  mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y299        FDRE (Prop_fdre_C_Q)         0.118     1.650 r  mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[7]/Q
                         net (fo=2, routed)           0.167     1.817    mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[7]
    SLICE_X52Y299        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.134     1.951 r  mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[7]_i_1_n_0
    SLICE_X52Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.992 r  mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.992    mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[11]_i_1_n_7
    SLICE_X52Y300        FDRE                                         r  mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.090     1.928    mitx_petalinux_i/saw_gen/triangle_0/inst/ap_clk
    SLICE_X52Y300        FDRE                                         r  mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[11]/C
                         clock pessimism             -0.097     1.831    
    SLICE_X52Y300        FDRE (Hold_fdre_C_D)         0.092     1.923    mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.200%)  route 0.162ns (61.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.749     1.538    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y298        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y298        FDRE (Prop_fdre_C_Q)         0.100     1.638 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=2, routed)           0.162     1.800    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y299        SRLC32E                                      r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.996     1.834    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y299        SRLC32E                                      r  mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.262     1.572    
    SLICE_X34Y299        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.726    mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.305ns (64.590%)  route 0.167ns (35.410%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.743     1.532    mitx_petalinux_i/saw_gen/triangle_0/inst/ap_clk
    SLICE_X52Y299        FDRE                                         r  mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y299        FDRE (Prop_fdre_C_Q)         0.118     1.650 r  mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[7]/Q
                         net (fo=2, routed)           0.167     1.817    mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[7]
    SLICE_X52Y299        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.134     1.951 r  mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[7]_i_1_n_0
    SLICE_X52Y300        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.004 r  mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.004    mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[11]_i_1_n_5
    SLICE_X52Y300        FDRE                                         r  mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.090     1.928    mitx_petalinux_i/saw_gen/triangle_0/inst/ap_clk
    SLICE_X52Y300        FDRE                                         r  mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[13]/C
                         clock pessimism             -0.097     1.831    
    SLICE_X52Y300        FDRE (Hold_fdre_C_D)         0.092     1.923    mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.749     1.538    mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y297        FDRE                                         r  mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y297        FDRE (Prop_fdre_C_Q)         0.100     1.638 r  mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/Q
                         net (fo=1, routed)           0.056     1.694    mitx_petalinux_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_In_reg[0][6]
    SLICE_X44Y297        LUT6 (Prop_lut6_I0_O)        0.028     1.722 r  mitx_petalinux_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.722    mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]_0
    SLICE_X44Y297        FDRE                                         r  mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.995     1.833    mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y297        FDRE                                         r  mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[25]/C
                         clock pessimism             -0.284     1.549    
    SLICE_X44Y297        FDRE (Hold_fdre_C_D)         0.087     1.636    mitx_petalinux_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.747     1.536    mitx_petalinux_i/rst_processing_system7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y292        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y292        FDRE (Prop_fdre_C_Q)         0.100     1.636 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.056     1.692    mitx_petalinux_i/rst_processing_system7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[0]
    SLICE_X42Y292        LUT5 (Prop_lut5_I1_O)        0.028     1.720 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.720    mitx_petalinux_i/rst_processing_system7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X42Y292        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.993     1.831    mitx_petalinux_i/rst_processing_system7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X42Y292        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.284     1.547    
    SLICE_X42Y292        FDRE (Hold_fdre_C_D)         0.087     1.634    mitx_petalinux_i/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.312ns (65.107%)  route 0.167ns (34.893%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.743     1.532    mitx_petalinux_i/saw_gen/triangle_0/inst/ap_clk
    SLICE_X52Y299        FDRE                                         r  mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y299        FDRE (Prop_fdre_C_Q)         0.118     1.650 r  mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[7]/Q
                         net (fo=2, routed)           0.167     1.817    mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[7]
    SLICE_X52Y299        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.134     1.951 r  mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[7]_i_1_n_0
    SLICE_X52Y300        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.011 r  mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.011    mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[11]_i_1_n_6
    SLICE_X52Y300        FDRE                                         r  mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.090     1.928    mitx_petalinux_i/saw_gen/triangle_0/inst/ap_clk
    SLICE_X52Y300        FDRE                                         r  mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[12]/C
                         clock pessimism             -0.097     1.831    
    SLICE_X52Y300        FDRE (Hold_fdre_C_D)         0.092     1.923    mitx_petalinux_i/saw_gen/triangle_0/inst/err_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.146ns (34.307%)  route 0.280ns (65.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.749     1.538    mitx_petalinux_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y299        FDRE                                         r  mitx_petalinux_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y299        FDRE (Prop_fdre_C_Q)         0.118     1.656 r  mitx_petalinux_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/Q
                         net (fo=1, routed)           0.106     1.762    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[0]
    SLICE_X41Y299        LUT5 (Prop_lut5_I0_O)        0.028     1.790 r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]_i_1/O
                         net (fo=2, routed)           0.173     1.964    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[3]_i_1_n_0
    SLICE_X40Y300        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.095     1.933    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y300        FDRE                                         r  mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]/C
                         clock pessimism             -0.097     1.836    
    SLICE_X40Y300        FDRE (Hold_fdre_C_D)         0.038     1.874    mitx_petalinux_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.107ns (35.748%)  route 0.192ns (64.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.826     1.615    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X48Y306        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y306        FDRE (Prop_fdre_C_Q)         0.107     1.722 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=3, routed)           0.192     1.914    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]
    RAMB18_X3Y122        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.124     1.962    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X3Y122        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.282     1.680    
    RAMB18_X3Y122        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.145     1.825    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         10.000      7.817      RAMB18_X3Y122   mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y16  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X29Y294   mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[32]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X29Y294   mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[33]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X30Y293   mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X33Y303   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[34]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X33Y303   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[35]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X31Y305   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[36]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X31Y305   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[37]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X29Y299   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X26Y310   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X26Y310   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X26Y310   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X26Y310   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X26Y307   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X26Y310   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X26Y310   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X26Y310   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         5.000       4.220      SLICE_X26Y310   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X26Y307   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X32Y291   mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X32Y291   mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X32Y291   mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X32Y291   mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X32Y291   mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X32Y291   mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X30Y267   mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X26Y266   mitx_petalinux_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X34Y304   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.780         5.000       4.220      SLICE_X34Y307   mitx_petalinux_i/processing_system7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pl_clk_p
  To Clock:  pl_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pl_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { pl_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mitx_petalinux_clk_wiz_0_1
  To Clock:  clk_out1_mitx_petalinux_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       80.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.136ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@81.380ns - clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.404ns (40.700%)  route 0.589ns (59.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.742ns = ( 79.639 - 81.380 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760    -2.254    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.246    -2.008 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/Q
                         net (fo=2, routed)           0.589    -1.420    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072
    SLICE_X95Y250        LUT2 (Prop_lut2_I0_O)        0.158    -1.262 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1/O
                         net (fo=1, routed)           0.000    -1.262    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1_n_0
    SLICE_X95Y250        FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    H9                                                0.000    81.380 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    81.380    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    82.303 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    83.452    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531    75.921 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065    77.986    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    78.099 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540    79.639    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
                         clock pessimism             -0.513    79.126    
                         clock uncertainty           -0.287    78.839    
    SLICE_X95Y250        FDCE (Setup_fdce_C_D)        0.035    78.874    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg
  -------------------------------------------------------------------
                         required time                         78.874    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                 80.136    

Slack (MET) :             80.153ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@81.380ns - clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.415ns (41.350%)  route 0.589ns (58.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.742ns = ( 79.639 - 81.380 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.513ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760    -2.254    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.246    -2.008 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/Q
                         net (fo=2, routed)           0.589    -1.420    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072
    SLICE_X95Y250        LUT1 (Prop_lut1_I0_O)        0.169    -1.251 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_i_1/O
                         net (fo=1, routed)           0.000    -1.251    mitx_petalinux_i/i2s_block/atg_module_0/inst/p_0_in
    SLICE_X95Y250        FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                     81.380    81.380 r  
    H9                                                0.000    81.380 r  pl_clk_p (IN)
                         net (fo=0)                   0.000    81.380    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922    82.303 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149    83.452    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531    75.921 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065    77.986    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    78.099 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540    79.639    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                         clock pessimism             -0.513    79.126    
                         clock uncertainty           -0.287    78.839    
    SLICE_X95Y250        FDCE (Setup_fdce_C_D)        0.063    78.902    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg
  -------------------------------------------------------------------
                         required time                         78.902    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                 80.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.160ns (40.545%)  route 0.235ns (59.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.091    -0.480 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/Q
                         net (fo=2, routed)           0.235    -0.245    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072
    SLICE_X95Y250        LUT1 (Prop_lut1_I0_O)        0.069    -0.176 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_i_1/O
                         net (fo=1, routed)           0.000    -0.176    mitx_petalinux_i/i2s_block/atg_module_0/inst/p_0_in
    SLICE_X95Y250        FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                         clock pessimism              0.013    -0.571    
    SLICE_X95Y250        FDCE (Hold_fdce_C_D)         0.075    -0.496    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.157ns (40.089%)  route 0.235ns (59.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.091    -0.480 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/Q
                         net (fo=2, routed)           0.235    -0.245    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072
    SLICE_X95Y250        LUT2 (Prop_lut2_I0_O)        0.066    -0.179 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1/O
                         net (fo=1, routed)           0.000    -0.179    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1_n_0
    SLICE_X95Y250        FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
                         clock pessimism              0.013    -0.571    
    SLICE_X95Y250        FDCE (Hold_fdce_C_D)         0.060    -0.511    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.332    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mitx_petalinux_clk_wiz_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         81.380      79.780     BUFGCTRL_X0Y17   mitx_petalinux_i/audio_pll/inst/clkout1_buf/I
Min Period        n/a     FDRE/C              n/a            1.249         81.380      80.131     OLOGIC_X1Y316    i2s_tx_data_ext_reg/C
Min Period        n/a     FDRE/C              n/a            1.249         81.380      80.131     OLOGIC_X1Y313    i2s_ws_ext_reg/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         81.380      80.630     SLICE_X95Y250    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         81.380      80.680     SLICE_X213Y313   i2s_sck_ext_reg/C
Min Period        n/a     FDCE/C              n/a            0.700         81.380      80.680     SLICE_X95Y250    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.400         40.690      40.290     SLICE_X95Y250    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         40.690      40.290     SLICE_X95Y250    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         40.690      40.340     SLICE_X213Y313   i2s_sck_ext_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X95Y250    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X95Y250    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         40.690      40.340     SLICE_X213Y313   i2s_sck_ext_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         40.690      40.340     SLICE_X213Y313   i2s_sck_ext_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         40.690      40.340     SLICE_X213Y313   i2s_sck_ext_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X95Y250    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X95Y250    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X95Y250    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         40.690      40.340     SLICE_X95Y250    mitx_petalinux_i/i2s_block/atg_module_0/inst/count3_072_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  To Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072

Setup :            0  Failing Endpoints,  Worst Slack      159.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      162.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             159.477ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[8].sync_reg_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/D
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.901ns (30.012%)  route 2.101ns (69.988%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.313ns = ( 165.074 - 162.761 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760    -2.254    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269    -1.985 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343     0.358    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.478 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.031     2.509    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X46Y310        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[8].sync_reg_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y310        FDRE (Prop_fdre_C_Q)         0.308     2.817 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[8].sync_reg_reg[1][8]/Q
                         net (fo=16, routed)          0.901     3.717    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[8].sync_reg_reg[1]
    SLICE_X49Y311        LUT6 (Prop_lut6_I4_O)        0.053     3.770 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/tx_data1_carry_i_2/O
                         net (fo=1, routed)           0.388     4.158    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/DI[0]
    SLICE_X48Y311        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     4.465 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.465    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry_n_0
    SLICE_X48Y312        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.525 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.525    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry__0_n_0
    SLICE_X48Y313        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.585 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.585    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry__1_n_0
    SLICE_X48Y314        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     4.645 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1_carry__2/CO[3]
                         net (fo=1, routed)           0.813     5.458    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data1
    SLICE_X51Y311        LUT6 (Prop_lut6_I0_O)        0.053     5.511 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_i_1/O
                         net (fo=1, routed)           0.000     5.511    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_i_1_n_0
    SLICE_X51Y311        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   163.683 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   164.832    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   157.301 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   159.366    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   159.479 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540   161.019    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.216   161.235 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.965   163.200    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   163.313 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.761   165.074    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X51Y311        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/C  (IS_INVERTED)
                         clock pessimism              0.164   165.238    
                         clock uncertainty           -0.287   164.951    
    SLICE_X51Y311        FDRE (Setup_fdre_C_D)        0.037   164.988    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg
  -------------------------------------------------------------------
                         required time                        164.988    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                159.477    

Slack (MET) :             159.718ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        2.735ns  (logic 0.474ns (17.332%)  route 2.261ns (82.667%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 327.839 - 325.521 ) 
    Source Clock Delay      (SCD):    2.506ns = ( 165.266 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760   160.506    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269   160.775 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343   163.118    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   163.238 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.028   165.266    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X50Y309        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y309        FDRE (Prop_fdre_C_Q)         0.315   165.581 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/Q
                         net (fo=8, routed)           0.867   166.448    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X47Y301        LUT4 (Prop_lut4_I1_O)        0.053   166.501 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[5]_i_1/O
                         net (fo=13, routed)          0.596   167.097    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/E[0]
    SLICE_X47Y303        LUT6 (Prop_lut6_I5_O)        0.053   167.150 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3/O
                         net (fo=1, routed)           0.328   167.478    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3_n_0
    SLICE_X46Y304        LUT6 (Prop_lut6_I5_O)        0.053   167.531 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.470   168.001    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[4]
    SLICE_X46Y301        FDSE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540   323.779    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.216   323.995 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.965   325.960    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.073 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.766   327.839    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X46Y301        FDSE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.164   328.004    
                         clock uncertainty           -0.287   327.717    
    SLICE_X46Y301        FDSE (Setup_fdse_C_D)        0.002   327.719    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                        327.719    
                         arrival time                        -168.001    
  -------------------------------------------------------------------
                         slack                                159.718    

Slack (MET) :             159.817ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        2.636ns  (logic 0.474ns (17.985%)  route 2.161ns (82.014%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 327.839 - 325.521 ) 
    Source Clock Delay      (SCD):    2.506ns = ( 165.266 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760   160.506    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269   160.775 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343   163.118    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   163.238 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.028   165.266    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X50Y309        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y309        FDRE (Prop_fdre_C_Q)         0.315   165.581 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/Q
                         net (fo=8, routed)           0.867   166.448    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X47Y301        LUT4 (Prop_lut4_I1_O)        0.053   166.501 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[5]_i_1/O
                         net (fo=13, routed)          0.596   167.097    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/E[0]
    SLICE_X47Y303        LUT6 (Prop_lut6_I5_O)        0.053   167.150 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3/O
                         net (fo=1, routed)           0.328   167.478    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3_n_0
    SLICE_X46Y304        LUT6 (Prop_lut6_I5_O)        0.053   167.531 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.371   167.902    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[4]
    SLICE_X46Y302        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540   323.779    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.216   323.995 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.965   325.960    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.073 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.766   327.839    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X46Y302        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.164   328.004    
                         clock uncertainty           -0.287   327.717    
    SLICE_X46Y302        FDPE (Setup_fdpe_C_D)        0.002   327.719    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                        327.719    
                         arrival time                        -167.902    
  -------------------------------------------------------------------
                         slack                                159.817    

Slack (MET) :             159.819ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        2.415ns  (logic 0.368ns (15.237%)  route 2.047ns (84.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 327.836 - 325.521 ) 
    Source Clock Delay      (SCD):    2.506ns = ( 165.266 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760   160.506    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269   160.775 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343   163.118    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   163.238 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.028   165.266    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X50Y309        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y309        FDRE (Prop_fdre_C_Q)         0.315   165.581 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/Q
                         net (fo=8, routed)           0.890   166.471    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X47Y300        LUT4 (Prop_lut4_I0_O)        0.053   166.524 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.158   167.681    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X50Y305        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540   323.779    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.216   323.995 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.965   325.960    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.073 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.763   327.836    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X50Y305        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
                         clock pessimism              0.170   328.007    
                         clock uncertainty           -0.287   327.720    
    SLICE_X50Y305        FDRE (Setup_fdre_C_CE)      -0.219   327.501    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                        327.501    
                         arrival time                        -167.681    
  -------------------------------------------------------------------
                         slack                                159.819    

Slack (MET) :             159.819ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        2.415ns  (logic 0.368ns (15.237%)  route 2.047ns (84.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 327.836 - 325.521 ) 
    Source Clock Delay      (SCD):    2.506ns = ( 165.266 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760   160.506    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269   160.775 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343   163.118    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   163.238 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.028   165.266    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X50Y309        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y309        FDRE (Prop_fdre_C_Q)         0.315   165.581 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/Q
                         net (fo=8, routed)           0.890   166.471    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X47Y300        LUT4 (Prop_lut4_I0_O)        0.053   166.524 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.158   167.681    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X50Y305        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540   323.779    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.216   323.995 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.965   325.960    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.073 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.763   327.836    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X50Y305        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
                         clock pessimism              0.170   328.007    
                         clock uncertainty           -0.287   327.720    
    SLICE_X50Y305        FDRE (Setup_fdre_C_CE)      -0.219   327.501    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                        327.501    
                         arrival time                        -167.681    
  -------------------------------------------------------------------
                         slack                                159.819    

Slack (MET) :             159.819ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        2.415ns  (logic 0.368ns (15.237%)  route 2.047ns (84.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 327.836 - 325.521 ) 
    Source Clock Delay      (SCD):    2.506ns = ( 165.266 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760   160.506    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269   160.775 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343   163.118    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   163.238 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.028   165.266    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X50Y309        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y309        FDRE (Prop_fdre_C_Q)         0.315   165.581 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/Q
                         net (fo=8, routed)           0.890   166.471    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X47Y300        LUT4 (Prop_lut4_I0_O)        0.053   166.524 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.158   167.681    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X50Y305        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540   323.779    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.216   323.995 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.965   325.960    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.073 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.763   327.836    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X50Y305        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/C
                         clock pessimism              0.170   328.007    
                         clock uncertainty           -0.287   327.720    
    SLICE_X50Y305        FDRE (Setup_fdre_C_CE)      -0.219   327.501    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                        327.501    
                         arrival time                        -167.681    
  -------------------------------------------------------------------
                         slack                                159.819    

Slack (MET) :             159.819ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        2.415ns  (logic 0.368ns (15.237%)  route 2.047ns (84.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 327.836 - 325.521 ) 
    Source Clock Delay      (SCD):    2.506ns = ( 165.266 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760   160.506    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269   160.775 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343   163.118    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   163.238 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.028   165.266    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X50Y309        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y309        FDRE (Prop_fdre_C_Q)         0.315   165.581 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/Q
                         net (fo=8, routed)           0.890   166.471    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X47Y300        LUT4 (Prop_lut4_I0_O)        0.053   166.524 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.158   167.681    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X50Y305        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540   323.779    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.216   323.995 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.965   325.960    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.073 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.763   327.836    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X50Y305        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]/C
                         clock pessimism              0.170   328.007    
                         clock uncertainty           -0.287   327.720    
    SLICE_X50Y305        FDRE (Setup_fdre_C_CE)      -0.219   327.501    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]
  -------------------------------------------------------------------
                         required time                        327.501    
                         arrival time                        -167.681    
  -------------------------------------------------------------------
                         slack                                159.819    

Slack (MET) :             159.928ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        2.298ns  (logic 0.368ns (16.011%)  route 1.930ns (83.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.313ns = ( 327.834 - 325.521 ) 
    Source Clock Delay      (SCD):    2.506ns = ( 165.266 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760   160.506    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269   160.775 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343   163.118    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   163.238 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.028   165.266    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X50Y309        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y309        FDRE (Prop_fdre_C_Q)         0.315   165.581 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/Q
                         net (fo=8, routed)           0.890   166.471    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X47Y300        LUT4 (Prop_lut4_I0_O)        0.053   166.524 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.041   167.564    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X52Y306        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540   323.779    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.216   323.995 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.965   325.960    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.073 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.761   327.834    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X52Y306        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]/C
                         clock pessimism              0.164   327.999    
                         clock uncertainty           -0.287   327.712    
    SLICE_X52Y306        FDRE (Setup_fdre_C_CE)      -0.219   327.493    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                        327.493    
                         arrival time                        -167.564    
  -------------------------------------------------------------------
                         slack                                159.928    

Slack (MET) :             159.991ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        2.219ns  (logic 0.368ns (16.586%)  route 1.851ns (83.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 327.836 - 325.521 ) 
    Source Clock Delay      (SCD):    2.506ns = ( 165.266 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760   160.506    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269   160.775 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343   163.118    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   163.238 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.028   165.266    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X50Y309        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y309        FDRE (Prop_fdre_C_Q)         0.315   165.581 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/Q
                         net (fo=8, routed)           0.890   166.471    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X47Y300        LUT4 (Prop_lut4_I0_O)        0.053   166.524 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.961   167.485    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X51Y304        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540   323.779    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.216   323.995 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.965   325.960    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.073 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.763   327.836    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X51Y304        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
                         clock pessimism              0.170   328.007    
                         clock uncertainty           -0.287   327.720    
    SLICE_X51Y304        FDRE (Setup_fdre_C_CE)      -0.244   327.476    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                        327.476    
                         arrival time                        -167.485    
  -------------------------------------------------------------------
                         slack                                159.991    

Slack (MET) :             159.991ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            162.761ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        2.219ns  (logic 0.368ns (16.586%)  route 1.851ns (83.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 327.836 - 325.521 ) 
    Source Clock Delay      (SCD):    2.506ns = ( 165.266 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760   160.506    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269   160.775 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343   163.118    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   163.238 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.028   165.266    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X50Y309        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y309        FDRE (Prop_fdre_C_Q)         0.315   165.581 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/s_axis_tready_reg/Q
                         net (fo=8, routed)           0.890   166.471    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X47Y300        LUT4 (Prop_lut4_I0_O)        0.053   166.524 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1/O
                         net (fo=32, routed)          0.961   167.485    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X51Y304        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540   323.779    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.216   323.995 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.965   325.960    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.073 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.763   327.836    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X51Y304        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
                         clock pessimism              0.170   328.007    
                         clock uncertainty           -0.287   327.720    
    SLICE_X51Y304        FDRE (Setup_fdre_C_CE)      -0.244   327.476    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                        327.476    
                         arrival time                        -167.485    
  -------------------------------------------------------------------
                         slack                                159.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/C
                            (rising edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_q_reg/D
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.744%)  route 0.152ns (56.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003     0.532    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.558 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.829     1.387    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X46Y300        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y300        FDCE (Prop_fdce_C_Q)         0.118     1.505 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/Q
                         net (fo=5, routed)           0.152     1.657    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]
    SLICE_X46Y299        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.124    -0.459 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.203     0.744    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.774 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.996     1.770    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X46Y299        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_q_reg/C
                         clock pessimism             -0.263     1.506    
    SLICE_X46Y299        FDRE (Hold_fdre_C_D)         0.037     1.543    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_q_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_q_reg/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.771%)  route 0.286ns (66.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003     0.532    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.558 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.749     1.307    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X46Y299        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y299        FDRE (Prop_fdre_C_Q)         0.118     1.425 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_q_reg/Q
                         net (fo=1, routed)           0.183     1.608    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/fwft_rst_done_q
    SLICE_X47Y300        LUT2 (Prop_lut2_I1_O)        0.028     1.636 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=3, routed)           0.104     1.740    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/SR[0]
    SLICE_X47Y300        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.124    -0.459 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.203     0.744    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.774 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.096     1.870    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X47Y300        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.263     1.606    
    SLICE_X47Y300        FDRE (Hold_fdre_C_R)        -0.014     1.592    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_q_reg/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.771%)  route 0.286ns (66.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003     0.532    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.558 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.749     1.307    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X46Y299        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y299        FDRE (Prop_fdre_C_Q)         0.118     1.425 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_q_reg/Q
                         net (fo=1, routed)           0.183     1.608    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/fwft_rst_done_q
    SLICE_X47Y300        LUT2 (Prop_lut2_I1_O)        0.028     1.636 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=3, routed)           0.104     1.740    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/SR[0]
    SLICE_X47Y300        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.124    -0.459 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.203     0.744    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.774 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.096     1.870    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X47Y300        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.263     1.606    
    SLICE_X47Y300        FDRE (Hold_fdre_C_R)        -0.014     1.592    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_q_reg/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.146ns (33.771%)  route 0.286ns (66.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003     0.532    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.558 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.749     1.307    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X46Y299        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y299        FDRE (Prop_fdre_C_Q)         0.118     1.425 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_q_reg/Q
                         net (fo=1, routed)           0.183     1.608    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/fwft_rst_done_q
    SLICE_X47Y300        LUT2 (Prop_lut2_I1_O)        0.028     1.636 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=3, routed)           0.104     1.740    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/SR[0]
    SLICE_X47Y300        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.124    -0.459 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.203     0.744    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.774 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.096     1.870    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X47Y300        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.263     1.606    
    SLICE_X47Y300        FDRE (Hold_fdre_C_R)        -0.014     1.592    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[6].sync_reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[6].sync_reg_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.118ns (36.438%)  route 0.206ns (63.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003     0.532    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.558 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.829     1.387    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X42Y307        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[6].sync_reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y307        FDRE (Prop_fdre_C_Q)         0.118     1.505 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[6].sync_reg_reg[0][6]/Q
                         net (fo=1, routed)           0.206     1.711    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[6].sync_reg_reg[0]
    SLICE_X46Y309        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[6].sync_reg_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.124    -0.459 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.203     0.744    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.774 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.094     1.868    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X46Y309        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[6].sync_reg_reg[1][6]/C
                         clock pessimism             -0.448     1.419    
    SLICE_X46Y309        FDRE (Hold_fdre_C_D)         0.037     1.456    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[6].sync_reg_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.171ns (45.183%)  route 0.207ns (54.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003     0.532    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.558 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.826     1.384    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X50Y304        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y304        FDCE (Prop_fdce_C_Q)         0.107     1.491 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.207     1.699    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/p_5_out[1]
    SLICE_X48Y304        LUT6 (Prop_lut6_I2_O)        0.064     1.763 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx//O
                         net (fo=1, routed)           0.000     1.763    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/D[0]
    SLICE_X48Y304        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.124    -0.459 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.203     0.744    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.774 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.095     1.869    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X48Y304        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.448     1.420    
    SLICE_X48Y304        FDCE (Hold_fdce_C_D)         0.087     1.507    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[7].sync_reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[7].sync_reg_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.100ns (30.408%)  route 0.229ns (69.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003     0.532    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.558 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.831     1.389    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X45Y300        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[7].sync_reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y300        FDRE (Prop_fdre_C_Q)         0.100     1.489 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[7].sync_reg_reg[0][7]/Q
                         net (fo=1, routed)           0.229     1.718    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[7].sync_reg_reg[0]
    SLICE_X49Y301        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[7].sync_reg_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.124    -0.459 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.203     0.744    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.774 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.096     1.870    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/clock_3_072
    SLICE_X49Y301        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[7].sync_reg_reg[1][7]/C
                         clock pessimism             -0.448     1.421    
    SLICE_X49Y301        FDRE (Hold_fdre_C_D)         0.041     1.462    mitx_petalinux_i/i2s_block/i2s_tx/inst/bits_sync_0/db[7].sync_reg_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/D
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.028%)  route 0.192ns (59.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003     0.532    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.558 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.749     1.307    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X47Y299        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y299        FDRE (Prop_fdre_C_Q)         0.100     1.407 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/Q
                         net (fo=2, routed)           0.192     1.599    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_active
    SLICE_X47Y299        LUT5 (Prop_lut5_I0_O)        0.028     1.627 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_i_1/O
                         net (fo=1, routed)           0.000     1.627    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_i_1_n_0
    SLICE_X47Y299        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.124    -0.459 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.203     0.744    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.774 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.996     1.770    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X47Y299        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
                         clock pessimism             -0.462     1.307    
    SLICE_X47Y299        FDRE (Hold_fdre_C_D)         0.061     1.368    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.118ns (23.167%)  route 0.391ns (76.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003     0.532    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.558 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.828     1.386    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X48Y303        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y303        FDRE (Prop_fdre_C_Q)         0.118     1.504 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.391     1.896    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[5][4]
    RAMB18_X3Y122        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.124    -0.459 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.203     0.744    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.774 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.125     1.898    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB18_X3Y122        RAMB18E1                                     r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.448     1.450    
    RAMB18_X3Y122        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.633    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/D
                            (rising edge-triggered cell FDCE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.146ns (22.408%)  route 0.506ns (77.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003     0.532    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.558 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.749     1.307    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X46Y299        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y299        FDRE (Prop_fdre_C_Q)         0.118     1.425 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.sckt_rd_rst_d1_reg/Q
                         net (fo=2, routed)           0.506     1.931    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/sckt_rd_rst_fwft
    SLICE_X46Y300        LUT3 (Prop_lut3_I1_O)        0.028     1.959 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/gfwft_rst_done.fwft_rst_done_i_1/O
                         net (fo=1, routed)           0.000     1.959    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q_reg_reg[0]_0
    SLICE_X46Y300        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.124    -0.459 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.203     0.744    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.774 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.096     1.870    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X46Y300        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/C
                         clock pessimism             -0.263     1.606    
    SLICE_X46Y300        FDCE (Hold_fdce_C_D)         0.087     1.693    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
Waveform(ns):       { 0.000 162.761 }
Period(ns):         325.521
Sources:            { mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         325.521     323.338    RAMB18_X3Y122  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.600         325.521     323.921    BUFGCTRL_X0Y0  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         325.521     324.771    SLICE_X51Y308  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.750         325.521     324.771    SLICE_X51Y308  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[26]/C
Min Period        n/a     FDRE/C              n/a            0.750         325.521     324.771    SLICE_X51Y306  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[27]/C
Min Period        n/a     FDRE/C              n/a            0.750         325.521     324.771    SLICE_X51Y306  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         325.521     324.771    SLICE_X51Y306  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[29]/C
Min Period        n/a     FDRE/C              n/a            0.750         325.521     324.771    SLICE_X51Y306  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[30]/C
Min Period        n/a     FDRE/C              n/a            0.750         325.521     324.771    SLICE_X51Y308  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         325.521     324.771    SLICE_X51Y308  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X51Y308  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X51Y308  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X51Y308  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X51Y308  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X50Y306  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X50Y306  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X50Y306  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X50Y306  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         162.761     162.361    SLICE_X51Y305  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         162.761     162.361    SLICE_X50Y304  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X51Y303  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X51Y306  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X51Y306  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X51Y306  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X51Y306  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X51Y306  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X51Y306  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X51Y306  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X51Y306  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/samp_data_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         162.761     162.411    SLICE_X50Y308  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mitx_petalinux_clk_wiz_0_1
  To Clock:  clkfbout_mitx_petalinux_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       43.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mitx_petalinux_clk_wiz_0_1
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         45.000      43.400     BUFGCTRL_X0Y18   mitx_petalinux_i/audio_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         45.000      43.751     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         45.000      43.751     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       45.000      55.000     MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       45.000      168.360    MMCME2_ADV_X1Y5  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  To Clock:  clk_out1_mitx_petalinux_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       70.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.567ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             70.237ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            i2s_ws_ext_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@244.141ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        5.718ns  (logic 0.315ns (5.509%)  route 5.403ns (94.492%))
  Logic Levels:           0  
  Clock Path Skew:        -4.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 242.815 - 244.141 ) 
    Source Clock Delay      (SCD):    2.503ns = ( 165.264 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.733ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760   160.506    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269   160.775 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343   163.118    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   163.238 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.026   165.264    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X52Y310        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y310        FDRE (Prop_fdre_C_Q)         0.315   165.579 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/Q
                         net (fo=2, routed)           5.403   170.982    i2s_ws
    OLOGIC_X1Y313        FDRE                                         r  i2s_ws_ext_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                    244.141   244.141 r  
    H9                                                0.000   244.141 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   244.141    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   245.063 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   246.212    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   238.681 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   240.746    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   240.859 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.956   242.815    i2s_mclk_ext_OBUF
    OLOGIC_X1Y313        FDRE                                         r  i2s_ws_ext_reg/C
                         clock pessimism             -0.733   242.082    
                         clock uncertainty           -0.287   241.795    
    OLOGIC_X1Y313        FDRE (Setup_fdre_C_D)       -0.576   241.219    i2s_ws_ext_reg
  -------------------------------------------------------------------
                         required time                        241.219    
                         arrival time                        -170.982    
  -------------------------------------------------------------------
                         slack                                 70.237    

Slack (MET) :             70.246ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            i2s_tx_data_ext_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@244.141ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        5.708ns  (logic 0.272ns (4.766%)  route 5.436ns (95.234%))
  Logic Levels:           0  
  Clock Path Skew:        -4.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 242.814 - 244.141 ) 
    Source Clock Delay      (SCD):    2.504ns = ( 165.265 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.733ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760   160.506    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269   160.775 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343   163.118    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   163.238 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.027   165.265    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X51Y311        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y311        FDRE (Prop_fdre_C_Q)         0.272   165.537 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/Q
                         net (fo=2, routed)           5.436   170.973    i2s_tx_data
    OLOGIC_X1Y316        FDRE                                         r  i2s_tx_data_ext_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                    244.141   244.141 r  
    H9                                                0.000   244.141 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   244.141    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   245.063 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   246.212    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   238.681 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   240.746    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   240.859 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.955   242.814    i2s_mclk_ext_OBUF
    OLOGIC_X1Y316        FDRE                                         r  i2s_tx_data_ext_reg/C
                         clock pessimism             -0.733   242.081    
                         clock uncertainty           -0.287   241.794    
    OLOGIC_X1Y316        FDRE (Setup_fdre_C_D)       -0.576   241.218    i2s_tx_data_ext_reg
  -------------------------------------------------------------------
                         required time                        241.218    
                         arrival time                        -170.973    
  -------------------------------------------------------------------
                         slack                                 70.246    

Slack (MET) :             76.020ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                            (clock source 'mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072'  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@244.141ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        4.619ns  (logic 0.173ns (3.745%)  route 4.446ns (96.255%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.742ns = ( 242.399 - 244.141 ) 
    Source Clock Delay      (SCD):    -1.985ns = ( 160.775 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.733ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760   160.506    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269   160.775 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343   163.118    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   163.238 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.103   165.341    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG
    SLICE_X95Y250        LUT2 (Prop_lut2_I1_O)        0.053   165.394 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1/O
                         net (fo=1, routed)           0.000   165.394    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1_n_0
    SLICE_X95Y250        FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                    244.141   244.141 r  
    H9                                                0.000   244.141 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   244.141    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   245.063 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   246.212    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   238.681 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   240.746    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   240.859 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540   242.399    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
                         clock pessimism             -0.733   241.666    
                         clock uncertainty           -0.287   241.379    
    SLICE_X95Y250        FDCE (Setup_fdce_C_D)        0.035   241.414    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg
  -------------------------------------------------------------------
                         required time                        241.414    
                         arrival time                        -165.394    
  -------------------------------------------------------------------
                         slack                                 76.020    

Slack (MET) :             76.154ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                            (clock source 'mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072'  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            i2s_sck_ext_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@244.141ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        4.761ns  (logic 0.120ns (2.521%)  route 4.641ns (97.480%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 242.744 - 244.141 ) 
    Source Clock Delay      (SCD):    -1.985ns = ( 160.775 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.733ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041   163.801 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   165.031    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619   156.412 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214   158.626    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120   158.746 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760   160.506    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269   160.775 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343   163.118    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   163.238 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.298   165.536    i2s_sck
    SLICE_X213Y313       FDRE                                         f  i2s_sck_ext_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                    244.141   244.141 r  
    H9                                                0.000   244.141 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   244.141    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   245.063 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   246.212    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   238.681 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   240.746    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   240.859 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.885   242.744    i2s_mclk_ext_OBUF
    SLICE_X213Y313       FDRE                                         r  i2s_sck_ext_reg/C
                         clock pessimism             -0.733   242.011    
                         clock uncertainty           -0.287   241.724    
    SLICE_X213Y313       FDRE (Setup_fdre_C_D)       -0.034   241.690    i2s_sck_ext_reg
  -------------------------------------------------------------------
                         required time                        241.690    
                         arrival time                        -165.536    
  -------------------------------------------------------------------
                         slack                                 76.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.567ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                            (clock source 'mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072'  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            i2s_sck_ext_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        1.975ns  (logic 0.026ns (1.317%)  route 1.949ns (98.683%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns = ( 162.399 - 162.761 ) 
    Source Clock Delay      (SCD):    -0.471ns = ( 162.290 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397   163.158 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503   163.661    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189   160.472 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002   161.474    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   161.500 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690   162.190    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100   162.290 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003   163.293    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   163.319 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.946   164.265    i2s_sck
    SLICE_X213Y313       FDRE                                         f  i2s_sck_ext_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479   163.239 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   163.792    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658   160.134 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077   161.211    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030   161.241 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.158   162.399    i2s_mclk_ext_OBUF
    SLICE_X213Y313       FDRE                                         r  i2s_sck_ext_reg/C
                         clock pessimism              0.259   162.658    
    SLICE_X213Y313       FDRE (Hold_fdre_C_D)         0.040   162.698    i2s_sck_ext_reg
  -------------------------------------------------------------------
                         required time                       -162.698    
                         arrival time                         164.265    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.670ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                            (clock source 'mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072'  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.054ns (2.879%)  route 1.822ns (97.121%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003     0.532    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.558 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.819     1.377    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG
    SLICE_X95Y250        LUT2 (Prop_lut2_I1_O)        0.028     1.405 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1/O
                         net (fo=1, routed)           0.000     1.405    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_i_1_n_0
    SLICE_X95Y250        FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE                                         r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/C
                         clock pessimism              0.259    -0.325    
    SLICE_X95Y250        FDCE (Hold_fdce_C_D)         0.060    -0.265    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             4.330ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            i2s_tx_data_ext_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        2.786ns  (logic 0.107ns (3.841%)  route 2.679ns (96.159%))
  Logic Levels:           0  
  Clock Path Skew:        -1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 162.427 - 162.761 ) 
    Source Clock Delay      (SCD):    1.382ns = ( 164.143 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397   163.158 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503   163.661    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189   160.472 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002   161.474    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   161.500 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690   162.190    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100   162.290 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003   163.293    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   163.319 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.824   164.143    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X51Y311        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y311        FDRE (Prop_fdre_C_Q)         0.107   164.250 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_data_reg/Q
                         net (fo=2, routed)           2.679   166.928    i2s_tx_data
    OLOGIC_X1Y316        FDRE                                         r  i2s_tx_data_ext_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479   163.239 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   163.792    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658   160.134 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077   161.211    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030   161.241 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.186   162.427    i2s_mclk_ext_OBUF
    OLOGIC_X1Y316        FDRE                                         r  i2s_tx_data_ext_reg/C
                         clock pessimism              0.259   162.686    
    OLOGIC_X1Y316        FDRE (Hold_fdre_C_D)        -0.087   162.599    i2s_tx_data_ext_reg
  -------------------------------------------------------------------
                         required time                       -162.599    
                         arrival time                         166.928    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.335ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/C
                            (falling edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            i2s_ws_ext_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mitx_petalinux_clk_wiz_0_1  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_mitx_petalinux_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mitx_petalinux_clk_wiz_0_1 rise@162.761ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall@162.761ns)
  Data Path Delay:        2.793ns  (logic 0.123ns (4.403%)  route 2.670ns (95.597%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 162.427 - 162.761 ) 
    Source Clock Delay      (SCD):    1.380ns = ( 164.141 - 162.761 ) 
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 fall edge)
                                                    162.761   162.761 f  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397   163.158 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503   163.661    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189   160.472 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002   161.474    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   161.500 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690   162.190    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100   162.290 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003   163.293    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   163.319 f  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.822   164.141    mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/clock_3_072
    SLICE_X52Y310        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y310        FDRE (Prop_fdre_C_Q)         0.123   164.264 r  mitx_petalinux_i/i2s_block/i2s_tx/inst/TRANSMITTER_DEC/tx_ws_clk_reg/Q
                         net (fo=2, routed)           2.670   166.934    i2s_ws
    OLOGIC_X1Y313        FDRE                                         r  i2s_ws_ext_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mitx_petalinux_clk_wiz_0_1 rise edge)
                                                    162.761   162.761 r  
    H9                                                0.000   162.761 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   162.761    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479   163.239 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   163.792    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658   160.134 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077   161.211    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030   161.241 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.186   162.427    i2s_mclk_ext_OBUF
    OLOGIC_X1Y313        FDRE                                         r  i2s_ws_ext_reg/C
                         clock pessimism              0.259   162.686    
    OLOGIC_X1Y313        FDRE (Hold_fdre_C_D)        -0.087   162.599    i2s_ws_ext_reg
  -------------------------------------------------------------------
                         required time                       -162.599    
                         arrival time                         166.934    
  -------------------------------------------------------------------
                         slack                                  4.335    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.361ns (12.226%)  route 2.592ns (87.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 13.176 - 10.000 ) 
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.850     3.498    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y292        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y292        FDRE (Prop_fdre_C_Q)         0.308     3.806 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.112     4.918    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X45Y304        LUT1 (Prop_lut1_I0_O)        0.053     4.971 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         1.480     6.451    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_0
    SLICE_X39Y295        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.633    13.176    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X39Y295        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[0]/C
                         clock pessimism              0.294    13.470    
                         clock uncertainty           -0.154    13.316    
    SLICE_X39Y295        FDCE (Recov_fdce_C_CLR)     -0.255    13.061    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         13.061    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.361ns (12.226%)  route 2.592ns (87.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 13.176 - 10.000 ) 
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.850     3.498    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y292        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y292        FDRE (Prop_fdre_C_Q)         0.308     3.806 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.112     4.918    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X45Y304        LUT1 (Prop_lut1_I0_O)        0.053     4.971 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         1.480     6.451    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_0
    SLICE_X39Y295        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.633    13.176    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X39Y295        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[1]/C
                         clock pessimism              0.294    13.470    
                         clock uncertainty           -0.154    13.316    
    SLICE_X39Y295        FDCE (Recov_fdce_C_CLR)     -0.255    13.061    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[1]
  -------------------------------------------------------------------
                         required time                         13.061    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.361ns (12.226%)  route 2.592ns (87.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 13.176 - 10.000 ) 
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.850     3.498    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y292        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y292        FDRE (Prop_fdre_C_Q)         0.308     3.806 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.112     4.918    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X45Y304        LUT1 (Prop_lut1_I0_O)        0.053     4.971 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         1.480     6.451    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_0
    SLICE_X39Y295        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.633    13.176    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X39Y295        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[2]/C
                         clock pessimism              0.294    13.470    
                         clock uncertainty           -0.154    13.316    
    SLICE_X39Y295        FDCE (Recov_fdce_C_CLR)     -0.255    13.061    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[2]
  -------------------------------------------------------------------
                         required time                         13.061    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.361ns (12.226%)  route 2.592ns (87.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 13.176 - 10.000 ) 
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.850     3.498    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y292        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y292        FDRE (Prop_fdre_C_Q)         0.308     3.806 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.112     4.918    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X45Y304        LUT1 (Prop_lut1_I0_O)        0.053     4.971 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         1.480     6.451    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_0
    SLICE_X39Y295        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.633    13.176    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X39Y295        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[3]/C
                         clock pessimism              0.294    13.470    
                         clock uncertainty           -0.154    13.316    
    SLICE_X39Y295        FDCE (Recov_fdce_C_CLR)     -0.255    13.061    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                         13.061    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.361ns (12.226%)  route 2.592ns (87.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 13.176 - 10.000 ) 
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.850     3.498    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y292        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y292        FDRE (Prop_fdre_C_Q)         0.308     3.806 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.112     4.918    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X45Y304        LUT1 (Prop_lut1_I0_O)        0.053     4.971 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         1.480     6.451    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_0
    SLICE_X39Y295        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.633    13.176    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X39Y295        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[6]/C
                         clock pessimism              0.294    13.470    
                         clock uncertainty           -0.154    13.316    
    SLICE_X39Y295        FDCE (Recov_fdce_C_CLR)     -0.255    13.061    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[6]
  -------------------------------------------------------------------
                         required time                         13.061    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.361ns (12.904%)  route 2.437ns (87.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 13.177 - 10.000 ) 
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.850     3.498    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y292        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y292        FDRE (Prop_fdre_C_Q)         0.308     3.806 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.112     4.918    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X45Y304        LUT1 (Prop_lut1_I0_O)        0.053     4.971 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         1.325     6.296    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_0
    SLICE_X34Y296        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.634    13.177    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X34Y296        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[15]/C
                         clock pessimism              0.294    13.471    
                         clock uncertainty           -0.154    13.317    
    SLICE_X34Y296        FDCE (Recov_fdce_C_CLR)     -0.192    13.125    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[15]
  -------------------------------------------------------------------
                         required time                         13.125    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.361ns (13.215%)  route 2.371ns (86.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 13.176 - 10.000 ) 
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.850     3.498    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y292        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y292        FDRE (Prop_fdre_C_Q)         0.308     3.806 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.112     4.918    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X45Y304        LUT1 (Prop_lut1_I0_O)        0.053     4.971 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         1.259     6.230    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_0
    SLICE_X41Y295        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.633    13.176    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X41Y295        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[7]/C
                         clock pessimism              0.301    13.477    
                         clock uncertainty           -0.154    13.323    
    SLICE_X41Y295        FDCE (Recov_fdce_C_CLR)     -0.255    13.068    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[7]
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                          -6.230    
  -------------------------------------------------------------------
                         slack                                  6.838    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.361ns (13.313%)  route 2.351ns (86.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 13.214 - 10.000 ) 
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.850     3.498    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y292        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y292        FDRE (Prop_fdre_C_Q)         0.308     3.806 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.112     4.918    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X45Y304        LUT1 (Prop_lut1_I0_O)        0.053     4.971 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         1.239     6.210    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_0
    SLICE_X28Y298        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.671    13.214    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X28Y298        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[10]/C
                         clock pessimism              0.294    13.508    
                         clock uncertainty           -0.154    13.354    
    SLICE_X28Y298        FDCE (Recov_fdce_C_CLR)     -0.255    13.099    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[10]
  -------------------------------------------------------------------
                         required time                         13.099    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.361ns (13.313%)  route 2.351ns (86.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 13.214 - 10.000 ) 
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.850     3.498    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y292        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y292        FDRE (Prop_fdre_C_Q)         0.308     3.806 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.112     4.918    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X45Y304        LUT1 (Prop_lut1_I0_O)        0.053     4.971 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         1.239     6.210    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_0
    SLICE_X28Y298        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.671    13.214    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X28Y298        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[8]/C
                         clock pessimism              0.294    13.508    
                         clock uncertainty           -0.154    13.354    
    SLICE_X28Y298        FDCE (Recov_fdce_C_CLR)     -0.255    13.099    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[8]
  -------------------------------------------------------------------
                         required time                         13.099    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.361ns (13.313%)  route 2.351ns (86.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 13.214 - 10.000 ) 
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.528     1.528    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.648 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.850     3.498    mitx_petalinux_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y292        FDRE                                         r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y292        FDRE (Prop_fdre_C_Q)         0.308     3.806 r  mitx_petalinux_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.112     4.918    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aresetn
    SLICE_X45Y304        LUT1 (Prop_lut1_I0_O)        0.053     4.971 f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2/O
                         net (fo=143, routed)         1.239     6.210    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_awready_r_i_2_n_0
    SLICE_X28Y298        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.430    11.430    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    11.543 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.671    13.214    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/mms_axi_aclk
    SLICE_X28Y298        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[9]/C
                         clock pessimism              0.294    13.508    
                         clock uncertainty           -0.154    13.354    
    SLICE_X28Y298        FDCE (Recov_fdce_C_CLR)     -0.255    13.099    mitx_petalinux_i/i2s_block/i2s_tx/inst/i2s_regmap/s_axi_wdata_reg_r_reg[9]
  -------------------------------------------------------------------
                         required time                         13.099    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  6.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.111%)  route 0.177ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.828     1.617    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X45Y305        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y305        FDRE (Prop_fdre_C_Q)         0.100     1.717 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.177     1.894    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/SR[0]
    SLICE_X46Y305        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.093     1.931    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X46Y305        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.282     1.649    
    SLICE_X46Y305        FDCE (Remov_fdce_C_CLR)     -0.050     1.599    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.111%)  route 0.177ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.828     1.617    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X45Y305        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y305        FDRE (Prop_fdre_C_Q)         0.100     1.717 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.177     1.894    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/SR[0]
    SLICE_X46Y305        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.093     1.931    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X46Y305        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.282     1.649    
    SLICE_X46Y305        FDCE (Remov_fdce_C_CLR)     -0.050     1.599    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.111%)  route 0.177ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.828     1.617    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X45Y305        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y305        FDRE (Prop_fdre_C_Q)         0.100     1.717 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.177     1.894    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/SR[0]
    SLICE_X46Y305        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.093     1.931    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X46Y305        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.282     1.649    
    SLICE_X46Y305        FDCE (Remov_fdce_C_CLR)     -0.050     1.599    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.111%)  route 0.177ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.828     1.617    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X45Y305        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y305        FDRE (Prop_fdre_C_Q)         0.100     1.717 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.177     1.894    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/SR[0]
    SLICE_X46Y305        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.093     1.931    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X46Y305        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.282     1.649    
    SLICE_X46Y305        FDCE (Remov_fdce_C_CLR)     -0.050     1.599    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.111%)  route 0.177ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.828     1.617    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X45Y305        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y305        FDRE (Prop_fdre_C_Q)         0.100     1.717 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.177     1.894    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/SR[0]
    SLICE_X46Y305        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.093     1.931    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X46Y305        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.282     1.649    
    SLICE_X46Y305        FDCE (Remov_fdce_C_CLR)     -0.050     1.599    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.111%)  route 0.177ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.828     1.617    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X45Y305        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y305        FDRE (Prop_fdre_C_Q)         0.100     1.717 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.177     1.894    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/SR[0]
    SLICE_X46Y305        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.093     1.931    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X46Y305        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.282     1.649    
    SLICE_X46Y305        FDCE (Remov_fdce_C_CLR)     -0.050     1.599    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.111%)  route 0.177ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.828     1.617    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X45Y305        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y305        FDRE (Prop_fdre_C_Q)         0.100     1.717 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.177     1.894    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/SR[0]
    SLICE_X46Y305        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.093     1.931    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X46Y305        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.282     1.649    
    SLICE_X46Y305        FDCE (Remov_fdce_C_CLR)     -0.050     1.599    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.111%)  route 0.177ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.828     1.617    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X45Y305        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y305        FDRE (Prop_fdre_C_Q)         0.100     1.717 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.177     1.894    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/SR[0]
    SLICE_X46Y305        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.093     1.931    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X46Y305        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.282     1.649    
    SLICE_X46Y305        FDCE (Remov_fdce_C_CLR)     -0.050     1.599    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.100ns (26.122%)  route 0.283ns (73.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.828     1.617    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X45Y303        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y303        FDPE (Prop_fdpe_C_Q)         0.100     1.717 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=5, routed)           0.283     2.000    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y298        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.994     1.832    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X46Y298        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.097     1.735    
    SLICE_X46Y298        FDPE (Remov_fdpe_C_PRE)     -0.052     1.683    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.100ns (30.633%)  route 0.226ns (69.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.763     0.763    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.789 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        0.828     1.617    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X45Y305        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y305        FDRE (Prop_fdre_C_Q)         0.100     1.717 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=44, routed)          0.226     1.943    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/SR[0]
    SLICE_X46Y306        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mitx_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.808     0.808    mitx_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.838 r  mitx_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1943, routed)        1.093     1.931    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X46Y306        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.282     1.649    
    SLICE_X46Y306        FDCE (Remov_fdce_C_CLR)     -0.050     1.599    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.344    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
  To Clock:  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072

Setup :            0  Failing Endpoints,  Worst Slack      323.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             323.696ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.322ns (24.141%)  route 1.012ns (75.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 327.839 - 325.521 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760    -2.254    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269    -1.985 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343     0.358    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.478 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.852     2.330    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X47Y299        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y299        FDRE (Prop_fdre_C_Q)         0.269     2.599 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/Q
                         net (fo=2, routed)           0.553     3.152    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/rd_rst_active
    SLICE_X48Y299        LUT3 (Prop_lut3_I0_O)        0.053     3.205 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.459     3.663    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X48Y300        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540   323.779    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.216   323.995 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.965   325.960    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.073 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.766   327.839    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X48Y300        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.035   327.875    
                         clock uncertainty           -0.287   327.588    
    SLICE_X48Y300        FDPE (Recov_fdpe_C_PRE)     -0.228   327.360    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        327.360    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                323.696    

Slack (MET) :             323.696ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.322ns (24.141%)  route 1.012ns (75.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 327.839 - 325.521 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760    -2.254    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269    -1.985 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343     0.358    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.478 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.852     2.330    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X47Y299        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y299        FDRE (Prop_fdre_C_Q)         0.269     2.599 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/Q
                         net (fo=2, routed)           0.553     3.152    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/rd_rst_active
    SLICE_X48Y299        LUT3 (Prop_lut3_I0_O)        0.053     3.205 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.459     3.663    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X48Y300        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540   323.779    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.216   323.995 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.965   325.960    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.073 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.766   327.839    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X48Y300        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.035   327.875    
                         clock uncertainty           -0.287   327.588    
    SLICE_X48Y300        FDPE (Recov_fdpe_C_PRE)     -0.228   327.360    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        327.360    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                323.696    

Slack (MET) :             323.696ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.322ns (24.141%)  route 1.012ns (75.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 327.839 - 325.521 ) 
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760    -2.254    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269    -1.985 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343     0.358    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.478 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.852     2.330    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X47Y299        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y299        FDRE (Prop_fdre_C_Q)         0.269     2.599 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.rd_rst_active_reg/Q
                         net (fo=2, routed)           0.553     3.152    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/rd_rst_active
    SLICE_X48Y299        LUT3 (Prop_lut3_I0_O)        0.053     3.205 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.459     3.663    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X48Y300        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540   323.779    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.216   323.995 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.965   325.960    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.073 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.766   327.839    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X48Y300        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.035   327.875    
                         clock uncertainty           -0.287   327.588    
    SLICE_X48Y300        FDPE (Recov_fdpe_C_PRE)     -0.228   327.360    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        327.360    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                323.696    

Slack (MET) :             323.711ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.282ns (24.324%)  route 0.877ns (75.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 327.836 - 325.521 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760    -2.254    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269    -1.985 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343     0.358    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.478 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.034     2.512    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X44Y303        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y303        FDRE (Prop_fdre_C_Q)         0.282     2.794 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.877     3.671    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X50Y304        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540   323.779    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.216   323.995 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.965   325.960    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.073 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.763   327.836    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X50Y304        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.164   328.001    
                         clock uncertainty           -0.287   327.714    
    SLICE_X50Y304        FDCE (Recov_fdce_C_CLR)     -0.332   327.382    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        327.382    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                323.711    

Slack (MET) :             323.711ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.282ns (24.324%)  route 0.877ns (75.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 327.836 - 325.521 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760    -2.254    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269    -1.985 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343     0.358    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.478 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.034     2.512    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X44Y303        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y303        FDRE (Prop_fdre_C_Q)         0.282     2.794 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.877     3.671    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X50Y304        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540   323.779    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.216   323.995 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.965   325.960    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.073 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.763   327.836    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X50Y304        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.164   328.001    
                         clock uncertainty           -0.287   327.714    
    SLICE_X50Y304        FDCE (Recov_fdce_C_CLR)     -0.332   327.382    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        327.382    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                323.711    

Slack (MET) :             323.711ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.282ns (24.324%)  route 0.877ns (75.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 327.836 - 325.521 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760    -2.254    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269    -1.985 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343     0.358    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.478 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.034     2.512    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X44Y303        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y303        FDRE (Prop_fdre_C_Q)         0.282     2.794 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.877     3.671    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X50Y304        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540   323.779    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.216   323.995 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.965   325.960    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.073 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.763   327.836    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X50Y304        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.164   328.001    
                         clock uncertainty           -0.287   327.714    
    SLICE_X50Y304        FDCE (Recov_fdce_C_CLR)     -0.332   327.382    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        327.382    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                323.711    

Slack (MET) :             323.747ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.282ns (24.324%)  route 0.877ns (75.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 327.836 - 325.521 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760    -2.254    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269    -1.985 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343     0.358    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.478 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.034     2.512    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X44Y303        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y303        FDRE (Prop_fdre_C_Q)         0.282     2.794 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.877     3.671    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X50Y304        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540   323.779    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.216   323.995 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.965   325.960    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.073 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.763   327.836    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X50Y304        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.164   328.001    
                         clock uncertainty           -0.287   327.714    
    SLICE_X50Y304        FDCE (Recov_fdce_C_CLR)     -0.296   327.418    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        327.418    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                323.747    

Slack (MET) :             323.747ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.282ns (24.324%)  route 0.877ns (75.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 327.836 - 325.521 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760    -2.254    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269    -1.985 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343     0.358    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.478 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.034     2.512    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X44Y303        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y303        FDRE (Prop_fdre_C_Q)         0.282     2.794 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.877     3.671    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X50Y304        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540   323.779    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.216   323.995 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.965   325.960    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.073 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.763   327.836    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X50Y304        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.164   328.001    
                         clock uncertainty           -0.287   327.714    
    SLICE_X50Y304        FDCE (Recov_fdce_C_CLR)     -0.296   327.418    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        327.418    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                323.747    

Slack (MET) :             323.747ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.282ns (24.324%)  route 0.877ns (75.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 327.836 - 325.521 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760    -2.254    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269    -1.985 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343     0.358    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.478 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.034     2.512    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X44Y303        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y303        FDRE (Prop_fdre_C_Q)         0.282     2.794 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.877     3.671    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X50Y304        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540   323.779    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.216   323.995 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.965   325.960    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.073 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.763   327.836    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X50Y304        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.164   328.001    
                         clock uncertainty           -0.287   327.714    
    SLICE_X50Y304        FDCE (Recov_fdce_C_CLR)     -0.296   327.418    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        327.418    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                323.747    

Slack (MET) :             323.747ns  (required time - arrival time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            325.521ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@325.521ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.282ns (24.324%)  route 0.877ns (75.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 327.836 - 325.521 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.570ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     1.041     1.041 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.271    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.619    -6.348 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.214    -4.134    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120    -4.014 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.760    -2.254    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.269    -1.985 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           2.343     0.358    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     0.478 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         2.034     2.512    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X44Y303        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y303        FDRE (Prop_fdre_C_Q)         0.282     2.794 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=44, routed)          0.877     3.671    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0]
    SLICE_X50Y304        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                    325.521   325.521 r  
    H9                                                0.000   325.521 r  pl_clk_p (IN)
                         net (fo=0)                   0.000   325.521    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.922   326.443 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   327.592    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.531   320.061 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.065   322.126    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113   322.239 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           1.540   323.779    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.216   323.995 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.965   325.960    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   326.073 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.763   327.836    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X50Y304        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.164   328.001    
                         clock uncertainty           -0.287   327.714    
    SLICE_X50Y304        FDCE (Recov_fdce_C_CLR)     -0.296   327.418    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                        327.418    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                323.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.128ns (27.614%)  route 0.336ns (72.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003     0.532    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.558 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.749     1.307    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/m_aclk
    SLICE_X47Y299        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y299        FDRE (Prop_fdre_C_Q)         0.100     1.407 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.127     1.534    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg
    SLICE_X48Y299        LUT3 (Prop_lut3_I1_O)        0.028     1.562 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.209     1.771    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X48Y300        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.124    -0.459 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.203     0.744    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.774 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.096     1.870    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X48Y300        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.263     1.606    
    SLICE_X48Y300        FDPE (Remov_fdpe_C_PRE)     -0.052     1.554    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.128ns (27.614%)  route 0.336ns (72.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003     0.532    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.558 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.749     1.307    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/m_aclk
    SLICE_X47Y299        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y299        FDRE (Prop_fdre_C_Q)         0.100     1.407 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.127     1.534    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg
    SLICE_X48Y299        LUT3 (Prop_lut3_I1_O)        0.028     1.562 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.209     1.771    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X48Y300        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.124    -0.459 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.203     0.744    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.774 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.096     1.870    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X48Y300        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.263     1.606    
    SLICE_X48Y300        FDPE (Remov_fdpe_C_PRE)     -0.052     1.554    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.128ns (27.614%)  route 0.336ns (72.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003     0.532    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.558 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.749     1.307    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/m_aclk
    SLICE_X47Y299        FDRE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y299        FDRE (Prop_fdre_C_Q)         0.100     1.407 r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.127     1.534    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/Q_reg
    SLICE_X48Y299        LUT3 (Prop_lut3_I1_O)        0.028     1.562 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.209     1.771    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X48Y300        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.124    -0.459 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.203     0.744    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.774 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.096     1.870    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X48Y300        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.263     1.606    
    SLICE_X48Y300        FDPE (Remov_fdpe_C_PRE)     -0.052     1.554    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.091ns (34.539%)  route 0.172ns (65.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003     0.532    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.558 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.831     1.389    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X45Y302        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y302        FDPE (Prop_fdpe_C_Q)         0.091     1.480 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.172     1.653    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X48Y299        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.124    -0.459 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.203     0.744    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.774 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.996     1.770    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X48Y299        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.263     1.506    
    SLICE_X48Y299        FDPE (Remov_fdpe_C_PRE)     -0.090     1.416    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/CLR
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.095%)  route 0.150ns (55.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003     0.532    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.558 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.829     1.387    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X48Y300        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y300        FDPE (Prop_fdpe_C_Q)         0.118     1.505 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.150     1.655    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X46Y300        FDCE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.124    -0.459 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.203     0.744    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.774 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.096     1.870    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X46Y300        FDCE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg/C
                         clock pessimism             -0.468     1.401    
    SLICE_X46Y300        FDCE (Remov_fdce_C_CLR)     -0.050     1.351    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gfwft_rst_done.fwft_rst_done_reg
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.118ns (37.057%)  route 0.200ns (62.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003     0.532    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.558 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.829     1.387    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X48Y300        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y300        FDPE (Prop_fdpe_C_Q)         0.118     1.505 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.200     1.706    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X46Y302        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.124    -0.459 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.203     0.744    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.774 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.096     1.870    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X46Y302        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.468     1.401    
    SLICE_X46Y302        FDPE (Remov_fdpe_C_PRE)     -0.052     1.349    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.118ns (37.057%)  route 0.200ns (62.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003     0.532    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.558 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.829     1.387    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X48Y300        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y300        FDPE (Prop_fdpe_C_Q)         0.118     1.505 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.200     1.706    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X46Y302        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.124    -0.459 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.203     0.744    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.774 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.096     1.870    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X46Y302        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.468     1.401    
    SLICE_X46Y302        FDPE (Remov_fdpe_C_PRE)     -0.052     1.349    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.118ns (37.057%)  route 0.200ns (62.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003     0.532    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.558 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.829     1.387    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X48Y300        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y300        FDPE (Prop_fdpe_C_Q)         0.118     1.505 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.200     1.706    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X46Y302        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.124    -0.459 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.203     0.744    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.774 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.096     1.870    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X46Y302        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.468     1.401    
    SLICE_X46Y302        FDPE (Remov_fdpe_C_PRE)     -0.052     1.349    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.118ns (37.057%)  route 0.200ns (62.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003     0.532    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.558 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.829     1.387    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X48Y300        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y300        FDPE (Prop_fdpe_C_Q)         0.118     1.505 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.200     1.706    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X46Y302        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.124    -0.459 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.203     0.744    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.774 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.096     1.870    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X46Y302        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.468     1.401    
    SLICE_X46Y302        FDPE (Remov_fdpe_C_PRE)     -0.052     1.349    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns - mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.118ns (37.057%)  route 0.200ns (62.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.900    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.189    -2.289 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.002    -1.287    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.261 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.690    -0.571    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.100    -0.471 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.003     0.532    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.558 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         0.829     1.387    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X48Y300        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y300        FDPE (Prop_fdpe_C_Q)         0.118     1.505 f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=6, routed)           0.200     1.706    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X46Y302        FDPE                                         f  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  pl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mitx_petalinux_i/audio_pll/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  mitx_petalinux_i/audio_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.032    mitx_petalinux_i/audio_pll/inst/clk_in1_mitx_petalinux_clk_wiz_0_1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.658    -2.626 r  mitx_petalinux_i/audio_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.077    -1.549    mitx_petalinux_i/audio_pll/inst/clk_out1_mitx_petalinux_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.519 r  mitx_petalinux_i/audio_pll/inst/clkout1_buf/O
                         net (fo=6, routed)           0.936    -0.583    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_in
    SLICE_X95Y250        FDCE (Prop_fdce_C_Q)         0.124    -0.459 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_reg/Q
                         net (fo=1, routed)           1.203     0.744    mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.774 r  mitx_petalinux_i/i2s_block/atg_module_0/inst/clock_3_072_BUFG_inst/O
                         net (fo=162, routed)         1.096     1.870    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X46Y302        FDPE                                         r  mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.468     1.401    
    SLICE_X46Y302        FDPE (Remov_fdpe_C_PRE)     -0.052     1.349    mitx_petalinux_i/i2s_block/i2s_tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.356    





