{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627322148924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627322148924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 27 03:55:48 2021 " "Processing started: Tue Jul 27 03:55:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627322148924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627322148924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ThreeBit_Adder -c threebit_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off ThreeBit_Adder -c threebit_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627322148924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627322149370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627322149370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_2/projects/threebit_adder/testbench/half_adder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_2/projects/threebit_adder/testbench/half_adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder_tb " "Found entity 1: half_adder_tb" {  } { { "../testbench/half_adder_tb.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_2/projects/threebit_adder/testbench/half_adder_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627322157292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627322157292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_2/projects/threebit_adder/testbench/full_adder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_2/projects/threebit_adder/testbench/full_adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_tb " "Found entity 1: full_adder_tb" {  } { { "../testbench/full_adder_tb.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_2/projects/threebit_adder/testbench/full_adder_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627322157294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627322157294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_2/projects/threebit_adder/hdl/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_2/projects/threebit_adder/hdl/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../hdl/half_adder.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_2/projects/threebit_adder/hdl/half_adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627322157296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627322157296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_2/projects/threebit_adder/hdl/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_2/projects/threebit_adder/hdl/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../hdl/full_adder.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_2/projects/threebit_adder/hdl/full_adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627322157298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627322157298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_2/projects/threebit_adder/hdl/threebit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_2/projects/threebit_adder/hdl/threebit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 threebit_adder " "Found entity 1: threebit_adder" {  } { { "../hdl/threebit_adder.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_2/projects/threebit_adder/hdl/threebit_adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627322157301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627322157301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_2/projects/threebit_adder/testbench/threebit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mattz/onedrive/deakin/comp sci/2021/t2/sit329/assignments/week_2/projects/threebit_adder/testbench/threebit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 threebit_adder_tb " "Found entity 1: threebit_adder_tb" {  } { { "../testbench/threebit_adder.v" "" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_2/projects/threebit_adder/testbench/threebit_adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627322157304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627322157304 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "threebit_adder " "Elaborating entity \"threebit_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627322157333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:stage1 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:stage1\"" {  } { { "../hdl/threebit_adder.v" "stage1" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_2/projects/threebit_adder/hdl/threebit_adder.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627322157340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder full_adder:stage1\|half_adder:stage1 " "Elaborating entity \"half_adder\" for hierarchy \"full_adder:stage1\|half_adder:stage1\"" {  } { { "../hdl/full_adder.v" "stage1" { Text "C:/Users/mattz/OneDrive/Deakin/Comp Sci/2021/T2/SIT329/Assignments/Week_2/projects/threebit_adder/hdl/full_adder.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627322157345 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627322157763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627322157994 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627322157994 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627322158018 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627322158018 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627322158018 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627322158018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627322158029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 27 03:55:58 2021 " "Processing ended: Tue Jul 27 03:55:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627322158029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627322158029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627322158029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627322158029 ""}
