{
    "Project Name": "08_basic_examples_vhls_max_bounded_loop_loop_max_bounds",
    "Passed C-SIM": true,
    "C-SIM Failure Reason": null,
    "C-SIM Failure Details": [
        "INFO: [SIM 211-4] CSIM will launch GCC as the compiler.\n",
        "   Compiling ../../../../loop_max_bounds.cpp in debug mode\n",
        "   Generating csim.exe\n",
        "E:/Vitis/Vitis_HLS/2022.1/include/gmp.h:63:0: warning: \"__GMP_LIBGMP_DLL\" redefined\n",
        " #define __GMP_LIBGMP_DLL  0\n",
        " \n",
        "E:/Vitis/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition\n",
        " #define __GMP_LIBGMP_DLL 1\n",
        " \n",
        "Test passed !\n",
        "INFO: [SIM 211-1] CSim done with 0 errors.\n"
    ],
    "Passed C-synth": true,
    "C-SYNTH Failure Reason": null,
    "C-SYNTH Failure Details": [
        "WARNING: [HLS 207-5282] equality comparison result unused (loop_max_bounds.cpp:8:16)\n"
    ],
    "Passed Co-SIM": false,
    "Co-SIM Failure Reason": "Co-simulation time-out",
    "Co-SIM Failure Details": [
        "WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined\n"
    ]
}