-makelib xcelium_lib/xil_defaultlib -sv \
  "/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
-endlib
-makelib xcelium_lib/xpm \
  "/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_vga_core_0_0/sim/vcu_DT_blk_design_vga_core_0_0.v" \
-endlib
-makelib xcelium_lib/xlconstant_v1_1_6 \
  "../../../../vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_xlconstant_0_0/sim/vcu_DT_blk_design_xlconstant_0_0.v" \
-endlib
-makelib xcelium_lib/xbip_utils_v3_0_10 \
  "../../../../vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ipshared/1123/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_reg_fd_v12_0_6 \
  "../../../../vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ipshared/edec/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../../vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_pipe_v3_0_6 \
  "../../../../vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_addsub_v3_0_6 \
  "../../../../vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_addsub_v3_0_6 \
  "../../../../vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ipshared/cfdd/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_addsub_v12_0_13 \
  "../../../../vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ipshared/cbe4/hdl/c_addsub_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_gate_bit_v12_0_6 \
  "../../../../vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ipshared/7161/hdl/c_gate_bit_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_counter_v3_0_6 \
  "../../../../vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ipshared/9ac8/hdl/xbip_counter_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_counter_binary_v12_0_13 \
  "../../../../vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ipshared/23f1/hdl/c_counter_binary_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_c_counter_binary_0_0/sim/vcu_DT_blk_design_c_counter_binary_0_0.vhd" \
-endlib
-makelib xcelium_lib/xlslice_v1_0_2 \
  "../../../../vcu118_display_test.srcs/sources_1/bd/vcu_DT_blk_design/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_xlslice_0_0/sim/vcu_DT_blk_design_xlslice_0_0.v" \
  "../../../bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_xlslice_0_1/sim/vcu_DT_blk_design_xlslice_0_1.v" \
  "../../../bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_xlslice_1_0/sim/vcu_DT_blk_design_xlslice_1_0.v" \
  "../../../bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_xlslice_2_0/sim/vcu_DT_blk_design_xlslice_2_0.v" \
  "../../../bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_clk_wiz_0/vcu_DT_blk_design_clk_wiz_0_clk_wiz.v" \
  "../../../bd/vcu_DT_blk_design/ip/vcu_DT_blk_design_clk_wiz_0/vcu_DT_blk_design_clk_wiz_0.v" \
  "../../../bd/vcu_DT_blk_design/sim/vcu_DT_blk_design.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

