

================================================================
== Vivado HLS Report for 'my_ip_hls'
================================================================
* Date:           Wed Apr  3 17:22:44 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        my_ip_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+-----+-----+-----+-----+----------+
        |               |            |  Latency  |  Interval | Pipeline |
        |    Instance   |   Module   | min | max | min | max |   Type   |
        +---------------+------------+-----+-----+-----+-----+----------+
        |ps2ip_fifo_U0  |ps2ip_fifo  |    1|    1|    1|    1| function |
        |core_U0        |core        |    1|    1|    1|    1| function |
        |ip2ps_fifo_U0  |ip2ps_fifo  |    2|    2|    1|    1| function |
        +---------------+------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        4|      -|     144|     256|
|Instance         |        -|      -|     217|     479|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        4|      0|     361|     735|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------+------------+---------+-------+-----+-----+
    |    Instance   |   Module   | BRAM_18K| DSP48E|  FF | LUT |
    +---------------+------------+---------+-------+-----+-----+
    |core_U0        |core        |        0|      0|   43|  119|
    |ip2ps_fifo_U0  |ip2ps_fifo  |        0|      0|  131|  259|
    |ps2ip_fifo_U0  |ps2ip_fifo  |        0|      0|   43|  101|
    +---------------+------------+---------+-------+-----+-----+
    |Total          |            |        0|      0|  217|  479|
    +---------------+------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------+---------+----+----+------+-----+---------+
    |         Name         | BRAM_18K| FF | LUT| Depth| Bits| Size:D*B|
    +----------------------+---------+----+----+------+-----+---------+
    |ip2psFifo_V_data_V_U  |        2|  54|  56|    64|   32|     2048|
    |ip2psFifo_V_last_V_U  |        0|   9|  36|    64|    1|       64|
    |ip2psFifo_V_strb_V_U  |        0|   9|  36|    64|    4|      256|
    |ps2ipFifo_V_data_V_U  |        2|  54|  56|    64|   32|     2048|
    |ps2ipFifo_V_last_V_U  |        0|   9|  36|    64|    1|       64|
    |ps2ipFifo_V_strb_V_U  |        0|   9|  36|    64|    4|      256|
    +----------------------+---------+----+----+------+-----+---------+
    |Total                 |        4| 144| 256|   384|   74|     4736|
    +----------------------+---------+----+----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |    Source Object   |    C Type    |
+------------------+-----+-----+--------------+--------------------+--------------+
|slaveIn_TDATA     |  in |   32|     axis     |  slaveIn_V_data_V  |    pointer   |
|slaveIn_TSTRB     |  in |    4|     axis     |  slaveIn_V_strb_V  |    pointer   |
|slaveIn_TLAST     |  in |    1|     axis     |  slaveIn_V_last_V  |    pointer   |
|slaveIn_TVALID    |  in |    1|     axis     |  slaveIn_V_last_V  |    pointer   |
|slaveIn_TREADY    | out |    1|     axis     |  slaveIn_V_last_V  |    pointer   |
|masterOut_TDATA   | out |   32|     axis     | masterOut_V_data_V |    pointer   |
|masterOut_TSTRB   | out |    4|     axis     | masterOut_V_strb_V |    pointer   |
|masterOut_TLAST   | out |    1|     axis     | masterOut_V_last_V |    pointer   |
|masterOut_TVALID  | out |    1|     axis     | masterOut_V_last_V |    pointer   |
|masterOut_TREADY  |  in |    1|     axis     | masterOut_V_last_V |    pointer   |
|ap_clk            |  in |    1| ap_ctrl_none |      my_ip_hls     | return value |
|ap_rst_n          |  in |    1| ap_ctrl_none |      my_ip_hls     | return value |
+------------------+-----+-----+--------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "call fastcc void @ps2ip_fifo(i32* %slaveIn_V_data_V, i4* %slaveIn_V_strb_V, i1* %slaveIn_V_last_V)" [my_ip_hls/my_ip_hls.cpp:22]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "call fastcc void @ps2ip_fifo(i32* %slaveIn_V_data_V, i4* %slaveIn_V_strb_V, i1* %slaveIn_V_last_V)" [my_ip_hls/my_ip_hls.cpp:22]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "call fastcc void @core() nounwind uwtable" [my_ip_hls/my_ip_hls.cpp:24]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 12 [1/2] (0.00ns)   --->   "call fastcc void @core() nounwind uwtable" [my_ip_hls/my_ip_hls.cpp:24]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 0.00ns
ST_5 : Operation 13 [3/3] (0.00ns)   --->   "call fastcc void @ip2ps_fifo(i32* %masterOut_V_data_V, i4* %masterOut_V_strb_V, i1* %masterOut_V_last_V)" [my_ip_hls/my_ip_hls.cpp:26]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 3.40ns
ST_6 : Operation 14 [2/3] (3.40ns)   --->   "call fastcc void @ip2ps_fifo(i32* %masterOut_V_data_V, i4* %masterOut_V_strb_V, i1* %masterOut_V_last_V)" [my_ip_hls/my_ip_hls.cpp:26]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 0.00ns
ST_7 : Operation 15 [1/3] (0.00ns)   --->   "call fastcc void @ip2ps_fifo(i32* %masterOut_V_data_V, i4* %masterOut_V_strb_V, i1* %masterOut_V_last_V)" [my_ip_hls/my_ip_hls.cpp:26]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 0.00ns
ST_8 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str2) nounwind" [my_ip_hls/my_ip_hls.cpp:6]
ST_8 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ip2psFifo_OC_V_OC_da, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i32* @ip2psFifo_V_data_V, i32* @ip2psFifo_V_data_V)"
ST_8 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @ip2psFifo_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 19 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ip2psFifo_OC_V_OC_la, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i1* @ip2psFifo_V_last_V, i1* @ip2psFifo_V_last_V)"
ST_8 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @ip2psFifo_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ip2psFifo_OC_V_OC_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i4* @ip2psFifo_V_strb_V, i4* @ip2psFifo_V_strb_V)"
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* @ip2psFifo_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ps2ipFifo_OC_V_OC_da, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i32* @ps2ipFifo_V_data_V, i32* @ps2ipFifo_V_data_V)"
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @ps2ipFifo_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ps2ipFifo_OC_V_OC_la, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i1* @ps2ipFifo_V_last_V, i1* @ps2ipFifo_V_last_V)"
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @ps2ipFifo_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @ps2ipFifo_OC_V_OC_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i4* @ps2ipFifo_V_strb_V, i4* @ps2ipFifo_V_strb_V)"
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* @ps2ipFifo_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %slaveIn_V_data_V), !map !52"
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %slaveIn_V_strb_V), !map !56"
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %slaveIn_V_last_V), !map !60"
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %masterOut_V_data_V), !map !64"
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %masterOut_V_strb_V), !map !68"
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %masterOut_V_last_V), !map !72"
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @my_ip_hls_str) nounwind"
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %slaveIn_V_data_V, i4* %slaveIn_V_strb_V, i1* %slaveIn_V_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [my_ip_hls/my_ip_hls.cpp:7]
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %masterOut_V_data_V, i4* %masterOut_V_strb_V, i1* %masterOut_V_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [my_ip_hls/my_ip_hls.cpp:8]
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [my_ip_hls/my_ip_hls.cpp:9]
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [my_ip_hls/my_ip_hls.cpp:28]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ slaveIn_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ slaveIn_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ slaveIn_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ masterOut_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ masterOut_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ masterOut_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ps2ipFifo_V_data_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ps2ipFifo_V_strb_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ps2ipFifo_V_last_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ip2psFifo_V_data_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ip2psFifo_V_strb_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ip2psFifo_V_last_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10 (call                ) [ 000000000]
StgValue_12 (call                ) [ 000000000]
StgValue_15 (call                ) [ 000000000]
StgValue_16 (specdataflowpipeline) [ 000000000]
empty       (specchannel         ) [ 000000000]
StgValue_18 (specinterface       ) [ 000000000]
empty_5     (specchannel         ) [ 000000000]
StgValue_20 (specinterface       ) [ 000000000]
empty_6     (specchannel         ) [ 000000000]
StgValue_22 (specinterface       ) [ 000000000]
empty_7     (specchannel         ) [ 000000000]
StgValue_24 (specinterface       ) [ 000000000]
empty_8     (specchannel         ) [ 000000000]
StgValue_26 (specinterface       ) [ 000000000]
empty_9     (specchannel         ) [ 000000000]
StgValue_28 (specinterface       ) [ 000000000]
StgValue_29 (specbitsmap         ) [ 000000000]
StgValue_30 (specbitsmap         ) [ 000000000]
StgValue_31 (specbitsmap         ) [ 000000000]
StgValue_32 (specbitsmap         ) [ 000000000]
StgValue_33 (specbitsmap         ) [ 000000000]
StgValue_34 (specbitsmap         ) [ 000000000]
StgValue_35 (spectopmodule       ) [ 000000000]
StgValue_36 (specinterface       ) [ 000000000]
StgValue_37 (specinterface       ) [ 000000000]
StgValue_38 (specinterface       ) [ 000000000]
StgValue_39 (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="slaveIn_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slaveIn_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="slaveIn_V_strb_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slaveIn_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="slaveIn_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slaveIn_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="masterOut_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="masterOut_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="masterOut_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="masterOut_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="masterOut_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="masterOut_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ps2ipFifo_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ipFifo_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ps2ipFifo_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ipFifo_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ps2ipFifo_V_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ipFifo_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ip2psFifo_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2psFifo_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ip2psFifo_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2psFifo_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ip2psFifo_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2psFifo_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ip_fifo"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="core"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2ps_fifo"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2psFifo_OC_V_OC_da"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2psFifo_OC_V_OC_la"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2psFifo_OC_V_OC_st"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ipFifo_OC_V_OC_da"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ipFifo_OC_V_OC_la"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps2ipFifo_OC_V_OC_st"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_ip_hls_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="grp_ps2ip_fifo_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="4" slack="0"/>
<pin id="82" dir="0" index="3" bw="1" slack="0"/>
<pin id="83" dir="0" index="4" bw="32" slack="0"/>
<pin id="84" dir="0" index="5" bw="4" slack="0"/>
<pin id="85" dir="0" index="6" bw="1" slack="0"/>
<pin id="86" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_9/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_core_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="0" index="3" bw="1" slack="0"/>
<pin id="99" dir="0" index="4" bw="32" slack="0"/>
<pin id="100" dir="0" index="5" bw="4" slack="0"/>
<pin id="101" dir="0" index="6" bw="1" slack="0"/>
<pin id="102" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_11/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_ip2ps_fifo_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="0" index="3" bw="1" slack="0"/>
<pin id="115" dir="0" index="4" bw="32" slack="0"/>
<pin id="116" dir="0" index="5" bw="4" slack="0"/>
<pin id="117" dir="0" index="6" bw="1" slack="0"/>
<pin id="118" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_13/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="78" pin=5"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="78" pin=6"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="110" pin=5"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="110" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: masterOut_V_data_V | {7 }
	Port: masterOut_V_strb_V | {7 }
	Port: masterOut_V_last_V | {7 }
	Port: ps2ipFifo_V_data_V | {2 }
	Port: ps2ipFifo_V_strb_V | {2 }
	Port: ps2ipFifo_V_last_V | {2 }
	Port: ip2psFifo_V_data_V | {4 }
	Port: ip2psFifo_V_strb_V | {4 }
	Port: ip2psFifo_V_last_V | {4 }
 - Input state : 
	Port: my_ip_hls : slaveIn_V_data_V | {1 }
	Port: my_ip_hls : slaveIn_V_strb_V | {1 }
	Port: my_ip_hls : slaveIn_V_last_V | {1 }
	Port: my_ip_hls : ps2ipFifo_V_data_V | {3 }
	Port: my_ip_hls : ps2ipFifo_V_strb_V | {3 }
	Port: my_ip_hls : ps2ipFifo_V_last_V | {3 }
	Port: my_ip_hls : ip2psFifo_V_data_V | {5 }
	Port: my_ip_hls : ip2psFifo_V_strb_V | {5 }
	Port: my_ip_hls : ip2psFifo_V_last_V | {5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|
| Operation|    Functional Unit    |    FF   |
|----------|-----------------------|---------|
|          |  grp_ps2ip_fifo_fu_78 |    38   |
|   call   |     grp_core_fu_94    |    38   |
|          | grp_ip2ps_fifo_fu_110 |    38   |
|----------|-----------------------|---------|
|   Total  |                       |   114   |
|----------|-----------------------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |   114  |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |    -   |
+-----------+--------+
|   Total   |   114  |
+-----------+--------+
