//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_35
.address_size 64

	// .globl	_Z8solveTEfPfS_PKfS1_fiS1_fiiiii
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};
.const .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry _Z8solveTEfPfS_PKfS1_fiS1_fiiiii(
	.param .u64 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_0,
	.param .u64 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_1,
	.param .u64 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_2,
	.param .u64 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_3,
	.param .f32 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_4,
	.param .u32 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_5,
	.param .u64 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_6,
	.param .f32 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_7,
	.param .u32 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_8,
	.param .u32 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_9,
	.param .u32 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_10,
	.param .u32 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_11,
	.param .u32 _Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_12
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<114>;
	.reg .f32 	%f<448>;
	.reg .b32 	%r<763>;
	.reg .b64 	%rd<152>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd65, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_0];
	ld.param.u64 	%rd66, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_1];
	ld.param.u64 	%rd67, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_2];
	ld.param.u64 	%rd69, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_3];
	ld.param.f32 	%f167, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_4];
	ld.param.u32 	%r285, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_5];
	ld.param.u64 	%rd68, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_6];
	ld.param.f32 	%f168, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_7];
	ld.param.u32 	%r286, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_8];
	ld.param.u32 	%r289, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_9];
	ld.param.u32 	%r287, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_10];
	ld.param.u32 	%r290, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_11];
	ld.param.u32 	%r288, [_Z8solveTEfPfS_PKfS1_fiS1_fiiiii_param_12];
	cvta.to.global.u64 	%rd1, %rd69;
	mov.u32 	%r291, %ctaid.x;
	mov.u32 	%r292, %ntid.x;
	mov.u32 	%r293, %tid.x;
	mad.lo.s32 	%r294, %r286, %r285, %r293;
	mad.lo.s32 	%r295, %r291, %r292, %r294;
	cvt.u64.u32	%rd2, %r295;
	mov.u32 	%r296, %ctaid.y;
	mov.u32 	%r297, %ntid.y;
	mov.u32 	%r298, %tid.y;
	mad.lo.s32 	%r299, %r287, %r285, %r298;
	mad.lo.s32 	%r300, %r296, %r297, %r299;
	cvt.u64.u32	%rd3, %r300;
	mul.lo.s32 	%r301, %r289, %r285;
	cvt.s64.s32	%rd70, %r301;
	mul.lo.s32 	%r302, %r290, %r285;
	cvt.s64.s32	%rd71, %r302;
	setp.ge.u64	%p1, %rd3, %rd71;
	setp.ge.u64	%p2, %rd2, %rd70;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB0_201;

	cvt.s64.s32	%rd4, %r285;
	and.b64  	%rd72, %rd4, -4294967296;
	setp.eq.s64	%p4, %rd72, 0;
	@%p4 bra 	BB0_3;

	div.u64 	%rd132, %rd2, %rd4;
	bra.uni 	BB0_4;

BB0_3:
	cvt.u32.u64	%r303, %rd4;
	cvt.u32.u64	%r304, %rd2;
	div.u32 	%r305, %r304, %r303;
	cvt.u64.u32	%rd132, %r305;

BB0_4:
	cvt.rn.f32.u64	%f169, %rd132;
	cvt.rmi.f32.f32	%f170, %f169;
	cvt.rzi.u64.f32	%rd8, %f170;
	@%p4 bra 	BB0_6;

	div.u64 	%rd133, %rd3, %rd4;
	bra.uni 	BB0_7;

BB0_6:
	cvt.u32.u64	%r306, %rd4;
	cvt.u32.u64	%r307, %rd3;
	div.u32 	%r308, %r307, %r306;
	cvt.u64.u32	%rd133, %r308;

BB0_7:
	cvt.rn.f32.u64	%f171, %rd133;
	cvt.rmi.f32.f32	%f172, %f171;
	cvt.rzi.u64.f32	%rd12, %f172;
	setp.gt.u64	%p6, %rd8, %rd12;
	@%p6 bra 	BB0_201;

	@%p4 bra 	BB0_10;

	rem.u64 	%rd134, %rd2, %rd4;
	bra.uni 	BB0_11;

BB0_10:
	cvt.u32.u64	%r309, %rd4;
	cvt.u32.u64	%r310, %rd2;
	rem.u32 	%r311, %r310, %r309;
	cvt.u64.u32	%rd134, %r311;

BB0_11:
	@%p4 bra 	BB0_13;

	rem.u64 	%rd135, %rd3, %rd4;
	bra.uni 	BB0_14;

BB0_13:
	cvt.u32.u64	%r312, %rd4;
	cvt.u32.u64	%r313, %rd3;
	rem.u32 	%r314, %r313, %r312;
	cvt.u64.u32	%rd135, %r314;

BB0_14:
	mul.lo.s64 	%rd76, %rd134, %rd4;
	add.s64 	%rd77, %rd76, %rd135;
	cvta.to.global.u64 	%rd78, %rd67;
	shl.b64 	%rd79, %rd77, 2;
	add.s64 	%rd80, %rd78, %rd79;
	ld.global.f32 	%f1, [%rd80];
	mul.lo.s64 	%rd81, %rd4, 6;
	mul.lo.s64 	%rd19, %rd81, %rd8;
	mul.lo.s64 	%rd20, %rd81, %rd12;
	mul.lo.s64 	%rd82, %rd135, 3;
	add.s64 	%rd83, %rd82, %rd19;
	shl.b64 	%rd84, %rd83, 2;
	add.s64 	%rd85, %rd1, %rd84;
	mul.lo.s64 	%rd86, %rd134, 3;
	add.s64 	%rd87, %rd86, %rd20;
	shl.b64 	%rd88, %rd87, 2;
	add.s64 	%rd89, %rd1, %rd88;
	ld.global.f32 	%f2, [%rd85];
	ld.global.f32 	%f3, [%rd89];
	sub.f32 	%f173, %f3, %f2;
	ld.global.f32 	%f4, [%rd85+4];
	ld.global.f32 	%f5, [%rd89+4];
	sub.f32 	%f174, %f5, %f4;
	mul.f32 	%f175, %f174, %f174;
	fma.rn.f32 	%f176, %f173, %f173, %f175;
	ld.global.f32 	%f6, [%rd85+8];
	ld.global.f32 	%f7, [%rd89+8];
	sub.f32 	%f177, %f7, %f6;
	fma.rn.f32 	%f178, %f177, %f177, %f176;
	sqrt.rn.f32 	%f179, %f178;
	mul.f32 	%f180, %f179, %f167;
	neg.f32 	%f406, %f180;
	add.u64 	%rd21, %SPL, 0;
	abs.f32 	%f9, %f406;
	setp.neu.f32	%p9, %f9, 0f7F800000;
	mov.f32 	%f400, %f406;
	@%p9 bra 	BB0_16;

	mov.f32 	%f181, 0f00000000;
	mul.rn.f32 	%f400, %f406, %f181;

BB0_16:
	mul.f32 	%f182, %f400, 0f3F22F983;
	cvt.rni.s32.f32	%r692, %f182;
	cvt.rn.f32.s32	%f183, %r692;
	neg.f32 	%f184, %f183;
	mov.f32 	%f185, 0f3FC90FDA;
	fma.rn.f32 	%f186, %f184, %f185, %f400;
	mov.f32 	%f187, 0f33A22168;
	fma.rn.f32 	%f188, %f184, %f187, %f186;
	mov.f32 	%f189, 0f27C234C5;
	fma.rn.f32 	%f401, %f184, %f189, %f188;
	abs.f32 	%f190, %f400;
	add.s64 	%rd22, %rd21, 24;
	setp.leu.f32	%p10, %f190, 0f47CE4780;
	@%p10 bra 	BB0_27;

	mov.b32 	 %r2, %f400;
	shr.u32 	%r3, %r2, 23;
	shl.b32 	%r317, %r2, 8;
	or.b32  	%r4, %r317, -2147483648;
	mov.u32 	%r684, 0;
	mov.u64 	%rd136, __cudart_i2opi_f;
	mov.u32 	%r683, -6;
	mov.u64 	%rd137, %rd21;

BB0_18:
	.pragma "nounroll";
	ld.const.u32 	%r320, [%rd136];
	// inline asm
	{
	mad.lo.cc.u32   %r318, %r320, %r4, %r684;
	madc.hi.u32     %r684, %r320, %r4,  0;
	}
	// inline asm
	st.local.u32 	[%rd137], %r318;
	add.s64 	%rd137, %rd137, 4;
	add.s64 	%rd136, %rd136, 4;
	add.s32 	%r683, %r683, 1;
	setp.ne.s32	%p11, %r683, 0;
	@%p11 bra 	BB0_18;

	and.b32  	%r323, %r3, 255;
	add.s32 	%r324, %r323, -128;
	shr.u32 	%r325, %r324, 5;
	and.b32  	%r9, %r2, -2147483648;
	st.local.u32 	[%rd22], %r684;
	mov.u32 	%r326, 6;
	sub.s32 	%r327, %r326, %r325;
	mul.wide.s32 	%rd92, %r327, 4;
	add.s64 	%rd27, %rd21, %rd92;
	ld.local.u32 	%r685, [%rd27];
	ld.local.u32 	%r686, [%rd27+-4];
	and.b32  	%r12, %r3, 31;
	setp.eq.s32	%p12, %r12, 0;
	@%p12 bra 	BB0_21;

	mov.u32 	%r328, 32;
	sub.s32 	%r329, %r328, %r12;
	shr.u32 	%r330, %r686, %r329;
	shl.b32 	%r331, %r685, %r12;
	add.s32 	%r685, %r330, %r331;
	ld.local.u32 	%r332, [%rd27+-8];
	shr.u32 	%r333, %r332, %r329;
	shl.b32 	%r334, %r686, %r12;
	add.s32 	%r686, %r333, %r334;

BB0_21:
	shr.u32 	%r335, %r686, 30;
	shl.b32 	%r336, %r685, 2;
	add.s32 	%r687, %r335, %r336;
	shl.b32 	%r18, %r686, 2;
	shr.u32 	%r337, %r687, 31;
	shr.u32 	%r338, %r685, 30;
	add.s32 	%r19, %r337, %r338;
	setp.eq.s32	%p13, %r337, 0;
	@%p13 bra 	BB0_22;

	not.b32 	%r339, %r687;
	neg.s32 	%r689, %r18;
	setp.eq.s32	%p14, %r18, 0;
	selp.u32	%r340, 1, 0, %p14;
	add.s32 	%r687, %r340, %r339;
	xor.b32  	%r688, %r9, -2147483648;
	bra.uni 	BB0_24;

BB0_22:
	mov.u32 	%r688, %r9;
	mov.u32 	%r689, %r18;

BB0_24:
	clz.b32 	%r691, %r687;
	setp.eq.s32	%p15, %r691, 0;
	shl.b32 	%r341, %r687, %r691;
	mov.u32 	%r342, 32;
	sub.s32 	%r343, %r342, %r691;
	shr.u32 	%r344, %r689, %r343;
	add.s32 	%r345, %r344, %r341;
	selp.b32	%r27, %r687, %r345, %p15;
	mov.u32 	%r346, -921707870;
	mul.hi.u32 	%r690, %r27, %r346;
	setp.eq.s32	%p16, %r9, 0;
	neg.s32 	%r347, %r19;
	selp.b32	%r692, %r19, %r347, %p16;
	setp.lt.s32	%p17, %r690, 1;
	@%p17 bra 	BB0_26;

	mul.lo.s32 	%r348, %r27, -921707870;
	shr.u32 	%r349, %r348, 31;
	shl.b32 	%r350, %r690, 1;
	add.s32 	%r690, %r349, %r350;
	add.s32 	%r691, %r691, 1;

BB0_26:
	mov.u32 	%r351, 126;
	sub.s32 	%r352, %r351, %r691;
	shl.b32 	%r353, %r352, 23;
	add.s32 	%r354, %r690, 1;
	shr.u32 	%r355, %r354, 7;
	add.s32 	%r356, %r355, 1;
	shr.u32 	%r357, %r356, 1;
	add.s32 	%r358, %r357, %r353;
	or.b32  	%r359, %r358, %r688;
	mov.b32 	 %f401, %r359;

BB0_27:
	mul.rn.f32 	%f15, %f401, %f401;
	add.s32 	%r35, %r692, 1;
	and.b32  	%r36, %r35, 1;
	setp.eq.s32	%p18, %r36, 0;
	@%p18 bra 	BB0_29;

	mov.f32 	%f191, 0fBAB6061A;
	mov.f32 	%f192, 0f37CCF5CE;
	fma.rn.f32 	%f402, %f192, %f15, %f191;
	bra.uni 	BB0_30;

BB0_29:
	mov.f32 	%f193, 0f3C08839E;
	mov.f32 	%f194, 0fB94CA1F9;
	fma.rn.f32 	%f402, %f194, %f15, %f193;

BB0_30:
	@%p18 bra 	BB0_32;

	mov.f32 	%f195, 0f3D2AAAA5;
	fma.rn.f32 	%f196, %f402, %f15, %f195;
	mov.f32 	%f197, 0fBF000000;
	fma.rn.f32 	%f403, %f196, %f15, %f197;
	bra.uni 	BB0_33;

BB0_32:
	mov.f32 	%f198, 0fBE2AAAA3;
	fma.rn.f32 	%f199, %f402, %f15, %f198;
	mov.f32 	%f200, 0f00000000;
	fma.rn.f32 	%f403, %f199, %f15, %f200;

BB0_33:
	fma.rn.f32 	%f404, %f403, %f401, %f401;
	@%p18 bra 	BB0_35;

	mov.f32 	%f201, 0f3F800000;
	fma.rn.f32 	%f404, %f403, %f15, %f201;

BB0_35:
	and.b32  	%r360, %r35, 2;
	setp.eq.s32	%p21, %r360, 0;
	@%p21 bra 	BB0_37;

	mov.f32 	%f202, 0f00000000;
	mov.f32 	%f203, 0fBF800000;
	fma.rn.f32 	%f404, %f404, %f203, %f202;

BB0_37:
	fma.rn.f32 	%f27, %f1, %f404, 0f00000000;
	@%p9 bra 	BB0_39;

	mov.f32 	%f204, 0f00000000;
	mul.rn.f32 	%f406, %f406, %f204;

BB0_39:
	mul.f32 	%f205, %f406, 0f3F22F983;
	cvt.rni.s32.f32	%r702, %f205;
	cvt.rn.f32.s32	%f206, %r702;
	neg.f32 	%f207, %f206;
	fma.rn.f32 	%f209, %f207, %f185, %f406;
	fma.rn.f32 	%f211, %f207, %f187, %f209;
	fma.rn.f32 	%f407, %f207, %f189, %f211;
	abs.f32 	%f213, %f406;
	setp.leu.f32	%p23, %f213, 0f47CE4780;
	@%p23 bra 	BB0_50;

	mov.b32 	 %r38, %f406;
	shr.u32 	%r39, %r38, 23;
	shl.b32 	%r363, %r38, 8;
	or.b32  	%r40, %r363, -2147483648;
	mov.u32 	%r694, 0;
	mov.u64 	%rd138, __cudart_i2opi_f;
	mov.u32 	%r693, -6;
	mov.u64 	%rd139, %rd21;

BB0_41:
	.pragma "nounroll";
	ld.const.u32 	%r366, [%rd138];
	// inline asm
	{
	mad.lo.cc.u32   %r364, %r366, %r40, %r694;
	madc.hi.u32     %r694, %r366, %r40,  0;
	}
	// inline asm
	st.local.u32 	[%rd139], %r364;
	add.s64 	%rd139, %rd139, 4;
	add.s64 	%rd138, %rd138, 4;
	add.s32 	%r693, %r693, 1;
	setp.ne.s32	%p24, %r693, 0;
	@%p24 bra 	BB0_41;

	and.b32  	%r369, %r39, 255;
	add.s32 	%r370, %r369, -128;
	shr.u32 	%r371, %r370, 5;
	and.b32  	%r45, %r38, -2147483648;
	st.local.u32 	[%rd22], %r694;
	mov.u32 	%r372, 6;
	sub.s32 	%r373, %r372, %r371;
	mul.wide.s32 	%rd94, %r373, 4;
	add.s64 	%rd32, %rd21, %rd94;
	ld.local.u32 	%r695, [%rd32];
	ld.local.u32 	%r696, [%rd32+-4];
	and.b32  	%r48, %r39, 31;
	setp.eq.s32	%p25, %r48, 0;
	@%p25 bra 	BB0_44;

	mov.u32 	%r374, 32;
	sub.s32 	%r375, %r374, %r48;
	shr.u32 	%r376, %r696, %r375;
	shl.b32 	%r377, %r695, %r48;
	add.s32 	%r695, %r376, %r377;
	ld.local.u32 	%r378, [%rd32+-8];
	shr.u32 	%r379, %r378, %r375;
	shl.b32 	%r380, %r696, %r48;
	add.s32 	%r696, %r379, %r380;

BB0_44:
	shr.u32 	%r381, %r696, 30;
	shl.b32 	%r382, %r695, 2;
	add.s32 	%r697, %r381, %r382;
	shl.b32 	%r54, %r696, 2;
	shr.u32 	%r383, %r697, 31;
	shr.u32 	%r384, %r695, 30;
	add.s32 	%r55, %r383, %r384;
	setp.eq.s32	%p26, %r383, 0;
	@%p26 bra 	BB0_45;

	not.b32 	%r385, %r697;
	neg.s32 	%r699, %r54;
	setp.eq.s32	%p27, %r54, 0;
	selp.u32	%r386, 1, 0, %p27;
	add.s32 	%r697, %r386, %r385;
	xor.b32  	%r698, %r45, -2147483648;
	bra.uni 	BB0_47;

BB0_45:
	mov.u32 	%r698, %r45;
	mov.u32 	%r699, %r54;

BB0_47:
	clz.b32 	%r701, %r697;
	setp.eq.s32	%p28, %r701, 0;
	shl.b32 	%r387, %r697, %r701;
	mov.u32 	%r388, 32;
	sub.s32 	%r389, %r388, %r701;
	shr.u32 	%r390, %r699, %r389;
	add.s32 	%r391, %r390, %r387;
	selp.b32	%r63, %r697, %r391, %p28;
	mov.u32 	%r392, -921707870;
	mul.hi.u32 	%r700, %r63, %r392;
	setp.eq.s32	%p29, %r45, 0;
	neg.s32 	%r393, %r55;
	selp.b32	%r702, %r55, %r393, %p29;
	setp.lt.s32	%p30, %r700, 1;
	@%p30 bra 	BB0_49;

	mul.lo.s32 	%r394, %r63, -921707870;
	shr.u32 	%r395, %r394, 31;
	shl.b32 	%r396, %r700, 1;
	add.s32 	%r700, %r395, %r396;
	add.s32 	%r701, %r701, 1;

BB0_49:
	mov.u32 	%r397, 126;
	sub.s32 	%r398, %r397, %r701;
	shl.b32 	%r399, %r398, 23;
	add.s32 	%r400, %r700, 1;
	shr.u32 	%r401, %r400, 7;
	add.s32 	%r402, %r401, 1;
	shr.u32 	%r403, %r402, 1;
	add.s32 	%r404, %r403, %r399;
	or.b32  	%r405, %r404, %r698;
	mov.b32 	 %f407, %r405;

BB0_50:
	mul.rn.f32 	%f33, %f407, %f407;
	and.b32  	%r71, %r702, 1;
	setp.eq.s32	%p31, %r71, 0;
	@%p31 bra 	BB0_52;

	mov.f32 	%f214, 0fBAB6061A;
	mov.f32 	%f215, 0f37CCF5CE;
	fma.rn.f32 	%f408, %f215, %f33, %f214;
	bra.uni 	BB0_53;

BB0_52:
	mov.f32 	%f216, 0f3C08839E;
	mov.f32 	%f217, 0fB94CA1F9;
	fma.rn.f32 	%f408, %f217, %f33, %f216;

BB0_53:
	@%p31 bra 	BB0_55;

	mov.f32 	%f218, 0f3D2AAAA5;
	fma.rn.f32 	%f219, %f408, %f33, %f218;
	mov.f32 	%f220, 0fBF000000;
	fma.rn.f32 	%f409, %f219, %f33, %f220;
	bra.uni 	BB0_56;

BB0_55:
	mov.f32 	%f221, 0fBE2AAAA3;
	fma.rn.f32 	%f222, %f408, %f33, %f221;
	mov.f32 	%f223, 0f00000000;
	fma.rn.f32 	%f409, %f222, %f33, %f223;

BB0_56:
	fma.rn.f32 	%f410, %f409, %f407, %f407;
	@%p31 bra 	BB0_58;

	mov.f32 	%f224, 0f3F800000;
	fma.rn.f32 	%f410, %f409, %f33, %f224;

BB0_58:
	and.b32  	%r406, %r702, 2;
	setp.eq.s32	%p34, %r406, 0;
	@%p34 bra 	BB0_60;

	mov.f32 	%f225, 0f00000000;
	mov.f32 	%f226, 0fBF800000;
	fma.rn.f32 	%f410, %f410, %f226, %f225;

BB0_60:
	fma.rn.f32 	%f45, %f1, %f410, 0f00000000;
	add.s64 	%rd95, %rd135, %rd4;
	mul.lo.s64 	%rd96, %rd95, 3;
	add.s64 	%rd97, %rd96, %rd19;
	shl.b64 	%rd98, %rd97, 2;
	add.s64 	%rd99, %rd1, %rd98;
	ld.global.f32 	%f46, [%rd99];
	sub.f32 	%f227, %f3, %f46;
	ld.global.f32 	%f47, [%rd99+4];
	sub.f32 	%f228, %f5, %f47;
	mul.f32 	%f229, %f228, %f228;
	fma.rn.f32 	%f230, %f227, %f227, %f229;
	ld.global.f32 	%f48, [%rd99+8];
	sub.f32 	%f231, %f7, %f48;
	fma.rn.f32 	%f232, %f231, %f231, %f230;
	sqrt.rn.f32 	%f233, %f232;
	mul.f32 	%f234, %f233, %f167;
	neg.f32 	%f418, %f234;
	abs.f32 	%f50, %f418;
	setp.neu.f32	%p35, %f50, 0f7F800000;
	mov.f32 	%f412, %f418;
	@%p35 bra 	BB0_62;

	mov.f32 	%f235, 0f00000000;
	mul.rn.f32 	%f412, %f418, %f235;

BB0_62:
	mul.f32 	%f236, %f412, 0f3F22F983;
	cvt.rni.s32.f32	%r712, %f236;
	cvt.rn.f32.s32	%f237, %r712;
	neg.f32 	%f238, %f237;
	fma.rn.f32 	%f240, %f238, %f185, %f412;
	fma.rn.f32 	%f242, %f238, %f187, %f240;
	fma.rn.f32 	%f413, %f238, %f189, %f242;
	abs.f32 	%f244, %f412;
	setp.leu.f32	%p36, %f244, 0f47CE4780;
	@%p36 bra 	BB0_73;

	mov.b32 	 %r73, %f412;
	shr.u32 	%r74, %r73, 23;
	shl.b32 	%r409, %r73, 8;
	or.b32  	%r75, %r409, -2147483648;
	mov.u32 	%r704, 0;
	mov.u64 	%rd140, __cudart_i2opi_f;
	mov.u32 	%r703, -6;
	mov.u64 	%rd141, %rd21;

BB0_64:
	.pragma "nounroll";
	ld.const.u32 	%r412, [%rd140];
	// inline asm
	{
	mad.lo.cc.u32   %r410, %r412, %r75, %r704;
	madc.hi.u32     %r704, %r412, %r75,  0;
	}
	// inline asm
	st.local.u32 	[%rd141], %r410;
	add.s64 	%rd141, %rd141, 4;
	add.s64 	%rd140, %rd140, 4;
	add.s32 	%r703, %r703, 1;
	setp.ne.s32	%p37, %r703, 0;
	@%p37 bra 	BB0_64;

	and.b32  	%r415, %r74, 255;
	add.s32 	%r416, %r415, -128;
	shr.u32 	%r417, %r416, 5;
	and.b32  	%r80, %r73, -2147483648;
	st.local.u32 	[%rd22], %r704;
	mov.u32 	%r418, 6;
	sub.s32 	%r419, %r418, %r417;
	mul.wide.s32 	%rd101, %r419, 4;
	add.s64 	%rd37, %rd21, %rd101;
	ld.local.u32 	%r705, [%rd37];
	ld.local.u32 	%r706, [%rd37+-4];
	and.b32  	%r83, %r74, 31;
	setp.eq.s32	%p38, %r83, 0;
	@%p38 bra 	BB0_67;

	mov.u32 	%r420, 32;
	sub.s32 	%r421, %r420, %r83;
	shr.u32 	%r422, %r706, %r421;
	shl.b32 	%r423, %r705, %r83;
	add.s32 	%r705, %r422, %r423;
	ld.local.u32 	%r424, [%rd37+-8];
	shr.u32 	%r425, %r424, %r421;
	shl.b32 	%r426, %r706, %r83;
	add.s32 	%r706, %r425, %r426;

BB0_67:
	shr.u32 	%r427, %r706, 30;
	shl.b32 	%r428, %r705, 2;
	add.s32 	%r707, %r427, %r428;
	shl.b32 	%r89, %r706, 2;
	shr.u32 	%r429, %r707, 31;
	shr.u32 	%r430, %r705, 30;
	add.s32 	%r90, %r429, %r430;
	setp.eq.s32	%p39, %r429, 0;
	@%p39 bra 	BB0_68;

	not.b32 	%r431, %r707;
	neg.s32 	%r709, %r89;
	setp.eq.s32	%p40, %r89, 0;
	selp.u32	%r432, 1, 0, %p40;
	add.s32 	%r707, %r432, %r431;
	xor.b32  	%r708, %r80, -2147483648;
	bra.uni 	BB0_70;

BB0_68:
	mov.u32 	%r708, %r80;
	mov.u32 	%r709, %r89;

BB0_70:
	clz.b32 	%r711, %r707;
	setp.eq.s32	%p41, %r711, 0;
	shl.b32 	%r433, %r707, %r711;
	mov.u32 	%r434, 32;
	sub.s32 	%r435, %r434, %r711;
	shr.u32 	%r436, %r709, %r435;
	add.s32 	%r437, %r436, %r433;
	selp.b32	%r98, %r707, %r437, %p41;
	mov.u32 	%r438, -921707870;
	mul.hi.u32 	%r710, %r98, %r438;
	setp.eq.s32	%p42, %r80, 0;
	neg.s32 	%r439, %r90;
	selp.b32	%r712, %r90, %r439, %p42;
	setp.lt.s32	%p43, %r710, 1;
	@%p43 bra 	BB0_72;

	mul.lo.s32 	%r440, %r98, -921707870;
	shr.u32 	%r441, %r440, 31;
	shl.b32 	%r442, %r710, 1;
	add.s32 	%r710, %r441, %r442;
	add.s32 	%r711, %r711, 1;

BB0_72:
	mov.u32 	%r443, 126;
	sub.s32 	%r444, %r443, %r711;
	shl.b32 	%r445, %r444, 23;
	add.s32 	%r446, %r710, 1;
	shr.u32 	%r447, %r446, 7;
	add.s32 	%r448, %r447, 1;
	shr.u32 	%r449, %r448, 1;
	add.s32 	%r450, %r449, %r445;
	or.b32  	%r451, %r450, %r708;
	mov.b32 	 %f413, %r451;

BB0_73:
	mul.rn.f32 	%f56, %f413, %f413;
	add.s32 	%r106, %r712, 1;
	and.b32  	%r107, %r106, 1;
	setp.eq.s32	%p44, %r107, 0;
	@%p44 bra 	BB0_75;

	mov.f32 	%f245, 0fBAB6061A;
	mov.f32 	%f246, 0f37CCF5CE;
	fma.rn.f32 	%f414, %f246, %f56, %f245;
	bra.uni 	BB0_76;

BB0_75:
	mov.f32 	%f247, 0f3C08839E;
	mov.f32 	%f248, 0fB94CA1F9;
	fma.rn.f32 	%f414, %f248, %f56, %f247;

BB0_76:
	@%p44 bra 	BB0_78;

	mov.f32 	%f249, 0f3D2AAAA5;
	fma.rn.f32 	%f250, %f414, %f56, %f249;
	mov.f32 	%f251, 0fBF000000;
	fma.rn.f32 	%f415, %f250, %f56, %f251;
	bra.uni 	BB0_79;

BB0_78:
	mov.f32 	%f252, 0fBE2AAAA3;
	fma.rn.f32 	%f253, %f414, %f56, %f252;
	mov.f32 	%f254, 0f00000000;
	fma.rn.f32 	%f415, %f253, %f56, %f254;

BB0_79:
	fma.rn.f32 	%f416, %f415, %f413, %f413;
	@%p44 bra 	BB0_81;

	mov.f32 	%f255, 0f3F800000;
	fma.rn.f32 	%f416, %f415, %f56, %f255;

BB0_81:
	and.b32  	%r452, %r106, 2;
	setp.eq.s32	%p47, %r452, 0;
	@%p47 bra 	BB0_83;

	mov.f32 	%f256, 0f00000000;
	mov.f32 	%f257, 0fBF800000;
	fma.rn.f32 	%f416, %f416, %f257, %f256;

BB0_83:
	@%p35 bra 	BB0_85;

	mov.f32 	%f258, 0f00000000;
	mul.rn.f32 	%f418, %f418, %f258;

BB0_85:
	mul.f32 	%f259, %f418, 0f3F22F983;
	cvt.rni.s32.f32	%r722, %f259;
	cvt.rn.f32.s32	%f260, %r722;
	neg.f32 	%f261, %f260;
	fma.rn.f32 	%f263, %f261, %f185, %f418;
	fma.rn.f32 	%f265, %f261, %f187, %f263;
	fma.rn.f32 	%f419, %f261, %f189, %f265;
	abs.f32 	%f267, %f418;
	mul.f32 	%f268, %f1, %f416;
	sub.f32 	%f71, %f27, %f268;
	setp.leu.f32	%p49, %f267, 0f47CE4780;
	@%p49 bra 	BB0_96;

	mov.b32 	 %r109, %f418;
	shr.u32 	%r110, %r109, 23;
	shl.b32 	%r455, %r109, 8;
	or.b32  	%r111, %r455, -2147483648;
	mov.u32 	%r714, 0;
	mov.u64 	%rd142, __cudart_i2opi_f;
	mov.u32 	%r713, -6;
	mov.u64 	%rd143, %rd21;

BB0_87:
	.pragma "nounroll";
	ld.const.u32 	%r458, [%rd142];
	// inline asm
	{
	mad.lo.cc.u32   %r456, %r458, %r111, %r714;
	madc.hi.u32     %r714, %r458, %r111,  0;
	}
	// inline asm
	st.local.u32 	[%rd143], %r456;
	add.s64 	%rd143, %rd143, 4;
	add.s64 	%rd142, %rd142, 4;
	add.s32 	%r713, %r713, 1;
	setp.ne.s32	%p50, %r713, 0;
	@%p50 bra 	BB0_87;

	and.b32  	%r461, %r110, 255;
	add.s32 	%r462, %r461, -128;
	shr.u32 	%r463, %r462, 5;
	and.b32  	%r116, %r109, -2147483648;
	st.local.u32 	[%rd22], %r714;
	mov.u32 	%r464, 6;
	sub.s32 	%r465, %r464, %r463;
	mul.wide.s32 	%rd103, %r465, 4;
	add.s64 	%rd42, %rd21, %rd103;
	ld.local.u32 	%r715, [%rd42];
	ld.local.u32 	%r716, [%rd42+-4];
	and.b32  	%r119, %r110, 31;
	setp.eq.s32	%p51, %r119, 0;
	@%p51 bra 	BB0_90;

	mov.u32 	%r466, 32;
	sub.s32 	%r467, %r466, %r119;
	shr.u32 	%r468, %r716, %r467;
	shl.b32 	%r469, %r715, %r119;
	add.s32 	%r715, %r468, %r469;
	ld.local.u32 	%r470, [%rd42+-8];
	shr.u32 	%r471, %r470, %r467;
	shl.b32 	%r472, %r716, %r119;
	add.s32 	%r716, %r471, %r472;

BB0_90:
	shr.u32 	%r473, %r716, 30;
	shl.b32 	%r474, %r715, 2;
	add.s32 	%r717, %r473, %r474;
	shl.b32 	%r125, %r716, 2;
	shr.u32 	%r475, %r717, 31;
	shr.u32 	%r476, %r715, 30;
	add.s32 	%r126, %r475, %r476;
	setp.eq.s32	%p52, %r475, 0;
	@%p52 bra 	BB0_91;

	not.b32 	%r477, %r717;
	neg.s32 	%r719, %r125;
	setp.eq.s32	%p53, %r125, 0;
	selp.u32	%r478, 1, 0, %p53;
	add.s32 	%r717, %r478, %r477;
	xor.b32  	%r718, %r116, -2147483648;
	bra.uni 	BB0_93;

BB0_91:
	mov.u32 	%r718, %r116;
	mov.u32 	%r719, %r125;

BB0_93:
	clz.b32 	%r721, %r717;
	setp.eq.s32	%p54, %r721, 0;
	shl.b32 	%r479, %r717, %r721;
	mov.u32 	%r480, 32;
	sub.s32 	%r481, %r480, %r721;
	shr.u32 	%r482, %r719, %r481;
	add.s32 	%r483, %r482, %r479;
	selp.b32	%r134, %r717, %r483, %p54;
	mov.u32 	%r484, -921707870;
	mul.hi.u32 	%r720, %r134, %r484;
	setp.eq.s32	%p55, %r116, 0;
	neg.s32 	%r485, %r126;
	selp.b32	%r722, %r126, %r485, %p55;
	setp.lt.s32	%p56, %r720, 1;
	@%p56 bra 	BB0_95;

	mul.lo.s32 	%r486, %r134, -921707870;
	shr.u32 	%r487, %r486, 31;
	shl.b32 	%r488, %r720, 1;
	add.s32 	%r720, %r487, %r488;
	add.s32 	%r721, %r721, 1;

BB0_95:
	mov.u32 	%r489, 126;
	sub.s32 	%r490, %r489, %r721;
	shl.b32 	%r491, %r490, 23;
	add.s32 	%r492, %r720, 1;
	shr.u32 	%r493, %r492, 7;
	add.s32 	%r494, %r493, 1;
	shr.u32 	%r495, %r494, 1;
	add.s32 	%r496, %r495, %r491;
	or.b32  	%r497, %r496, %r718;
	mov.b32 	 %f419, %r497;

BB0_96:
	mul.rn.f32 	%f74, %f419, %f419;
	and.b32  	%r142, %r722, 1;
	setp.eq.s32	%p57, %r142, 0;
	@%p57 bra 	BB0_98;

	mov.f32 	%f269, 0fBAB6061A;
	mov.f32 	%f270, 0f37CCF5CE;
	fma.rn.f32 	%f420, %f270, %f74, %f269;
	bra.uni 	BB0_99;

BB0_98:
	mov.f32 	%f271, 0f3C08839E;
	mov.f32 	%f272, 0fB94CA1F9;
	fma.rn.f32 	%f420, %f272, %f74, %f271;

BB0_99:
	@%p57 bra 	BB0_101;

	mov.f32 	%f273, 0f3D2AAAA5;
	fma.rn.f32 	%f274, %f420, %f74, %f273;
	mov.f32 	%f275, 0fBF000000;
	fma.rn.f32 	%f421, %f274, %f74, %f275;
	bra.uni 	BB0_102;

BB0_101:
	mov.f32 	%f276, 0fBE2AAAA3;
	fma.rn.f32 	%f277, %f420, %f74, %f276;
	mov.f32 	%f278, 0f00000000;
	fma.rn.f32 	%f421, %f277, %f74, %f278;

BB0_102:
	fma.rn.f32 	%f422, %f421, %f419, %f419;
	@%p57 bra 	BB0_104;

	mov.f32 	%f279, 0f3F800000;
	fma.rn.f32 	%f422, %f421, %f74, %f279;

BB0_104:
	and.b32  	%r498, %r722, 2;
	setp.eq.s32	%p60, %r498, 0;
	@%p60 bra 	BB0_106;

	mov.f32 	%f280, 0f00000000;
	mov.f32 	%f281, 0fBF800000;
	fma.rn.f32 	%f422, %f422, %f281, %f280;

BB0_106:
	add.s64 	%rd104, %rd134, %rd4;
	mul.lo.s64 	%rd105, %rd104, 3;
	add.s64 	%rd106, %rd105, %rd20;
	shl.b64 	%rd107, %rd106, 2;
	add.s64 	%rd108, %rd1, %rd107;
	ld.global.f32 	%f86, [%rd108];
	sub.f32 	%f282, %f86, %f2;
	ld.global.f32 	%f87, [%rd108+4];
	sub.f32 	%f283, %f87, %f4;
	mul.f32 	%f284, %f283, %f283;
	fma.rn.f32 	%f285, %f282, %f282, %f284;
	ld.global.f32 	%f88, [%rd108+8];
	sub.f32 	%f286, %f88, %f6;
	fma.rn.f32 	%f287, %f286, %f286, %f285;
	sqrt.rn.f32 	%f288, %f287;
	mul.f32 	%f289, %f288, %f167;
	neg.f32 	%f430, %f289;
	abs.f32 	%f90, %f430;
	setp.neu.f32	%p61, %f90, 0f7F800000;
	mov.f32 	%f424, %f430;
	@%p61 bra 	BB0_108;

	mov.f32 	%f290, 0f00000000;
	mul.rn.f32 	%f424, %f430, %f290;

BB0_108:
	mul.f32 	%f291, %f424, 0f3F22F983;
	cvt.rni.s32.f32	%r732, %f291;
	cvt.rn.f32.s32	%f292, %r732;
	neg.f32 	%f293, %f292;
	fma.rn.f32 	%f295, %f293, %f185, %f424;
	fma.rn.f32 	%f297, %f293, %f187, %f295;
	fma.rn.f32 	%f425, %f293, %f189, %f297;
	abs.f32 	%f299, %f424;
	mul.f32 	%f300, %f1, %f422;
	sub.f32 	%f94, %f45, %f300;
	setp.leu.f32	%p62, %f299, 0f47CE4780;
	@%p62 bra 	BB0_119;

	mov.b32 	 %r144, %f424;
	shr.u32 	%r145, %r144, 23;
	shl.b32 	%r501, %r144, 8;
	or.b32  	%r146, %r501, -2147483648;
	mov.u32 	%r724, 0;
	mov.u64 	%rd144, __cudart_i2opi_f;
	mov.u32 	%r723, -6;
	mov.u64 	%rd145, %rd21;

BB0_110:
	.pragma "nounroll";
	ld.const.u32 	%r504, [%rd144];
	// inline asm
	{
	mad.lo.cc.u32   %r502, %r504, %r146, %r724;
	madc.hi.u32     %r724, %r504, %r146,  0;
	}
	// inline asm
	st.local.u32 	[%rd145], %r502;
	add.s64 	%rd145, %rd145, 4;
	add.s64 	%rd144, %rd144, 4;
	add.s32 	%r723, %r723, 1;
	setp.ne.s32	%p63, %r723, 0;
	@%p63 bra 	BB0_110;

	and.b32  	%r507, %r145, 255;
	add.s32 	%r508, %r507, -128;
	shr.u32 	%r509, %r508, 5;
	and.b32  	%r151, %r144, -2147483648;
	st.local.u32 	[%rd22], %r724;
	mov.u32 	%r510, 6;
	sub.s32 	%r511, %r510, %r509;
	mul.wide.s32 	%rd110, %r511, 4;
	add.s64 	%rd47, %rd21, %rd110;
	ld.local.u32 	%r725, [%rd47];
	ld.local.u32 	%r726, [%rd47+-4];
	and.b32  	%r154, %r145, 31;
	setp.eq.s32	%p64, %r154, 0;
	@%p64 bra 	BB0_113;

	mov.u32 	%r512, 32;
	sub.s32 	%r513, %r512, %r154;
	shr.u32 	%r514, %r726, %r513;
	shl.b32 	%r515, %r725, %r154;
	add.s32 	%r725, %r514, %r515;
	ld.local.u32 	%r516, [%rd47+-8];
	shr.u32 	%r517, %r516, %r513;
	shl.b32 	%r518, %r726, %r154;
	add.s32 	%r726, %r517, %r518;

BB0_113:
	shr.u32 	%r519, %r726, 30;
	shl.b32 	%r520, %r725, 2;
	add.s32 	%r727, %r519, %r520;
	shl.b32 	%r160, %r726, 2;
	shr.u32 	%r521, %r727, 31;
	shr.u32 	%r522, %r725, 30;
	add.s32 	%r161, %r521, %r522;
	setp.eq.s32	%p65, %r521, 0;
	@%p65 bra 	BB0_114;

	not.b32 	%r523, %r727;
	neg.s32 	%r729, %r160;
	setp.eq.s32	%p66, %r160, 0;
	selp.u32	%r524, 1, 0, %p66;
	add.s32 	%r727, %r524, %r523;
	xor.b32  	%r728, %r151, -2147483648;
	bra.uni 	BB0_116;

BB0_114:
	mov.u32 	%r728, %r151;
	mov.u32 	%r729, %r160;

BB0_116:
	clz.b32 	%r731, %r727;
	setp.eq.s32	%p67, %r731, 0;
	shl.b32 	%r525, %r727, %r731;
	mov.u32 	%r526, 32;
	sub.s32 	%r527, %r526, %r731;
	shr.u32 	%r528, %r729, %r527;
	add.s32 	%r529, %r528, %r525;
	selp.b32	%r169, %r727, %r529, %p67;
	mov.u32 	%r530, -921707870;
	mul.hi.u32 	%r730, %r169, %r530;
	setp.eq.s32	%p68, %r151, 0;
	neg.s32 	%r531, %r161;
	selp.b32	%r732, %r161, %r531, %p68;
	setp.lt.s32	%p69, %r730, 1;
	@%p69 bra 	BB0_118;

	mul.lo.s32 	%r532, %r169, -921707870;
	shr.u32 	%r533, %r532, 31;
	shl.b32 	%r534, %r730, 1;
	add.s32 	%r730, %r533, %r534;
	add.s32 	%r731, %r731, 1;

BB0_118:
	mov.u32 	%r535, 126;
	sub.s32 	%r536, %r535, %r731;
	shl.b32 	%r537, %r536, 23;
	add.s32 	%r538, %r730, 1;
	shr.u32 	%r539, %r538, 7;
	add.s32 	%r540, %r539, 1;
	shr.u32 	%r541, %r540, 1;
	add.s32 	%r542, %r541, %r537;
	or.b32  	%r543, %r542, %r728;
	mov.b32 	 %f425, %r543;

BB0_119:
	mul.rn.f32 	%f97, %f425, %f425;
	add.s32 	%r177, %r732, 1;
	and.b32  	%r178, %r177, 1;
	setp.eq.s32	%p70, %r178, 0;
	@%p70 bra 	BB0_121;

	mov.f32 	%f301, 0fBAB6061A;
	mov.f32 	%f302, 0f37CCF5CE;
	fma.rn.f32 	%f426, %f302, %f97, %f301;
	bra.uni 	BB0_122;

BB0_121:
	mov.f32 	%f303, 0f3C08839E;
	mov.f32 	%f304, 0fB94CA1F9;
	fma.rn.f32 	%f426, %f304, %f97, %f303;

BB0_122:
	@%p70 bra 	BB0_124;

	mov.f32 	%f305, 0f3D2AAAA5;
	fma.rn.f32 	%f306, %f426, %f97, %f305;
	mov.f32 	%f307, 0fBF000000;
	fma.rn.f32 	%f427, %f306, %f97, %f307;
	bra.uni 	BB0_125;

BB0_124:
	mov.f32 	%f308, 0fBE2AAAA3;
	fma.rn.f32 	%f309, %f426, %f97, %f308;
	mov.f32 	%f310, 0f00000000;
	fma.rn.f32 	%f427, %f309, %f97, %f310;

BB0_125:
	fma.rn.f32 	%f428, %f427, %f425, %f425;
	@%p70 bra 	BB0_127;

	mov.f32 	%f311, 0f3F800000;
	fma.rn.f32 	%f428, %f427, %f97, %f311;

BB0_127:
	and.b32  	%r544, %r177, 2;
	setp.eq.s32	%p73, %r544, 0;
	@%p73 bra 	BB0_129;

	mov.f32 	%f312, 0f00000000;
	mov.f32 	%f313, 0fBF800000;
	fma.rn.f32 	%f428, %f428, %f313, %f312;

BB0_129:
	@%p61 bra 	BB0_131;

	mov.f32 	%f314, 0f00000000;
	mul.rn.f32 	%f430, %f430, %f314;

BB0_131:
	mul.f32 	%f315, %f430, 0f3F22F983;
	cvt.rni.s32.f32	%r742, %f315;
	cvt.rn.f32.s32	%f316, %r742;
	neg.f32 	%f317, %f316;
	fma.rn.f32 	%f319, %f317, %f185, %f430;
	fma.rn.f32 	%f321, %f317, %f187, %f319;
	fma.rn.f32 	%f431, %f317, %f189, %f321;
	abs.f32 	%f323, %f430;
	mul.f32 	%f324, %f1, %f428;
	sub.f32 	%f112, %f71, %f324;
	setp.leu.f32	%p75, %f323, 0f47CE4780;
	@%p75 bra 	BB0_142;

	mov.b32 	 %r180, %f430;
	shr.u32 	%r181, %r180, 23;
	shl.b32 	%r547, %r180, 8;
	or.b32  	%r182, %r547, -2147483648;
	mov.u32 	%r734, 0;
	mov.u64 	%rd146, __cudart_i2opi_f;
	mov.u32 	%r733, -6;
	mov.u64 	%rd147, %rd21;

BB0_133:
	.pragma "nounroll";
	ld.const.u32 	%r550, [%rd146];
	// inline asm
	{
	mad.lo.cc.u32   %r548, %r550, %r182, %r734;
	madc.hi.u32     %r734, %r550, %r182,  0;
	}
	// inline asm
	st.local.u32 	[%rd147], %r548;
	add.s64 	%rd147, %rd147, 4;
	add.s64 	%rd146, %rd146, 4;
	add.s32 	%r733, %r733, 1;
	setp.ne.s32	%p76, %r733, 0;
	@%p76 bra 	BB0_133;

	and.b32  	%r553, %r181, 255;
	add.s32 	%r554, %r553, -128;
	shr.u32 	%r555, %r554, 5;
	and.b32  	%r187, %r180, -2147483648;
	st.local.u32 	[%rd22], %r734;
	mov.u32 	%r556, 6;
	sub.s32 	%r557, %r556, %r555;
	mul.wide.s32 	%rd112, %r557, 4;
	add.s64 	%rd52, %rd21, %rd112;
	ld.local.u32 	%r735, [%rd52];
	ld.local.u32 	%r736, [%rd52+-4];
	and.b32  	%r190, %r181, 31;
	setp.eq.s32	%p77, %r190, 0;
	@%p77 bra 	BB0_136;

	mov.u32 	%r558, 32;
	sub.s32 	%r559, %r558, %r190;
	shr.u32 	%r560, %r736, %r559;
	shl.b32 	%r561, %r735, %r190;
	add.s32 	%r735, %r560, %r561;
	ld.local.u32 	%r562, [%rd52+-8];
	shr.u32 	%r563, %r562, %r559;
	shl.b32 	%r564, %r736, %r190;
	add.s32 	%r736, %r563, %r564;

BB0_136:
	shr.u32 	%r565, %r736, 30;
	shl.b32 	%r566, %r735, 2;
	add.s32 	%r737, %r565, %r566;
	shl.b32 	%r196, %r736, 2;
	shr.u32 	%r567, %r737, 31;
	shr.u32 	%r568, %r735, 30;
	add.s32 	%r197, %r567, %r568;
	setp.eq.s32	%p78, %r567, 0;
	@%p78 bra 	BB0_137;

	not.b32 	%r569, %r737;
	neg.s32 	%r739, %r196;
	setp.eq.s32	%p79, %r196, 0;
	selp.u32	%r570, 1, 0, %p79;
	add.s32 	%r737, %r570, %r569;
	xor.b32  	%r738, %r187, -2147483648;
	bra.uni 	BB0_139;

BB0_137:
	mov.u32 	%r738, %r187;
	mov.u32 	%r739, %r196;

BB0_139:
	clz.b32 	%r741, %r737;
	setp.eq.s32	%p80, %r741, 0;
	shl.b32 	%r571, %r737, %r741;
	mov.u32 	%r572, 32;
	sub.s32 	%r573, %r572, %r741;
	shr.u32 	%r574, %r739, %r573;
	add.s32 	%r575, %r574, %r571;
	selp.b32	%r205, %r737, %r575, %p80;
	mov.u32 	%r576, -921707870;
	mul.hi.u32 	%r740, %r205, %r576;
	setp.eq.s32	%p81, %r187, 0;
	neg.s32 	%r577, %r197;
	selp.b32	%r742, %r197, %r577, %p81;
	setp.lt.s32	%p82, %r740, 1;
	@%p82 bra 	BB0_141;

	mul.lo.s32 	%r578, %r205, -921707870;
	shr.u32 	%r579, %r578, 31;
	shl.b32 	%r580, %r740, 1;
	add.s32 	%r740, %r579, %r580;
	add.s32 	%r741, %r741, 1;

BB0_141:
	mov.u32 	%r581, 126;
	sub.s32 	%r582, %r581, %r741;
	shl.b32 	%r583, %r582, 23;
	add.s32 	%r584, %r740, 1;
	shr.u32 	%r585, %r584, 7;
	add.s32 	%r586, %r585, 1;
	shr.u32 	%r587, %r586, 1;
	add.s32 	%r588, %r587, %r583;
	or.b32  	%r589, %r588, %r738;
	mov.b32 	 %f431, %r589;

BB0_142:
	mul.rn.f32 	%f115, %f431, %f431;
	and.b32  	%r213, %r742, 1;
	setp.eq.s32	%p83, %r213, 0;
	@%p83 bra 	BB0_144;

	mov.f32 	%f325, 0fBAB6061A;
	mov.f32 	%f326, 0f37CCF5CE;
	fma.rn.f32 	%f432, %f326, %f115, %f325;
	bra.uni 	BB0_145;

BB0_144:
	mov.f32 	%f327, 0f3C08839E;
	mov.f32 	%f328, 0fB94CA1F9;
	fma.rn.f32 	%f432, %f328, %f115, %f327;

BB0_145:
	@%p83 bra 	BB0_147;

	mov.f32 	%f329, 0f3D2AAAA5;
	fma.rn.f32 	%f330, %f432, %f115, %f329;
	mov.f32 	%f331, 0fBF000000;
	fma.rn.f32 	%f433, %f330, %f115, %f331;
	bra.uni 	BB0_148;

BB0_147:
	mov.f32 	%f332, 0fBE2AAAA3;
	fma.rn.f32 	%f333, %f432, %f115, %f332;
	mov.f32 	%f334, 0f00000000;
	fma.rn.f32 	%f433, %f333, %f115, %f334;

BB0_148:
	fma.rn.f32 	%f434, %f433, %f431, %f431;
	@%p83 bra 	BB0_150;

	mov.f32 	%f335, 0f3F800000;
	fma.rn.f32 	%f434, %f433, %f115, %f335;

BB0_150:
	and.b32  	%r590, %r742, 2;
	setp.eq.s32	%p86, %r590, 0;
	@%p86 bra 	BB0_152;

	mov.f32 	%f336, 0f00000000;
	mov.f32 	%f337, 0fBF800000;
	fma.rn.f32 	%f434, %f434, %f337, %f336;

BB0_152:
	sub.f32 	%f338, %f86, %f46;
	sub.f32 	%f339, %f87, %f47;
	mul.f32 	%f340, %f339, %f339;
	fma.rn.f32 	%f341, %f338, %f338, %f340;
	sub.f32 	%f342, %f88, %f48;
	fma.rn.f32 	%f343, %f342, %f342, %f341;
	sqrt.rn.f32 	%f344, %f343;
	mul.f32 	%f345, %f344, %f167;
	neg.f32 	%f442, %f345;
	abs.f32 	%f128, %f442;
	setp.neu.f32	%p87, %f128, 0f7F800000;
	mov.f32 	%f436, %f442;
	@%p87 bra 	BB0_154;

	mov.f32 	%f346, 0f00000000;
	mul.rn.f32 	%f436, %f442, %f346;

BB0_154:
	mul.f32 	%f347, %f436, 0f3F22F983;
	cvt.rni.s32.f32	%r752, %f347;
	cvt.rn.f32.s32	%f348, %r752;
	neg.f32 	%f349, %f348;
	fma.rn.f32 	%f351, %f349, %f185, %f436;
	fma.rn.f32 	%f353, %f349, %f187, %f351;
	fma.rn.f32 	%f437, %f349, %f189, %f353;
	abs.f32 	%f355, %f436;
	mul.f32 	%f356, %f1, %f434;
	sub.f32 	%f132, %f94, %f356;
	setp.leu.f32	%p88, %f355, 0f47CE4780;
	@%p88 bra 	BB0_165;

	mov.b32 	 %r215, %f436;
	shr.u32 	%r216, %r215, 23;
	shl.b32 	%r593, %r215, 8;
	or.b32  	%r217, %r593, -2147483648;
	mov.u32 	%r744, 0;
	mov.u64 	%rd148, __cudart_i2opi_f;
	mov.u32 	%r743, -6;
	mov.u64 	%rd149, %rd21;

BB0_156:
	.pragma "nounroll";
	ld.const.u32 	%r596, [%rd148];
	// inline asm
	{
	mad.lo.cc.u32   %r594, %r596, %r217, %r744;
	madc.hi.u32     %r744, %r596, %r217,  0;
	}
	// inline asm
	st.local.u32 	[%rd149], %r594;
	add.s64 	%rd149, %rd149, 4;
	add.s64 	%rd148, %rd148, 4;
	add.s32 	%r743, %r743, 1;
	setp.ne.s32	%p89, %r743, 0;
	@%p89 bra 	BB0_156;

	and.b32  	%r599, %r216, 255;
	add.s32 	%r600, %r599, -128;
	shr.u32 	%r601, %r600, 5;
	and.b32  	%r222, %r215, -2147483648;
	st.local.u32 	[%rd22], %r744;
	mov.u32 	%r602, 6;
	sub.s32 	%r603, %r602, %r601;
	mul.wide.s32 	%rd114, %r603, 4;
	add.s64 	%rd57, %rd21, %rd114;
	ld.local.u32 	%r745, [%rd57];
	ld.local.u32 	%r746, [%rd57+-4];
	and.b32  	%r225, %r216, 31;
	setp.eq.s32	%p90, %r225, 0;
	@%p90 bra 	BB0_159;

	mov.u32 	%r604, 32;
	sub.s32 	%r605, %r604, %r225;
	shr.u32 	%r606, %r746, %r605;
	shl.b32 	%r607, %r745, %r225;
	add.s32 	%r745, %r606, %r607;
	ld.local.u32 	%r608, [%rd57+-8];
	shr.u32 	%r609, %r608, %r605;
	shl.b32 	%r610, %r746, %r225;
	add.s32 	%r746, %r609, %r610;

BB0_159:
	shr.u32 	%r611, %r746, 30;
	shl.b32 	%r612, %r745, 2;
	add.s32 	%r747, %r611, %r612;
	shl.b32 	%r231, %r746, 2;
	shr.u32 	%r613, %r747, 31;
	shr.u32 	%r614, %r745, 30;
	add.s32 	%r232, %r613, %r614;
	setp.eq.s32	%p91, %r613, 0;
	@%p91 bra 	BB0_160;

	not.b32 	%r615, %r747;
	neg.s32 	%r749, %r231;
	setp.eq.s32	%p92, %r231, 0;
	selp.u32	%r616, 1, 0, %p92;
	add.s32 	%r747, %r616, %r615;
	xor.b32  	%r748, %r222, -2147483648;
	bra.uni 	BB0_162;

BB0_160:
	mov.u32 	%r748, %r222;
	mov.u32 	%r749, %r231;

BB0_162:
	clz.b32 	%r751, %r747;
	setp.eq.s32	%p93, %r751, 0;
	shl.b32 	%r617, %r747, %r751;
	mov.u32 	%r618, 32;
	sub.s32 	%r619, %r618, %r751;
	shr.u32 	%r620, %r749, %r619;
	add.s32 	%r621, %r620, %r617;
	selp.b32	%r240, %r747, %r621, %p93;
	mov.u32 	%r622, -921707870;
	mul.hi.u32 	%r750, %r240, %r622;
	setp.eq.s32	%p94, %r222, 0;
	neg.s32 	%r623, %r232;
	selp.b32	%r752, %r232, %r623, %p94;
	setp.lt.s32	%p95, %r750, 1;
	@%p95 bra 	BB0_164;

	mul.lo.s32 	%r624, %r240, -921707870;
	shr.u32 	%r625, %r624, 31;
	shl.b32 	%r626, %r750, 1;
	add.s32 	%r750, %r625, %r626;
	add.s32 	%r751, %r751, 1;

BB0_164:
	mov.u32 	%r627, 126;
	sub.s32 	%r628, %r627, %r751;
	shl.b32 	%r629, %r628, 23;
	add.s32 	%r630, %r750, 1;
	shr.u32 	%r631, %r630, 7;
	add.s32 	%r632, %r631, 1;
	shr.u32 	%r633, %r632, 1;
	add.s32 	%r634, %r633, %r629;
	or.b32  	%r635, %r634, %r748;
	mov.b32 	 %f437, %r635;

BB0_165:
	mul.rn.f32 	%f135, %f437, %f437;
	add.s32 	%r248, %r752, 1;
	and.b32  	%r249, %r248, 1;
	setp.eq.s32	%p96, %r249, 0;
	@%p96 bra 	BB0_167;

	mov.f32 	%f357, 0fBAB6061A;
	mov.f32 	%f358, 0f37CCF5CE;
	fma.rn.f32 	%f438, %f358, %f135, %f357;
	bra.uni 	BB0_168;

BB0_167:
	mov.f32 	%f359, 0f3C08839E;
	mov.f32 	%f360, 0fB94CA1F9;
	fma.rn.f32 	%f438, %f360, %f135, %f359;

BB0_168:
	@%p96 bra 	BB0_170;

	mov.f32 	%f361, 0f3D2AAAA5;
	fma.rn.f32 	%f362, %f438, %f135, %f361;
	mov.f32 	%f363, 0fBF000000;
	fma.rn.f32 	%f439, %f362, %f135, %f363;
	bra.uni 	BB0_171;

BB0_170:
	mov.f32 	%f364, 0fBE2AAAA3;
	fma.rn.f32 	%f365, %f438, %f135, %f364;
	mov.f32 	%f366, 0f00000000;
	fma.rn.f32 	%f439, %f365, %f135, %f366;

BB0_171:
	fma.rn.f32 	%f440, %f439, %f437, %f437;
	@%p96 bra 	BB0_173;

	mov.f32 	%f367, 0f3F800000;
	fma.rn.f32 	%f440, %f439, %f135, %f367;

BB0_173:
	and.b32  	%r636, %r248, 2;
	setp.eq.s32	%p99, %r636, 0;
	@%p99 bra 	BB0_175;

	mov.f32 	%f368, 0f00000000;
	mov.f32 	%f369, 0fBF800000;
	fma.rn.f32 	%f440, %f440, %f369, %f368;

BB0_175:
	fma.rn.f32 	%f147, %f1, %f440, %f112;
	@%p87 bra 	BB0_177;

	mov.f32 	%f370, 0f00000000;
	mul.rn.f32 	%f442, %f442, %f370;

BB0_177:
	mul.f32 	%f371, %f442, 0f3F22F983;
	cvt.rni.s32.f32	%r762, %f371;
	cvt.rn.f32.s32	%f372, %r762;
	neg.f32 	%f373, %f372;
	fma.rn.f32 	%f375, %f373, %f185, %f442;
	fma.rn.f32 	%f377, %f373, %f187, %f375;
	fma.rn.f32 	%f443, %f373, %f189, %f377;
	abs.f32 	%f379, %f442;
	setp.leu.f32	%p101, %f379, 0f47CE4780;
	@%p101 bra 	BB0_188;

	mov.b32 	 %r251, %f442;
	shr.u32 	%r252, %r251, 23;
	shl.b32 	%r639, %r251, 8;
	or.b32  	%r253, %r639, -2147483648;
	mov.u32 	%r754, 0;
	mov.u64 	%rd150, __cudart_i2opi_f;
	mov.u32 	%r753, -6;
	mov.u64 	%rd151, %rd21;

BB0_179:
	.pragma "nounroll";
	ld.const.u32 	%r642, [%rd150];
	// inline asm
	{
	mad.lo.cc.u32   %r640, %r642, %r253, %r754;
	madc.hi.u32     %r754, %r642, %r253,  0;
	}
	// inline asm
	st.local.u32 	[%rd151], %r640;
	add.s64 	%rd151, %rd151, 4;
	add.s64 	%rd150, %rd150, 4;
	add.s32 	%r753, %r753, 1;
	setp.ne.s32	%p102, %r753, 0;
	@%p102 bra 	BB0_179;

	and.b32  	%r645, %r252, 255;
	add.s32 	%r646, %r645, -128;
	shr.u32 	%r647, %r646, 5;
	and.b32  	%r258, %r251, -2147483648;
	st.local.u32 	[%rd22], %r754;
	mov.u32 	%r648, 6;
	sub.s32 	%r649, %r648, %r647;
	mul.wide.s32 	%rd116, %r649, 4;
	add.s64 	%rd62, %rd21, %rd116;
	ld.local.u32 	%r755, [%rd62];
	ld.local.u32 	%r756, [%rd62+-4];
	and.b32  	%r261, %r252, 31;
	setp.eq.s32	%p103, %r261, 0;
	@%p103 bra 	BB0_182;

	mov.u32 	%r650, 32;
	sub.s32 	%r651, %r650, %r261;
	shr.u32 	%r652, %r756, %r651;
	shl.b32 	%r653, %r755, %r261;
	add.s32 	%r755, %r652, %r653;
	ld.local.u32 	%r654, [%rd62+-8];
	shr.u32 	%r655, %r654, %r651;
	shl.b32 	%r656, %r756, %r261;
	add.s32 	%r756, %r655, %r656;

BB0_182:
	shr.u32 	%r657, %r756, 30;
	shl.b32 	%r658, %r755, 2;
	add.s32 	%r757, %r657, %r658;
	shl.b32 	%r267, %r756, 2;
	shr.u32 	%r659, %r757, 31;
	shr.u32 	%r660, %r755, 30;
	add.s32 	%r268, %r659, %r660;
	setp.eq.s32	%p104, %r659, 0;
	@%p104 bra 	BB0_183;

	not.b32 	%r661, %r757;
	neg.s32 	%r759, %r267;
	setp.eq.s32	%p105, %r267, 0;
	selp.u32	%r662, 1, 0, %p105;
	add.s32 	%r757, %r662, %r661;
	xor.b32  	%r758, %r258, -2147483648;
	bra.uni 	BB0_185;

BB0_183:
	mov.u32 	%r758, %r258;
	mov.u32 	%r759, %r267;

BB0_185:
	clz.b32 	%r761, %r757;
	setp.eq.s32	%p106, %r761, 0;
	shl.b32 	%r663, %r757, %r761;
	mov.u32 	%r664, 32;
	sub.s32 	%r665, %r664, %r761;
	shr.u32 	%r666, %r759, %r665;
	add.s32 	%r667, %r666, %r663;
	selp.b32	%r276, %r757, %r667, %p106;
	mov.u32 	%r668, -921707870;
	mul.hi.u32 	%r760, %r276, %r668;
	setp.eq.s32	%p107, %r258, 0;
	neg.s32 	%r669, %r268;
	selp.b32	%r762, %r268, %r669, %p107;
	setp.lt.s32	%p108, %r760, 1;
	@%p108 bra 	BB0_187;

	mul.lo.s32 	%r670, %r276, -921707870;
	shr.u32 	%r671, %r670, 31;
	shl.b32 	%r672, %r760, 1;
	add.s32 	%r760, %r671, %r672;
	add.s32 	%r761, %r761, 1;

BB0_187:
	mov.u32 	%r673, 126;
	sub.s32 	%r674, %r673, %r761;
	shl.b32 	%r675, %r674, 23;
	add.s32 	%r676, %r760, 1;
	shr.u32 	%r677, %r676, 7;
	add.s32 	%r678, %r677, 1;
	shr.u32 	%r679, %r678, 1;
	add.s32 	%r680, %r679, %r675;
	or.b32  	%r681, %r680, %r758;
	mov.b32 	 %f443, %r681;

BB0_188:
	mul.rn.f32 	%f153, %f443, %f443;
	and.b32  	%r284, %r762, 1;
	setp.eq.s32	%p109, %r284, 0;
	@%p109 bra 	BB0_190;

	mov.f32 	%f380, 0fBAB6061A;
	mov.f32 	%f381, 0f37CCF5CE;
	fma.rn.f32 	%f444, %f381, %f153, %f380;
	bra.uni 	BB0_191;

BB0_190:
	mov.f32 	%f382, 0f3C08839E;
	mov.f32 	%f383, 0fB94CA1F9;
	fma.rn.f32 	%f444, %f383, %f153, %f382;

BB0_191:
	@%p109 bra 	BB0_193;

	mov.f32 	%f384, 0f3D2AAAA5;
	fma.rn.f32 	%f385, %f444, %f153, %f384;
	mov.f32 	%f386, 0fBF000000;
	fma.rn.f32 	%f445, %f385, %f153, %f386;
	bra.uni 	BB0_194;

BB0_193:
	mov.f32 	%f387, 0fBE2AAAA3;
	fma.rn.f32 	%f388, %f444, %f153, %f387;
	mov.f32 	%f389, 0f00000000;
	fma.rn.f32 	%f445, %f388, %f153, %f389;

BB0_194:
	fma.rn.f32 	%f446, %f445, %f443, %f443;
	@%p109 bra 	BB0_196;

	mov.f32 	%f390, 0f3F800000;
	fma.rn.f32 	%f446, %f445, %f153, %f390;

BB0_196:
	and.b32  	%r682, %r762, 2;
	setp.eq.s32	%p112, %r682, 0;
	@%p112 bra 	BB0_198;

	mov.f32 	%f391, 0f00000000;
	mov.f32 	%f392, 0fBF800000;
	fma.rn.f32 	%f446, %f446, %f392, %f391;

BB0_198:
	cvta.to.global.u64 	%rd117, %rd68;
	fma.rn.f32 	%f393, %f1, %f446, %f132;
	shl.b64 	%rd118, %rd12, 2;
	add.s64 	%rd119, %rd117, %rd118;
	ld.global.f32 	%f394, [%rd119];
	shl.b64 	%rd120, %rd8, 2;
	add.s64 	%rd121, %rd117, %rd120;
	ld.global.f32 	%f395, [%rd121];
	mul.f32 	%f396, %f395, %f394;
	div.rn.f32 	%f397, %f396, %f168;
	cvt.s64.s32	%rd122, %r286;
	sub.s64 	%rd123, %rd8, %rd122;
	cvt.s64.s32	%rd124, %r287;
	sub.s64 	%rd125, %rd12, %rd124;
	mul.f32 	%f165, %f147, %f397;
	cvt.s64.s32	%rd126, %r288;
	mul.lo.s64 	%rd127, %rd123, %rd126;
	add.s64 	%rd128, %rd125, %rd127;
	cvta.to.global.u64 	%rd129, %rd65;
	shl.b64 	%rd130, %rd128, 2;
	add.s64 	%rd63, %rd129, %rd130;
	mul.f32 	%f166, %f393, %f397;
	cvta.to.global.u64 	%rd131, %rd66;
	add.s64 	%rd64, %rd131, %rd130;
	setp.eq.s32	%p113, %r285, 1;
	@%p113 bra 	BB0_200;
	bra.uni 	BB0_199;

BB0_200:
	st.global.f32 	[%rd63], %f165;
	st.global.f32 	[%rd64], %f166;
	bra.uni 	BB0_201;

BB0_199:
	atom.global.add.f32 	%f398, [%rd63], %f165;
	atom.global.add.f32 	%f399, [%rd64], %f166;

BB0_201:
	ret;
}

	// .globl	_Z8solveTEdPdS_PKdS1_diS1_diiiii
.visible .entry _Z8solveTEdPdS_PKdS1_diS1_diiiii(
	.param .u64 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_0,
	.param .u64 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_1,
	.param .u64 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_2,
	.param .u64 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_3,
	.param .f64 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_4,
	.param .u32 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_5,
	.param .u64 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_6,
	.param .f64 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_7,
	.param .u32 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_8,
	.param .u32 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_9,
	.param .u32 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_10,
	.param .u32 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_11,
	.param .u32 _Z8solveTEdPdS_PKdS1_diS1_diiiii_param_12
)
{
	.local .align 4 .b8 	__local_depot1[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<52>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<137>;
	.reg .f64 	%fd<609>;
	.reg .b64 	%rd<142>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd47, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_2];
	ld.param.u64 	%rd50, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_3];
	ld.param.f64 	%fd85, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_4];
	ld.param.u32 	%r25, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_5];
	ld.param.u32 	%r26, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_8];
	ld.param.u32 	%r29, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_9];
	ld.param.u32 	%r27, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_10];
	ld.param.u32 	%r30, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_11];
	cvta.to.global.u64 	%rd2, %rd50;
	add.u64 	%rd51, %SP, 0;
	add.u64 	%rd3, %SPL, 0;
	mov.u32 	%r31, %ctaid.x;
	mov.u32 	%r32, %ntid.x;
	mov.u32 	%r33, %tid.x;
	mad.lo.s32 	%r34, %r26, %r25, %r33;
	mad.lo.s32 	%r35, %r31, %r32, %r34;
	cvt.u64.u32	%rd11, %r35;
	mov.u32 	%r36, %ctaid.y;
	mov.u32 	%r37, %ntid.y;
	mov.u32 	%r38, %tid.y;
	mad.lo.s32 	%r39, %r27, %r25, %r38;
	mad.lo.s32 	%r40, %r36, %r37, %r39;
	cvt.u64.u32	%rd12, %r40;
	mul.lo.s32 	%r41, %r29, %r25;
	cvt.s64.s32	%rd59, %r41;
	mul.lo.s32 	%r42, %r30, %r25;
	cvt.s64.s32	%rd60, %r42;
	setp.ge.u64	%p1, %rd12, %rd60;
	setp.ge.u64	%p2, %rd11, %rd59;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB1_68;

	cvt.s64.s32	%rd13, %r25;
	and.b64  	%rd61, %rd13, -4294967296;
	setp.eq.s64	%p4, %rd61, 0;
	@%p4 bra 	BB1_3;

	div.u64 	%rd136, %rd11, %rd13;
	bra.uni 	BB1_4;

BB1_3:
	cvt.u32.u64	%r43, %rd13;
	cvt.u32.u64	%r44, %rd11;
	div.u32 	%r45, %r44, %r43;
	cvt.u64.u32	%rd136, %r45;

BB1_4:
	cvt.rn.f32.u64	%f1, %rd136;
	cvt.rmi.f32.f32	%f2, %f1;
	cvt.rzi.u64.f32	%rd17, %f2;
	@%p4 bra 	BB1_6;

	div.u64 	%rd137, %rd12, %rd13;
	bra.uni 	BB1_7;

BB1_6:
	cvt.u32.u64	%r46, %rd13;
	cvt.u32.u64	%r47, %rd12;
	div.u32 	%r48, %r47, %r46;
	cvt.u64.u32	%rd137, %r48;

BB1_7:
	cvt.rn.f32.u64	%f3, %rd137;
	cvt.rmi.f32.f32	%f4, %f3;
	cvt.rzi.u64.f32	%rd21, %f4;
	setp.gt.u64	%p6, %rd17, %rd21;
	@%p6 bra 	BB1_68;

	@%p4 bra 	BB1_10;

	rem.u64 	%rd138, %rd11, %rd13;
	bra.uni 	BB1_11;

BB1_10:
	cvt.u32.u64	%r49, %rd13;
	cvt.u32.u64	%r50, %rd11;
	rem.u32 	%r51, %r50, %r49;
	cvt.u64.u32	%rd138, %r51;

BB1_11:
	@%p4 bra 	BB1_13;

	rem.u64 	%rd139, %rd12, %rd13;
	bra.uni 	BB1_14;

BB1_13:
	cvt.u32.u64	%r52, %rd13;
	cvt.u32.u64	%r53, %rd12;
	rem.u32 	%r54, %r53, %r52;
	cvt.u64.u32	%rd139, %r54;

BB1_14:
	mul.lo.s64 	%rd65, %rd138, %rd13;
	add.s64 	%rd66, %rd65, %rd139;
	cvta.to.global.u64 	%rd67, %rd47;
	shl.b64 	%rd68, %rd66, 3;
	add.s64 	%rd69, %rd67, %rd68;
	ld.global.f64 	%fd1, [%rd69];
	mul.lo.s64 	%rd70, %rd13, 6;
	mul.lo.s64 	%rd28, %rd70, %rd17;
	mul.lo.s64 	%rd29, %rd70, %rd21;
	mul.lo.s64 	%rd71, %rd139, 3;
	add.s64 	%rd72, %rd71, %rd28;
	shl.b64 	%rd73, %rd72, 3;
	add.s64 	%rd30, %rd2, %rd73;
	mul.lo.s64 	%rd74, %rd138, 3;
	add.s64 	%rd75, %rd74, %rd29;
	shl.b64 	%rd76, %rd75, 3;
	add.s64 	%rd31, %rd2, %rd76;
	ld.global.f64 	%fd87, [%rd30];
	ld.global.f64 	%fd88, [%rd31];
	sub.f64 	%fd89, %fd88, %fd87;
	ld.global.f64 	%fd90, [%rd30+8];
	ld.global.f64 	%fd91, [%rd31+8];
	sub.f64 	%fd92, %fd91, %fd90;
	mul.f64 	%fd93, %fd92, %fd92;
	fma.rn.f64 	%fd94, %fd89, %fd89, %fd93;
	ld.global.f64 	%fd95, [%rd30+16];
	ld.global.f64 	%fd96, [%rd31+16];
	sub.f64 	%fd97, %fd96, %fd95;
	fma.rn.f64 	%fd98, %fd97, %fd97, %fd94;
	sqrt.rn.f64 	%fd99, %fd98;
	mul.f64 	%fd100, %fd99, %fd85;
	neg.f64 	%fd588, %fd100;
	abs.f64 	%fd3, %fd588;
	setp.neu.f64	%p9, %fd3, 0d7FF0000000000000;
	mov.f64 	%fd585, %fd588;
	@%p9 bra 	BB1_16;

	mov.f64 	%fd101, 0d0000000000000000;
	mul.rn.f64 	%fd585, %fd588, %fd101;

BB1_16:
	mul.f64 	%fd102, %fd585, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r129, %fd102;
	st.local.u32 	[%rd3], %r129;
	cvt.rn.f64.s32	%fd103, %r129;
	neg.f64 	%fd104, %fd103;
	mov.f64 	%fd105, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd106, %fd104, %fd105, %fd585;
	mov.f64 	%fd107, 0d3C91A62633145C00;
	fma.rn.f64 	%fd108, %fd104, %fd107, %fd106;
	mov.f64 	%fd109, 0d397B839A252049C0;
	fma.rn.f64 	%fd586, %fd104, %fd109, %fd108;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r55}, %fd585;
	}
	and.b32  	%r56, %r55, 2145386496;
	setp.lt.u32	%p10, %r56, 1105199104;
	@%p10 bra 	BB1_18;

	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd585;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd51;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd586, [retval0+0];
	
	//{
	}// Callseq End 0
	ld.local.u32 	%r129, [%rd3];

BB1_18:
	mul.rn.f64 	%fd110, %fd586, %fd586;
	mov.f64 	%fd111, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd112, 0dBDA8FF8320FD8164;
	fma.rn.f64 	%fd113, %fd112, %fd110, %fd111;
	mov.f64 	%fd114, 0dBE927E4F8E06E6D9;
	fma.rn.f64 	%fd115, %fd113, %fd110, %fd114;
	mov.f64 	%fd116, 0d3EFA01A019DDBCE9;
	fma.rn.f64 	%fd117, %fd115, %fd110, %fd116;
	mov.f64 	%fd118, 0dBF56C16C16C15D47;
	fma.rn.f64 	%fd119, %fd117, %fd110, %fd118;
	mov.f64 	%fd120, 0d3FA5555555555551;
	fma.rn.f64 	%fd121, %fd119, %fd110, %fd120;
	mov.f64 	%fd122, 0dBFE0000000000000;
	fma.rn.f64 	%fd123, %fd121, %fd110, %fd122;
	mov.f64 	%fd124, 0d3FF0000000000000;
	fma.rn.f64 	%fd125, %fd123, %fd110, %fd124;
	mov.f64 	%fd126, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd127, 0d3DE5DB65F9785EBA;
	fma.rn.f64 	%fd128, %fd127, %fd110, %fd126;
	mov.f64 	%fd129, 0d3EC71DE369ACE392;
	fma.rn.f64 	%fd130, %fd128, %fd110, %fd129;
	mov.f64 	%fd131, 0dBF2A01A019DB62A1;
	fma.rn.f64 	%fd132, %fd130, %fd110, %fd131;
	mov.f64 	%fd133, 0d3F81111111110818;
	fma.rn.f64 	%fd134, %fd132, %fd110, %fd133;
	mov.f64 	%fd135, 0dBFC5555555555554;
	fma.rn.f64 	%fd136, %fd134, %fd110, %fd135;
	mov.f64 	%fd137, 0d0000000000000000;
	fma.rn.f64 	%fd138, %fd136, %fd110, %fd137;
	fma.rn.f64 	%fd139, %fd138, %fd586, %fd586;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r57}, %fd139;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r58, %temp}, %fd139;
	}
	xor.b32  	%r59, %r57, -2147483648;
	mov.b64 	%fd140, {%r58, %r59};
	and.b32  	%r60, %r129, 1;
	setp.eq.b32	%p11, %r60, 1;
	not.pred 	%p12, %p11;
	selp.f64	%fd587, %fd125, %fd140, %p12;
	and.b32  	%r61, %r129, 2;
	setp.eq.s32	%p13, %r61, 0;
	@%p13 bra 	BB1_20;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd587;
	}
	xor.b32  	%r63, %r62, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r64, %temp}, %fd587;
	}
	mov.b64 	%fd587, {%r64, %r63};

BB1_20:
	fma.rn.f64 	%fd12, %fd1, %fd587, 0d0000000000000000;
	@%p9 bra 	BB1_22;

	mul.rn.f64 	%fd588, %fd588, %fd137;

BB1_22:
	mov.f64 	%fd506, 0d397B839A252049C0;
	mov.f64 	%fd505, 0d3C91A62633145C00;
	mov.f64 	%fd504, 0d3FF921FB54442D18;
	mul.f64 	%fd142, %fd588, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r130, %fd142;
	st.local.u32 	[%rd3], %r130;
	cvt.rn.f64.s32	%fd143, %r130;
	neg.f64 	%fd144, %fd143;
	fma.rn.f64 	%fd146, %fd144, %fd504, %fd588;
	fma.rn.f64 	%fd148, %fd144, %fd505, %fd146;
	fma.rn.f64 	%fd589, %fd144, %fd506, %fd148;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd588;
	}
	and.b32  	%r66, %r65, 2145386496;
	setp.lt.u32	%p15, %r66, 1105199104;
	@%p15 bra 	BB1_24;

	add.u64 	%rd127, %SP, 0;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd588;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd127;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd589, [retval0+0];
	
	//{
	}// Callseq End 1
	ld.local.u32 	%r130, [%rd3];

BB1_24:
	mov.f64 	%fd584, 0dBF56C16C16C15D47;
	mov.f64 	%fd583, 0d3EFA01A019DDBCE9;
	mov.f64 	%fd582, 0dBE927E4F8E06E6D9;
	mov.f64 	%fd581, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd580, 0dBDA8FF8320FD8164;
	mov.f64 	%fd509, 0d3EC71DE369ACE392;
	mov.f64 	%fd508, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd507, 0d3DE5DB65F9785EBA;
	mul.rn.f64 	%fd150, %fd589, %fd589;
	fma.rn.f64 	%fd153, %fd580, %fd150, %fd581;
	fma.rn.f64 	%fd155, %fd153, %fd150, %fd582;
	fma.rn.f64 	%fd157, %fd155, %fd150, %fd583;
	fma.rn.f64 	%fd159, %fd157, %fd150, %fd584;
	fma.rn.f64 	%fd161, %fd159, %fd150, %fd120;
	fma.rn.f64 	%fd163, %fd161, %fd150, %fd122;
	fma.rn.f64 	%fd165, %fd163, %fd150, %fd124;
	fma.rn.f64 	%fd168, %fd507, %fd150, %fd508;
	fma.rn.f64 	%fd170, %fd168, %fd150, %fd509;
	fma.rn.f64 	%fd172, %fd170, %fd150, %fd131;
	fma.rn.f64 	%fd174, %fd172, %fd150, %fd133;
	fma.rn.f64 	%fd176, %fd174, %fd150, %fd135;
	fma.rn.f64 	%fd178, %fd176, %fd150, %fd137;
	fma.rn.f64 	%fd179, %fd178, %fd589, %fd589;
	and.b32  	%r67, %r130, 1;
	setp.eq.b32	%p16, %r67, 1;
	not.pred 	%p17, %p16;
	selp.f64	%fd590, %fd179, %fd165, %p17;
	and.b32  	%r68, %r130, 2;
	setp.eq.s32	%p18, %r68, 0;
	@%p18 bra 	BB1_26;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r69}, %fd590;
	}
	xor.b32  	%r70, %r69, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r71, %temp}, %fd590;
	}
	mov.b64 	%fd590, {%r71, %r70};

BB1_26:
	ld.param.f64 	%fd510, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_4];
	ld.param.u64 	%rd124, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd123, %rd124;
	ld.param.u32 	%r128, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_5];
	cvt.s64.s32	%rd122, %r128;
	fma.rn.f64 	%fd21, %fd1, %fd590, 0d0000000000000000;
	add.s64 	%rd79, %rd139, %rd122;
	mul.lo.s64 	%rd80, %rd79, 3;
	add.s64 	%rd81, %rd80, %rd28;
	shl.b64 	%rd82, %rd81, 3;
	add.s64 	%rd32, %rd123, %rd82;
	ld.global.f64 	%fd180, [%rd32];
	ld.global.f64 	%fd181, [%rd31];
	sub.f64 	%fd182, %fd181, %fd180;
	ld.global.f64 	%fd183, [%rd32+8];
	ld.global.f64 	%fd184, [%rd31+8];
	sub.f64 	%fd185, %fd184, %fd183;
	mul.f64 	%fd186, %fd185, %fd185;
	fma.rn.f64 	%fd187, %fd182, %fd182, %fd186;
	ld.global.f64 	%fd188, [%rd32+16];
	ld.global.f64 	%fd189, [%rd31+16];
	sub.f64 	%fd190, %fd189, %fd188;
	fma.rn.f64 	%fd191, %fd190, %fd190, %fd187;
	sqrt.rn.f64 	%fd192, %fd191;
	mul.f64 	%fd193, %fd192, %fd510;
	neg.f64 	%fd594, %fd193;
	abs.f64 	%fd23, %fd594;
	setp.neu.f64	%p19, %fd23, 0d7FF0000000000000;
	mov.f64 	%fd591, %fd594;
	@%p19 bra 	BB1_28;

	mul.rn.f64 	%fd591, %fd594, %fd137;

BB1_28:
	mov.f64 	%fd513, 0d397B839A252049C0;
	mov.f64 	%fd512, 0d3C91A62633145C00;
	mov.f64 	%fd511, 0d3FF921FB54442D18;
	mul.f64 	%fd195, %fd591, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r131, %fd195;
	st.local.u32 	[%rd3], %r131;
	cvt.rn.f64.s32	%fd196, %r131;
	neg.f64 	%fd197, %fd196;
	fma.rn.f64 	%fd199, %fd197, %fd511, %fd591;
	fma.rn.f64 	%fd201, %fd197, %fd512, %fd199;
	fma.rn.f64 	%fd592, %fd197, %fd513, %fd201;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r72}, %fd591;
	}
	and.b32  	%r73, %r72, 2145386496;
	setp.lt.u32	%p20, %r73, 1105199104;
	@%p20 bra 	BB1_30;

	add.u64 	%rd126, %SP, 0;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd591;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd126;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd592, [retval0+0];
	
	//{
	}// Callseq End 2
	ld.local.u32 	%r131, [%rd3];

BB1_30:
	mov.f64 	%fd523, 0dBFE0000000000000;
	mov.f64 	%fd522, 0d3FA5555555555551;
	mov.f64 	%fd521, 0dBF56C16C16C15D47;
	mov.f64 	%fd520, 0d3EFA01A019DDBCE9;
	mov.f64 	%fd519, 0dBE927E4F8E06E6D9;
	mov.f64 	%fd518, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd517, 0dBDA8FF8320FD8164;
	mov.f64 	%fd516, 0d3EC71DE369ACE392;
	mov.f64 	%fd515, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd514, 0d3DE5DB65F9785EBA;
	mul.rn.f64 	%fd203, %fd592, %fd592;
	fma.rn.f64 	%fd206, %fd517, %fd203, %fd518;
	fma.rn.f64 	%fd208, %fd206, %fd203, %fd519;
	fma.rn.f64 	%fd210, %fd208, %fd203, %fd520;
	fma.rn.f64 	%fd212, %fd210, %fd203, %fd521;
	fma.rn.f64 	%fd214, %fd212, %fd203, %fd522;
	fma.rn.f64 	%fd216, %fd214, %fd203, %fd523;
	fma.rn.f64 	%fd218, %fd216, %fd203, %fd124;
	fma.rn.f64 	%fd221, %fd514, %fd203, %fd515;
	fma.rn.f64 	%fd223, %fd221, %fd203, %fd516;
	fma.rn.f64 	%fd225, %fd223, %fd203, %fd131;
	fma.rn.f64 	%fd227, %fd225, %fd203, %fd133;
	fma.rn.f64 	%fd229, %fd227, %fd203, %fd135;
	fma.rn.f64 	%fd231, %fd229, %fd203, %fd137;
	fma.rn.f64 	%fd232, %fd231, %fd592, %fd592;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r74}, %fd232;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r75, %temp}, %fd232;
	}
	xor.b32  	%r76, %r74, -2147483648;
	mov.b64 	%fd233, {%r75, %r76};
	and.b32  	%r77, %r131, 1;
	setp.eq.b32	%p21, %r77, 1;
	not.pred 	%p22, %p21;
	selp.f64	%fd593, %fd218, %fd233, %p22;
	and.b32  	%r78, %r131, 2;
	setp.eq.s32	%p23, %r78, 0;
	@%p23 bra 	BB1_32;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r79}, %fd593;
	}
	xor.b32  	%r80, %r79, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r81, %temp}, %fd593;
	}
	mov.b64 	%fd593, {%r81, %r80};

BB1_32:
	@%p19 bra 	BB1_34;

	mul.rn.f64 	%fd594, %fd594, %fd137;

BB1_34:
	mov.f64 	%fd473, 0d397B839A252049C0;
	mov.f64 	%fd472, 0d3C91A62633145C00;
	mov.f64 	%fd471, 0d3FF921FB54442D18;
	mul.f64 	%fd235, %fd594, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r132, %fd235;
	st.local.u32 	[%rd3], %r132;
	cvt.rn.f64.s32	%fd236, %r132;
	neg.f64 	%fd237, %fd236;
	fma.rn.f64 	%fd239, %fd237, %fd471, %fd594;
	fma.rn.f64 	%fd241, %fd237, %fd472, %fd239;
	fma.rn.f64 	%fd595, %fd237, %fd473, %fd241;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r82}, %fd594;
	}
	and.b32  	%r83, %r82, 2145386496;
	mul.f64 	%fd243, %fd1, %fd593;
	sub.f64 	%fd35, %fd12, %fd243;
	setp.lt.u32	%p25, %r83, 1105199104;
	@%p25 bra 	BB1_36;

	add.u64 	%rd121, %SP, 0;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd594;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd121;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd595, [retval0+0];
	
	//{
	}// Callseq End 3
	ld.local.u32 	%r132, [%rd3];

BB1_36:
	mov.f64 	%fd530, 0dBFE0000000000000;
	mov.f64 	%fd529, 0d3FA5555555555551;
	mov.f64 	%fd528, 0dBF56C16C16C15D47;
	mov.f64 	%fd527, 0d3EFA01A019DDBCE9;
	mov.f64 	%fd526, 0dBE927E4F8E06E6D9;
	mov.f64 	%fd525, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd524, 0dBDA8FF8320FD8164;
	mov.f64 	%fd476, 0d3EC71DE369ACE392;
	mov.f64 	%fd475, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd474, 0d3DE5DB65F9785EBA;
	mul.rn.f64 	%fd244, %fd595, %fd595;
	fma.rn.f64 	%fd247, %fd524, %fd244, %fd525;
	fma.rn.f64 	%fd249, %fd247, %fd244, %fd526;
	fma.rn.f64 	%fd251, %fd249, %fd244, %fd527;
	fma.rn.f64 	%fd253, %fd251, %fd244, %fd528;
	fma.rn.f64 	%fd255, %fd253, %fd244, %fd529;
	fma.rn.f64 	%fd257, %fd255, %fd244, %fd530;
	fma.rn.f64 	%fd259, %fd257, %fd244, %fd124;
	fma.rn.f64 	%fd262, %fd474, %fd244, %fd475;
	fma.rn.f64 	%fd264, %fd262, %fd244, %fd476;
	fma.rn.f64 	%fd266, %fd264, %fd244, %fd131;
	fma.rn.f64 	%fd268, %fd266, %fd244, %fd133;
	fma.rn.f64 	%fd270, %fd268, %fd244, %fd135;
	fma.rn.f64 	%fd272, %fd270, %fd244, %fd137;
	fma.rn.f64 	%fd273, %fd272, %fd595, %fd595;
	and.b32  	%r84, %r132, 1;
	setp.eq.b32	%p26, %r84, 1;
	not.pred 	%p27, %p26;
	selp.f64	%fd596, %fd273, %fd259, %p27;
	and.b32  	%r85, %r132, 2;
	setp.eq.s32	%p28, %r85, 0;
	@%p28 bra 	BB1_38;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r86}, %fd596;
	}
	xor.b32  	%r87, %r86, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r88, %temp}, %fd596;
	}
	mov.b64 	%fd596, {%r88, %r87};

BB1_38:
	ld.param.f64 	%fd477, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_4];
	ld.param.u64 	%rd111, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_3];
	cvta.to.global.u64 	%rd110, %rd111;
	ld.param.u32 	%r123, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_5];
	cvt.s64.s32	%rd109, %r123;
	add.s64 	%rd85, %rd138, %rd109;
	mul.lo.s64 	%rd86, %rd85, 3;
	add.s64 	%rd87, %rd86, %rd29;
	shl.b64 	%rd88, %rd87, 3;
	add.s64 	%rd33, %rd110, %rd88;
	ld.global.f64 	%fd274, [%rd30];
	ld.global.f64 	%fd275, [%rd33];
	sub.f64 	%fd276, %fd275, %fd274;
	ld.global.f64 	%fd277, [%rd30+8];
	ld.global.f64 	%fd278, [%rd33+8];
	sub.f64 	%fd279, %fd278, %fd277;
	mul.f64 	%fd280, %fd279, %fd279;
	fma.rn.f64 	%fd281, %fd276, %fd276, %fd280;
	ld.global.f64 	%fd282, [%rd30+16];
	ld.global.f64 	%fd283, [%rd33+16];
	sub.f64 	%fd284, %fd283, %fd282;
	fma.rn.f64 	%fd285, %fd284, %fd284, %fd281;
	sqrt.rn.f64 	%fd286, %fd285;
	mul.f64 	%fd287, %fd286, %fd477;
	neg.f64 	%fd600, %fd287;
	abs.f64 	%fd42, %fd600;
	setp.neu.f64	%p29, %fd42, 0d7FF0000000000000;
	mov.f64 	%fd597, %fd600;
	@%p29 bra 	BB1_40;

	mul.rn.f64 	%fd597, %fd600, %fd137;

BB1_40:
	mov.f64 	%fd480, 0d397B839A252049C0;
	mov.f64 	%fd479, 0d3C91A62633145C00;
	mov.f64 	%fd478, 0d3FF921FB54442D18;
	mul.f64 	%fd289, %fd597, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r133, %fd289;
	st.local.u32 	[%rd3], %r133;
	cvt.rn.f64.s32	%fd290, %r133;
	neg.f64 	%fd291, %fd290;
	fma.rn.f64 	%fd293, %fd291, %fd478, %fd597;
	fma.rn.f64 	%fd295, %fd291, %fd479, %fd293;
	fma.rn.f64 	%fd598, %fd291, %fd480, %fd295;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r89}, %fd597;
	}
	and.b32  	%r90, %r89, 2145386496;
	mul.f64 	%fd297, %fd1, %fd596;
	sub.f64 	%fd46, %fd21, %fd297;
	setp.lt.u32	%p30, %r90, 1105199104;
	@%p30 bra 	BB1_42;

	add.u64 	%rd120, %SP, 0;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd597;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd120;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd598, [retval0+0];
	
	//{
	}// Callseq End 4
	ld.local.u32 	%r133, [%rd3];

BB1_42:
	mov.f64 	%fd561, 0d3F81111111110818;
	mov.f64 	%fd560, 0dBF2A01A019DB62A1;
	mov.f64 	%fd559, 0d3FF0000000000000;
	mov.f64 	%fd537, 0dBFE0000000000000;
	mov.f64 	%fd536, 0d3FA5555555555551;
	mov.f64 	%fd535, 0dBF56C16C16C15D47;
	mov.f64 	%fd534, 0d3EFA01A019DDBCE9;
	mov.f64 	%fd533, 0dBE927E4F8E06E6D9;
	mov.f64 	%fd532, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd531, 0dBDA8FF8320FD8164;
	mov.f64 	%fd483, 0d3EC71DE369ACE392;
	mov.f64 	%fd482, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd481, 0d3DE5DB65F9785EBA;
	mul.rn.f64 	%fd298, %fd598, %fd598;
	fma.rn.f64 	%fd301, %fd531, %fd298, %fd532;
	fma.rn.f64 	%fd303, %fd301, %fd298, %fd533;
	fma.rn.f64 	%fd305, %fd303, %fd298, %fd534;
	fma.rn.f64 	%fd307, %fd305, %fd298, %fd535;
	fma.rn.f64 	%fd309, %fd307, %fd298, %fd536;
	fma.rn.f64 	%fd311, %fd309, %fd298, %fd537;
	fma.rn.f64 	%fd313, %fd311, %fd298, %fd559;
	fma.rn.f64 	%fd316, %fd481, %fd298, %fd482;
	fma.rn.f64 	%fd318, %fd316, %fd298, %fd483;
	fma.rn.f64 	%fd320, %fd318, %fd298, %fd560;
	fma.rn.f64 	%fd322, %fd320, %fd298, %fd561;
	fma.rn.f64 	%fd324, %fd322, %fd298, %fd135;
	fma.rn.f64 	%fd326, %fd324, %fd298, %fd137;
	fma.rn.f64 	%fd327, %fd326, %fd598, %fd598;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r91}, %fd327;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r92, %temp}, %fd327;
	}
	xor.b32  	%r93, %r91, -2147483648;
	mov.b64 	%fd328, {%r92, %r93};
	and.b32  	%r94, %r133, 1;
	setp.eq.b32	%p31, %r94, 1;
	not.pred 	%p32, %p31;
	selp.f64	%fd599, %fd313, %fd328, %p32;
	and.b32  	%r95, %r133, 2;
	setp.eq.s32	%p33, %r95, 0;
	@%p33 bra 	BB1_44;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r96}, %fd599;
	}
	xor.b32  	%r97, %r96, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r98, %temp}, %fd599;
	}
	mov.b64 	%fd599, {%r98, %r97};

BB1_44:
	@%p29 bra 	BB1_46;

	mov.f64 	%fd579, 0d0000000000000000;
	mul.rn.f64 	%fd600, %fd600, %fd579;

BB1_46:
	mov.f64 	%fd486, 0d397B839A252049C0;
	mov.f64 	%fd485, 0d3C91A62633145C00;
	mov.f64 	%fd484, 0d3FF921FB54442D18;
	mul.f64 	%fd330, %fd600, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r134, %fd330;
	st.local.u32 	[%rd3], %r134;
	cvt.rn.f64.s32	%fd331, %r134;
	neg.f64 	%fd332, %fd331;
	fma.rn.f64 	%fd334, %fd332, %fd484, %fd600;
	fma.rn.f64 	%fd336, %fd332, %fd485, %fd334;
	fma.rn.f64 	%fd601, %fd332, %fd486, %fd336;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r99}, %fd600;
	}
	and.b32  	%r100, %r99, 2145386496;
	mul.f64 	%fd338, %fd1, %fd599;
	sub.f64 	%fd55, %fd35, %fd338;
	setp.lt.u32	%p35, %r100, 1105199104;
	@%p35 bra 	BB1_48;

	add.u64 	%rd119, %SP, 0;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd600;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd119;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd601, [retval0+0];
	
	//{
	}// Callseq End 5
	ld.local.u32 	%r134, [%rd3];

BB1_48:
	mov.f64 	%fd572, 0dBFC5555555555554;
	mov.f64 	%fd571, 0d0000000000000000;
	mov.f64 	%fd564, 0d3F81111111110818;
	mov.f64 	%fd563, 0dBF2A01A019DB62A1;
	mov.f64 	%fd562, 0d3FF0000000000000;
	mov.f64 	%fd544, 0dBFE0000000000000;
	mov.f64 	%fd543, 0d3FA5555555555551;
	mov.f64 	%fd542, 0dBF56C16C16C15D47;
	mov.f64 	%fd541, 0d3EFA01A019DDBCE9;
	mov.f64 	%fd540, 0dBE927E4F8E06E6D9;
	mov.f64 	%fd539, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd538, 0dBDA8FF8320FD8164;
	mov.f64 	%fd489, 0d3EC71DE369ACE392;
	mov.f64 	%fd488, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd487, 0d3DE5DB65F9785EBA;
	mul.rn.f64 	%fd339, %fd601, %fd601;
	fma.rn.f64 	%fd342, %fd538, %fd339, %fd539;
	fma.rn.f64 	%fd344, %fd342, %fd339, %fd540;
	fma.rn.f64 	%fd346, %fd344, %fd339, %fd541;
	fma.rn.f64 	%fd348, %fd346, %fd339, %fd542;
	fma.rn.f64 	%fd350, %fd348, %fd339, %fd543;
	fma.rn.f64 	%fd352, %fd350, %fd339, %fd544;
	fma.rn.f64 	%fd354, %fd352, %fd339, %fd562;
	fma.rn.f64 	%fd357, %fd487, %fd339, %fd488;
	fma.rn.f64 	%fd359, %fd357, %fd339, %fd489;
	fma.rn.f64 	%fd361, %fd359, %fd339, %fd563;
	fma.rn.f64 	%fd363, %fd361, %fd339, %fd564;
	fma.rn.f64 	%fd365, %fd363, %fd339, %fd572;
	fma.rn.f64 	%fd367, %fd365, %fd339, %fd571;
	fma.rn.f64 	%fd368, %fd367, %fd601, %fd601;
	and.b32  	%r101, %r134, 1;
	setp.eq.b32	%p36, %r101, 1;
	not.pred 	%p37, %p36;
	selp.f64	%fd602, %fd368, %fd354, %p37;
	and.b32  	%r102, %r134, 2;
	setp.eq.s32	%p38, %r102, 0;
	@%p38 bra 	BB1_50;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r103}, %fd602;
	}
	xor.b32  	%r104, %r103, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r105, %temp}, %fd602;
	}
	mov.b64 	%fd602, {%r105, %r104};

BB1_50:
	ld.param.f64 	%fd490, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_4];
	ld.global.f64 	%fd369, [%rd32];
	ld.global.f64 	%fd370, [%rd33];
	sub.f64 	%fd371, %fd370, %fd369;
	ld.global.f64 	%fd372, [%rd32+8];
	ld.global.f64 	%fd373, [%rd33+8];
	sub.f64 	%fd374, %fd373, %fd372;
	mul.f64 	%fd375, %fd374, %fd374;
	fma.rn.f64 	%fd376, %fd371, %fd371, %fd375;
	ld.global.f64 	%fd377, [%rd32+16];
	ld.global.f64 	%fd378, [%rd33+16];
	sub.f64 	%fd379, %fd378, %fd377;
	fma.rn.f64 	%fd380, %fd379, %fd379, %fd376;
	sqrt.rn.f64 	%fd381, %fd380;
	mul.f64 	%fd382, %fd381, %fd490;
	neg.f64 	%fd606, %fd382;
	abs.f64 	%fd62, %fd606;
	setp.neu.f64	%p39, %fd62, 0d7FF0000000000000;
	mov.f64 	%fd603, %fd606;
	@%p39 bra 	BB1_52;

	mov.f64 	%fd578, 0d0000000000000000;
	mul.rn.f64 	%fd603, %fd606, %fd578;

BB1_52:
	add.u64 	%rd128, %SPL, 0;
	mov.f64 	%fd493, 0d397B839A252049C0;
	mov.f64 	%fd492, 0d3C91A62633145C00;
	mov.f64 	%fd491, 0d3FF921FB54442D18;
	mul.f64 	%fd384, %fd603, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r135, %fd384;
	st.local.u32 	[%rd128], %r135;
	cvt.rn.f64.s32	%fd385, %r135;
	neg.f64 	%fd386, %fd385;
	fma.rn.f64 	%fd388, %fd386, %fd491, %fd603;
	fma.rn.f64 	%fd390, %fd386, %fd492, %fd388;
	fma.rn.f64 	%fd604, %fd386, %fd493, %fd390;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd603;
	}
	and.b32  	%r107, %r106, 2145386496;
	mul.f64 	%fd392, %fd1, %fd602;
	sub.f64 	%fd66, %fd46, %fd392;
	setp.lt.u32	%p40, %r107, 1105199104;
	@%p40 bra 	BB1_54;

	add.u64 	%rd134, %SPL, 0;
	add.u64 	%rd118, %SP, 0;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd603;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd118;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd604, [retval0+0];
	
	//{
	}// Callseq End 6
	ld.local.u32 	%r135, [%rd134];

BB1_54:
	mov.f64 	%fd574, 0dBFC5555555555554;
	mov.f64 	%fd573, 0d0000000000000000;
	mov.f64 	%fd567, 0d3F81111111110818;
	mov.f64 	%fd566, 0dBF2A01A019DB62A1;
	mov.f64 	%fd565, 0d3FF0000000000000;
	mov.f64 	%fd551, 0dBFE0000000000000;
	mov.f64 	%fd550, 0d3FA5555555555551;
	mov.f64 	%fd549, 0dBF56C16C16C15D47;
	mov.f64 	%fd548, 0d3EFA01A019DDBCE9;
	mov.f64 	%fd547, 0dBE927E4F8E06E6D9;
	mov.f64 	%fd546, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd545, 0dBDA8FF8320FD8164;
	mov.f64 	%fd496, 0d3EC71DE369ACE392;
	mov.f64 	%fd495, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd494, 0d3DE5DB65F9785EBA;
	mul.rn.f64 	%fd393, %fd604, %fd604;
	fma.rn.f64 	%fd396, %fd545, %fd393, %fd546;
	fma.rn.f64 	%fd398, %fd396, %fd393, %fd547;
	fma.rn.f64 	%fd400, %fd398, %fd393, %fd548;
	fma.rn.f64 	%fd402, %fd400, %fd393, %fd549;
	fma.rn.f64 	%fd404, %fd402, %fd393, %fd550;
	fma.rn.f64 	%fd406, %fd404, %fd393, %fd551;
	fma.rn.f64 	%fd408, %fd406, %fd393, %fd565;
	fma.rn.f64 	%fd411, %fd494, %fd393, %fd495;
	fma.rn.f64 	%fd413, %fd411, %fd393, %fd496;
	fma.rn.f64 	%fd415, %fd413, %fd393, %fd566;
	fma.rn.f64 	%fd417, %fd415, %fd393, %fd567;
	fma.rn.f64 	%fd419, %fd417, %fd393, %fd574;
	fma.rn.f64 	%fd421, %fd419, %fd393, %fd573;
	fma.rn.f64 	%fd422, %fd421, %fd604, %fd604;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r108}, %fd422;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r109, %temp}, %fd422;
	}
	xor.b32  	%r110, %r108, -2147483648;
	mov.b64 	%fd423, {%r109, %r110};
	and.b32  	%r111, %r135, 1;
	setp.eq.b32	%p41, %r111, 1;
	not.pred 	%p42, %p41;
	selp.f64	%fd605, %fd408, %fd423, %p42;
	and.b32  	%r112, %r135, 2;
	setp.eq.s32	%p43, %r112, 0;
	@%p43 bra 	BB1_56;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd605;
	}
	xor.b32  	%r114, %r113, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r115, %temp}, %fd605;
	}
	mov.b64 	%fd605, {%r115, %r114};

BB1_56:
	fma.rn.f64 	%fd72, %fd1, %fd605, %fd55;
	@%p39 bra 	BB1_58;

	mov.f64 	%fd577, 0d0000000000000000;
	mul.rn.f64 	%fd606, %fd606, %fd577;

BB1_58:
	add.u64 	%rd130, %SPL, 0;
	mov.f64 	%fd499, 0d397B839A252049C0;
	mov.f64 	%fd498, 0d3C91A62633145C00;
	mov.f64 	%fd497, 0d3FF921FB54442D18;
	mul.f64 	%fd425, %fd606, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64	%r136, %fd425;
	st.local.u32 	[%rd130], %r136;
	cvt.rn.f64.s32	%fd426, %r136;
	neg.f64 	%fd427, %fd426;
	fma.rn.f64 	%fd429, %fd427, %fd497, %fd606;
	fma.rn.f64 	%fd431, %fd427, %fd498, %fd429;
	fma.rn.f64 	%fd607, %fd427, %fd499, %fd431;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r116}, %fd606;
	}
	and.b32  	%r117, %r116, 2145386496;
	setp.lt.u32	%p45, %r117, 1105199104;
	@%p45 bra 	BB1_60;

	add.u64 	%rd132, %SPL, 0;
	add.u64 	%rd117, %SP, 0;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd606;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd117;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd607, [retval0+0];
	
	//{
	}// Callseq End 7
	ld.local.u32 	%r136, [%rd132];

BB1_60:
	mov.f64 	%fd576, 0dBFC5555555555554;
	mov.f64 	%fd575, 0d0000000000000000;
	mov.f64 	%fd570, 0d3F81111111110818;
	mov.f64 	%fd569, 0dBF2A01A019DB62A1;
	mov.f64 	%fd568, 0d3FF0000000000000;
	mov.f64 	%fd558, 0dBFE0000000000000;
	mov.f64 	%fd557, 0d3FA5555555555551;
	mov.f64 	%fd556, 0dBF56C16C16C15D47;
	mov.f64 	%fd555, 0d3EFA01A019DDBCE9;
	mov.f64 	%fd554, 0dBE927E4F8E06E6D9;
	mov.f64 	%fd553, 0d3E21EEA7C1EF8528;
	mov.f64 	%fd552, 0dBDA8FF8320FD8164;
	mov.f64 	%fd502, 0d3EC71DE369ACE392;
	mov.f64 	%fd501, 0dBE5AE5F12CB0D246;
	mov.f64 	%fd500, 0d3DE5DB65F9785EBA;
	mul.rn.f64 	%fd433, %fd607, %fd607;
	fma.rn.f64 	%fd436, %fd552, %fd433, %fd553;
	fma.rn.f64 	%fd438, %fd436, %fd433, %fd554;
	fma.rn.f64 	%fd440, %fd438, %fd433, %fd555;
	fma.rn.f64 	%fd442, %fd440, %fd433, %fd556;
	fma.rn.f64 	%fd444, %fd442, %fd433, %fd557;
	fma.rn.f64 	%fd446, %fd444, %fd433, %fd558;
	fma.rn.f64 	%fd448, %fd446, %fd433, %fd568;
	fma.rn.f64 	%fd451, %fd500, %fd433, %fd501;
	fma.rn.f64 	%fd453, %fd451, %fd433, %fd502;
	fma.rn.f64 	%fd455, %fd453, %fd433, %fd569;
	fma.rn.f64 	%fd457, %fd455, %fd433, %fd570;
	fma.rn.f64 	%fd459, %fd457, %fd433, %fd576;
	fma.rn.f64 	%fd461, %fd459, %fd433, %fd575;
	fma.rn.f64 	%fd462, %fd461, %fd607, %fd607;
	and.b32  	%r118, %r136, 1;
	setp.eq.b32	%p46, %r118, 1;
	not.pred 	%p47, %p46;
	selp.f64	%fd608, %fd462, %fd448, %p47;
	and.b32  	%r119, %r136, 2;
	setp.eq.s32	%p48, %r119, 0;
	@%p48 bra 	BB1_62;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r120}, %fd608;
	}
	xor.b32  	%r121, %r120, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r122, %temp}, %fd608;
	}
	mov.b64 	%fd608, {%r122, %r121};

BB1_62:
	cvt.rn.f32.u64	%f8, %rd136;
	cvt.rmi.f32.f32	%f7, %f8;
	cvt.rzi.u64.f32	%rd125, %f7;
	cvt.rn.f32.u64	%f6, %rd137;
	cvt.rmi.f32.f32	%f5, %f6;
	cvt.rzi.u64.f32	%rd116, %f5;
	ld.param.u64 	%rd115, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_1];
	cvta.to.global.u64 	%rd114, %rd115;
	ld.param.u32 	%r127, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_12];
	ld.param.u32 	%r126, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_10];
	ld.param.u32 	%r125, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_8];
	ld.param.f64 	%fd503, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_7];
	ld.param.u64 	%rd113, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_6];
	ld.param.u64 	%rd112, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_0];
	ld.param.u32 	%r124, [_Z8solveTEdPdS_PKdS1_diS1_diiiii_param_5];
	cvta.to.global.u64 	%rd34, %rd112;
	cvta.to.global.u64 	%rd93, %rd113;
	fma.rn.f64 	%fd81, %fd1, %fd608, %fd66;
	shl.b64 	%rd94, %rd116, 3;
	add.s64 	%rd95, %rd93, %rd94;
	ld.global.f64 	%fd463, [%rd95];
	shl.b64 	%rd96, %rd125, 3;
	add.s64 	%rd97, %rd93, %rd96;
	ld.global.f64 	%fd464, [%rd97];
	mul.f64 	%fd465, %fd464, %fd463;
	div.rn.f64 	%fd82, %fd465, %fd503;
	cvt.s64.s32	%rd98, %r125;
	sub.s64 	%rd99, %rd125, %rd98;
	cvt.s64.s32	%rd100, %r126;
	sub.s64 	%rd101, %rd116, %rd100;
	mul.f64 	%fd83, %fd72, %fd82;
	cvt.s64.s32	%rd102, %r127;
	mul.lo.s64 	%rd103, %rd99, %rd102;
	add.s64 	%rd35, %rd101, %rd103;
	shl.b64 	%rd104, %rd35, 3;
	add.s64 	%rd36, %rd34, %rd104;
	add.s64 	%rd37, %rd114, %rd104;
	setp.eq.s32	%p49, %r124, 1;
	@%p49 bra 	BB1_67;
	bra.uni 	BB1_63;

BB1_67:
	st.global.f64 	[%rd36], %fd83;
	mul.f64 	%fd470, %fd81, %fd82;
	st.global.f64 	[%rd37], %fd470;
	bra.uni 	BB1_68;

BB1_63:
	ld.global.u64 	%rd140, [%rd36];

BB1_64:
	mov.b64 	 %fd466, %rd140;
	add.f64 	%fd467, %fd83, %fd466;
	mov.b64 	 %rd106, %fd467;
	atom.global.cas.b64 	%rd41, [%rd36], %rd140, %rd106;
	setp.ne.s64	%p50, %rd140, %rd41;
	mov.u64 	%rd140, %rd41;
	@%p50 bra 	BB1_64;

	mul.f64 	%fd84, %fd81, %fd82;
	ld.global.u64 	%rd141, [%rd37];

BB1_66:
	mov.b64 	 %fd468, %rd141;
	add.f64 	%fd469, %fd84, %fd468;
	mov.b64 	 %rd108, %fd469;
	atom.global.cas.b64 	%rd45, [%rd37], %rd141, %rd108;
	setp.eq.s64	%p51, %rd141, %rd45;
	mov.u64 	%rd141, %rd45;
	@%p51 bra 	BB1_68;
	bra.uni 	BB1_66;

BB1_68:
	ret;
}

.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot2[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<9>;
	.reg .b32 	%r<42>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<101>;


	mov.u64 	%SPL, __local_depot2;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd37, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	and.b32  	%r40, %r1, -2147483648;
	shr.u32 	%r3, %r1, 20;
	bfe.u32 	%r4, %r1, 20, 11;
	setp.eq.s32	%p1, %r4, 2047;
	@%p1 bra 	BB2_13;

	add.s32 	%r15, %r4, -1024;
	shr.u32 	%r16, %r15, 6;
	mov.u32 	%r17, 15;
	sub.s32 	%r5, %r17, %r16;
	mov.u32 	%r18, 19;
	sub.s32 	%r19, %r18, %r16;
	mov.u32 	%r20, 18;
	min.s32 	%r6, %r20, %r19;
	mov.u64 	%rd94, 0;
	setp.ge.s32	%p2, %r5, %r6;
	mov.u64 	%rd93, %rd1;
	@%p2 bra 	BB2_4;

	bfe.u32 	%r21, %r1, 20, 11;
	add.s32 	%r22, %r21, -1024;
	shr.u32 	%r23, %r22, 6;
	sub.s32 	%r25, %r17, %r23;
	mul.wide.s32 	%rd41, %r25, 8;
	mov.u64 	%rd42, __cudart_i2opi_d;
	add.s64 	%rd89, %rd42, %rd41;
	mov.b64 	 %rd43, %fd4;
	shl.b64 	%rd44, %rd43, 11;
	or.b64  	%rd5, %rd44, -9223372036854775808;
	mov.u64 	%rd94, 0;
	mov.u64 	%rd93, %rd1;
	mov.u64 	%rd91, %rd1;
	mov.u32 	%r39, %r5;

BB2_3:
	.pragma "nounroll";
	ld.const.u64 	%rd47, [%rd89];
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi, clo, chi;
	mov.b64         {alo,ahi}, %rd47;    
	mov.b64         {blo,bhi}, %rd5;    
	mov.b64         {clo,chi}, %rd94;    
	mad.lo.cc.u32   r0, alo, blo, clo;
	madc.hi.cc.u32  r1, alo, blo, chi;
	madc.hi.u32     r2, alo, bhi,   0;
	mad.lo.cc.u32   r1, alo, bhi,  r1;
	madc.hi.cc.u32  r2, ahi, blo,  r2;
	madc.hi.u32     r3, ahi, bhi,   0;
	mad.lo.cc.u32   r1, ahi, blo,  r1;
	madc.lo.cc.u32  r2, ahi, bhi,  r2;
	addc.u32        r3,  r3,   0;     
	mov.b64         %rd45, {r0,r1};      
	mov.b64         %rd94, {r2,r3};      
	}
	// inline asm
	st.local.u64 	[%rd91], %rd45;
	add.s32 	%r39, %r39, 1;
	sub.s32 	%r26, %r39, %r5;
	mul.wide.s32 	%rd50, %r26, 8;
	add.s64 	%rd91, %rd1, %rd50;
	add.s64 	%rd93, %rd93, 8;
	add.s64 	%rd89, %rd89, 8;
	setp.lt.s32	%p3, %r39, %r6;
	@%p3 bra 	BB2_3;

BB2_4:
	st.local.u64 	[%rd93], %rd94;
	ld.local.u64 	%rd95, [%rd1+16];
	ld.local.u64 	%rd96, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32	%p4, %r9, 0;
	@%p4 bra 	BB2_6;

	mov.u32 	%r27, 64;
	sub.s32 	%r28, %r27, %r9;
	shl.b64 	%rd51, %rd96, %r9;
	shr.u64 	%rd52, %rd95, %r28;
	or.b64  	%rd96, %rd51, %rd52;
	shl.b64 	%rd53, %rd95, %r9;
	ld.local.u64 	%rd54, [%rd1+8];
	shr.u64 	%rd55, %rd54, %r28;
	or.b64  	%rd95, %rd55, %rd53;

BB2_6:
	shr.u64 	%rd56, %rd96, 62;
	cvt.u32.u64	%r29, %rd56;
	shr.u64 	%rd57, %rd95, 62;
	shl.b64 	%rd58, %rd96, 2;
	or.b64  	%rd98, %rd58, %rd57;
	shl.b64 	%rd97, %rd95, 2;
	shr.u64 	%rd59, %rd96, 61;
	cvt.u32.u64	%r30, %rd59;
	and.b32  	%r31, %r30, 1;
	add.s32 	%r32, %r31, %r29;
	neg.s32 	%r33, %r32;
	setp.eq.s32	%p5, %r40, 0;
	selp.b32	%r34, %r32, %r33, %p5;
	cvta.to.local.u64 	%rd60, %rd37;
	st.local.u32 	[%rd60], %r34;
	setp.eq.s32	%p6, %r31, 0;
	@%p6 bra 	BB2_8;

	mov.u64 	%rd64, 0;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd64;
	mov.b64         {a2,a3}, %rd64;
	mov.b64         {b0,b1}, %rd97;
	mov.b64         {b2,b3}, %rd98;
	sub.cc.u32      r0, a0, b0; 
	subc.cc.u32     r1, a1, b1; 
	subc.cc.u32     r2, a2, b2; 
	subc.u32        r3, a3, b3; 
	mov.b64         %rd97, {r0,r1};
	mov.b64         %rd98, {r2,r3};
	}
	// inline asm
	xor.b32  	%r40, %r40, -2147483648;

BB2_8:
	clz.b64 	%r41, %rd98;
	setp.eq.s32	%p7, %r41, 0;
	@%p7 bra 	BB2_10;

	shl.b64 	%rd67, %rd98, %r41;
	mov.u32 	%r35, 64;
	sub.s32 	%r36, %r35, %r41;
	shr.u64 	%rd68, %rd97, %r36;
	or.b64  	%rd98, %rd68, %rd67;

BB2_10:
	mov.u64 	%rd72, -3958705157555305931;
	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi;
	mov.b64         {alo,ahi}, %rd98;   
	mov.b64         {blo,bhi}, %rd72;   
	mul.lo.u32      r0, alo, blo;    
	mul.hi.u32      r1, alo, blo;    
	mad.lo.cc.u32   r1, alo, bhi, r1;
	madc.hi.u32     r2, alo, bhi,  0;
	mad.lo.cc.u32   r1, ahi, blo, r1;
	madc.hi.cc.u32  r2, ahi, blo, r2;
	madc.hi.u32     r3, ahi, bhi,  0;
	mad.lo.cc.u32   r2, ahi, bhi, r2;
	addc.u32        r3, r3,  0;      
	mov.b64         %rd69, {r0,r1};     
	mov.b64         %rd100, {r2,r3};     
	}
	// inline asm
	setp.lt.s64	%p8, %rd100, 1;
	@%p8 bra 	BB2_12;

	// inline asm
	{
	.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
	mov.b64         {a0,a1}, %rd69;
	mov.b64         {a2,a3}, %rd100;
	mov.b64         {b0,b1}, %rd69;
	mov.b64         {b2,b3}, %rd100;
	add.cc.u32      r0, a0, b0; 
	addc.cc.u32     r1, a1, b1; 
	addc.cc.u32     r2, a2, b2; 
	addc.u32        r3, a3, b3; 
	mov.b64         %rd73, {r0,r1};
	mov.b64         %rd100, {r2,r3};
	}
	// inline asm
	add.s32 	%r41, %r41, 1;

BB2_12:
	cvt.u64.u32	%rd79, %r40;
	shl.b64 	%rd80, %rd79, 32;
	mov.u32 	%r37, 1022;
	sub.s32 	%r38, %r37, %r41;
	cvt.u64.u32	%rd81, %r38;
	shl.b64 	%rd82, %rd81, 52;
	add.s64 	%rd83, %rd100, 1;
	shr.u64 	%rd84, %rd83, 10;
	add.s64 	%rd85, %rd84, 1;
	shr.u64 	%rd86, %rd85, 1;
	add.s64 	%rd87, %rd86, %rd82;
	or.b64  	%rd88, %rd87, %rd80;
	mov.b64 	 %fd4, %rd88;

BB2_13:
	st.param.f64	[func_retval0+0], %fd4;
	ret;
}


