ISim log file
Running: /media/uzeyir/uzeyir_varli/uzeyir/projelerim/FPGA_Lesson_projects/Lab1/Half_Adder/HAlf_Adder_Sim_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /media/uzeyir/uzeyir_varli/uzeyir/projelerim/FPGA_Lesson_projects/Lab1/Half_Adder/HAlf_Adder_Sim_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# exit 0
