/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire [33:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [19:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_3z | celloutsig_1_2z[8];
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[178:166] % { 1'h1, in_data[137:128], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[122:103] % { 1'h1, celloutsig_1_1z[2:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_6z[7:0] != _00_;
  assign celloutsig_1_4z = in_data[181:174] != { celloutsig_1_2z[12:7], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_8z != { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_12z = { celloutsig_1_1z[10:8], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_9z } != { celloutsig_1_8z[8:0], celloutsig_1_10z };
  assign celloutsig_1_18z = { celloutsig_1_2z[16:3], celloutsig_1_3z } != { celloutsig_1_15z[10:2], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_0_6z = - { _00_, celloutsig_0_4z };
  assign celloutsig_1_14z = - { celloutsig_1_8z[6], celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[89:82] !== in_data[79:72];
  assign celloutsig_0_13z = celloutsig_0_9z[3:1] !== { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[179:155] !== in_data[148:124];
  assign celloutsig_0_12z = & { celloutsig_0_8z, celloutsig_0_6z[7:4], in_data[45:44], in_data[27:26], celloutsig_0_0z };
  assign celloutsig_0_1z = & { in_data[45:44], celloutsig_0_0z };
  assign celloutsig_1_3z = & { celloutsig_1_0z, in_data[116:115] };
  assign celloutsig_1_6z = & celloutsig_1_1z[12:5];
  assign celloutsig_0_5z = | _00_[7:1];
  assign celloutsig_0_8z = | celloutsig_0_2z[3:1];
  assign celloutsig_0_4z = | celloutsig_0_2z;
  assign celloutsig_0_10z = | { celloutsig_0_8z, celloutsig_0_7z, in_data[37:27] };
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z } >> _00_[4:1];
  assign celloutsig_1_13z = celloutsig_1_9z >> { celloutsig_1_1z[1:0], celloutsig_1_10z };
  assign celloutsig_1_5z = { celloutsig_1_1z[4:2], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z } - { celloutsig_1_1z[11:5], celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_1z[10:9], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z } - { celloutsig_1_1z[8:6], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_2z = in_data[47:44] - { in_data[56], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_9z = celloutsig_1_1z[3:1] - { celloutsig_1_5z[3:2], celloutsig_1_6z };
  assign celloutsig_1_15z = { celloutsig_1_8z[11:2], celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_2z } ^ { celloutsig_1_8z[7:4], celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_5z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
