

================================================================
== Vivado HLS Report for 'window_macc'
================================================================
* Date:           Sat Jun 22 10:19:36 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_conv_fp_2019
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.066|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    8|    8|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weight_V_offset_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %weight_V_offset)"   --->   Operation 10 'read' 'weight_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%window_2_2_val_V_r_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %window_2_2_val_V_r)"   --->   Operation 11 'read' 'window_2_2_val_V_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%window_2_1_val_V_r_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %window_2_1_val_V_r)"   --->   Operation 12 'read' 'window_2_1_val_V_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%window_2_0_val_V_r_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %window_2_0_val_V_r)"   --->   Operation 13 'read' 'window_2_0_val_V_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%window_1_2_val_V_r_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %window_1_2_val_V_r)"   --->   Operation 14 'read' 'window_1_2_val_V_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%window_1_1_val_V_r_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %window_1_1_val_V_r)"   --->   Operation 15 'read' 'window_1_1_val_V_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%window_1_0_val_V_r_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %window_1_0_val_V_r)"   --->   Operation 16 'read' 'window_1_0_val_V_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%window_0_2_val_V_r_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %window_0_2_val_V_r)"   --->   Operation 17 'read' 'window_0_2_val_V_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%window_0_1_val_V_r_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %window_0_1_val_V_r)"   --->   Operation 18 'read' 'window_0_1_val_V_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%window_0_0_val_V_r_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %window_0_0_val_V_r)"   --->   Operation 19 'read' 'window_0_0_val_V_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weight_V_offset_cast = zext i9 %weight_V_offset_read to i64"   --->   Operation 20 'zext' 'weight_V_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_weight_fp_add = getelementptr [432 x i14]* @kernel_weight_fp, i64 0, i64 %weight_V_offset_cast" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 21 'getelementptr' 'kernel_weight_fp_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%kernel_weight_fp_loa = load i14* %kernel_weight_fp_add, align 2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 22 'load' 'kernel_weight_fp_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 432> <ROM>
ST_1 : Operation 23 [1/1] (1.82ns)   --->   "%add_ln1117 = add i9 1, %weight_V_offset_read" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 23 'add' 'add_ln1117' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i9 %add_ln1117 to i64" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 24 'zext' 'zext_ln1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_weight_fp_add_1 = getelementptr [432 x i14]* @kernel_weight_fp, i64 0, i64 %zext_ln1117" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 25 'getelementptr' 'kernel_weight_fp_add_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%kernel_weight_fp_loa_1 = load i14* %kernel_weight_fp_add_1, align 2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 26 'load' 'kernel_weight_fp_loa_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 432> <ROM>
ST_1 : Operation 27 [1/1] (1.82ns)   --->   "%add_ln1117_1 = add i9 2, %weight_V_offset_read" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 27 'add' 'add_ln1117_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i9 %add_ln1117_1 to i64" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 28 'zext' 'zext_ln1117_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_weight_fp_add_2 = getelementptr [432 x i14]* @kernel_weight_fp, i64 0, i64 %zext_ln1117_1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 29 'getelementptr' 'kernel_weight_fp_add_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%kernel_weight_fp_loa_2 = load i14* %kernel_weight_fp_add_2, align 2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 30 'load' 'kernel_weight_fp_loa_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 432> <ROM>
ST_1 : Operation 31 [1/1] (1.82ns)   --->   "%add_ln1117_2 = add i9 3, %weight_V_offset_read" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 31 'add' 'add_ln1117_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i9 %add_ln1117_2 to i64" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 32 'zext' 'zext_ln1117_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_weight_fp_add_3 = getelementptr [432 x i14]* @kernel_weight_fp, i64 0, i64 %zext_ln1117_2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 33 'getelementptr' 'kernel_weight_fp_add_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (3.25ns)   --->   "%kernel_weight_fp_loa_3 = load i14* %kernel_weight_fp_add_3, align 2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 34 'load' 'kernel_weight_fp_loa_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 432> <ROM>
ST_1 : Operation 35 [1/1] (1.82ns)   --->   "%add_ln1117_3 = add i9 4, %weight_V_offset_read" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 35 'add' 'add_ln1117_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i9 %add_ln1117_3 to i64" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 36 'zext' 'zext_ln1117_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_weight_fp_add_4 = getelementptr [432 x i14]* @kernel_weight_fp, i64 0, i64 %zext_ln1117_3" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 37 'getelementptr' 'kernel_weight_fp_add_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%kernel_weight_fp_loa_4 = load i14* %kernel_weight_fp_add_4, align 2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 38 'load' 'kernel_weight_fp_loa_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 432> <ROM>
ST_1 : Operation 39 [1/1] (1.82ns)   --->   "%add_ln1117_4 = add i9 5, %weight_V_offset_read" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 39 'add' 'add_ln1117_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1117_4 = zext i9 %add_ln1117_4 to i64" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 40 'zext' 'zext_ln1117_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_weight_fp_add_5 = getelementptr [432 x i14]* @kernel_weight_fp, i64 0, i64 %zext_ln1117_4" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 41 'getelementptr' 'kernel_weight_fp_add_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%kernel_weight_fp_loa_5 = load i14* %kernel_weight_fp_add_5, align 2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 42 'load' 'kernel_weight_fp_loa_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 432> <ROM>
ST_1 : Operation 43 [1/1] (1.82ns)   --->   "%add_ln1117_5 = add i9 6, %weight_V_offset_read" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 43 'add' 'add_ln1117_5' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i9 %add_ln1117_5 to i64" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 44 'zext' 'zext_ln1117_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_weight_fp_add_6 = getelementptr [432 x i14]* @kernel_weight_fp, i64 0, i64 %zext_ln1117_5" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 45 'getelementptr' 'kernel_weight_fp_add_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%kernel_weight_fp_loa_6 = load i14* %kernel_weight_fp_add_6, align 2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 46 'load' 'kernel_weight_fp_loa_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 432> <ROM>
ST_1 : Operation 47 [1/1] (1.82ns)   --->   "%add_ln1117_6 = add i9 7, %weight_V_offset_read" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 47 'add' 'add_ln1117_6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i9 %add_ln1117_6 to i64" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 48 'zext' 'zext_ln1117_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_weight_fp_add_7 = getelementptr [432 x i14]* @kernel_weight_fp, i64 0, i64 %zext_ln1117_6" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 49 'getelementptr' 'kernel_weight_fp_add_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%kernel_weight_fp_loa_7 = load i14* %kernel_weight_fp_add_7, align 2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 50 'load' 'kernel_weight_fp_loa_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 432> <ROM>
ST_1 : Operation 51 [1/1] (1.82ns)   --->   "%add_ln1117_7 = add i9 8, %weight_V_offset_read" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 51 'add' 'add_ln1117_7' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1117_7 = zext i9 %add_ln1117_7 to i64" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 52 'zext' 'zext_ln1117_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_weight_fp_add_8 = getelementptr [432 x i14]* @kernel_weight_fp, i64 0, i64 %zext_ln1117_7" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 53 'getelementptr' 'kernel_weight_fp_add_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%kernel_weight_fp_loa_8 = load i14* %kernel_weight_fp_add_8, align 2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 54 'load' 'kernel_weight_fp_loa_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 432> <ROM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 55 [1/2] (3.25ns)   --->   "%kernel_weight_fp_loa = load i14* %kernel_weight_fp_add, align 2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 55 'load' 'kernel_weight_fp_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 432> <ROM>
ST_2 : Operation 56 [1/2] (3.25ns)   --->   "%kernel_weight_fp_loa_1 = load i14* %kernel_weight_fp_add_1, align 2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 56 'load' 'kernel_weight_fp_loa_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 432> <ROM>
ST_2 : Operation 57 [1/2] (3.25ns)   --->   "%kernel_weight_fp_loa_2 = load i14* %kernel_weight_fp_add_2, align 2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 57 'load' 'kernel_weight_fp_loa_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 432> <ROM>
ST_2 : Operation 58 [1/2] (3.25ns)   --->   "%kernel_weight_fp_loa_3 = load i14* %kernel_weight_fp_add_3, align 2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 58 'load' 'kernel_weight_fp_loa_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 432> <ROM>
ST_2 : Operation 59 [1/2] (3.25ns)   --->   "%kernel_weight_fp_loa_4 = load i14* %kernel_weight_fp_add_4, align 2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 59 'load' 'kernel_weight_fp_loa_4' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 432> <ROM>
ST_2 : Operation 60 [1/2] (3.25ns)   --->   "%kernel_weight_fp_loa_5 = load i14* %kernel_weight_fp_add_5, align 2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 60 'load' 'kernel_weight_fp_loa_5' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 432> <ROM>
ST_2 : Operation 61 [1/2] (3.25ns)   --->   "%kernel_weight_fp_loa_6 = load i14* %kernel_weight_fp_add_6, align 2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 61 'load' 'kernel_weight_fp_loa_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 432> <ROM>
ST_2 : Operation 62 [1/2] (3.25ns)   --->   "%kernel_weight_fp_loa_7 = load i14* %kernel_weight_fp_add_7, align 2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 62 'load' 'kernel_weight_fp_loa_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 432> <ROM>
ST_2 : Operation 63 [1/2] (3.25ns)   --->   "%kernel_weight_fp_loa_8 = load i14* %kernel_weight_fp_add_8, align 2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 63 'load' 'kernel_weight_fp_loa_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 432> <ROM>

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i16 %window_0_0_val_V_r_1 to i30" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 64 'sext' 'sext_ln1117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %kernel_weight_fp_loa to i30" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 65 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i30 %sext_ln1118, %sext_ln1117" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 66 'mul' 'mul_ln1118' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118, i32 28)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 67 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i30 %mul_ln1118 to i7" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 68 'trunc' 'trunc_ln718' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_248 = call i5 @_ssdm_op_PartSelect.i5.i30.i32.i32(i30 %mul_ln1118, i32 25, i32 29)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 69 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_249 = call i6 @_ssdm_op_PartSelect.i6.i30.i32.i32(i30 %mul_ln1118, i32 24, i32 29)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 70 'partselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1117_1 = sext i16 %window_0_1_val_V_r_1 to i30" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 71 'sext' 'sext_ln1117_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i14 %kernel_weight_fp_loa_1 to i30" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 72 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_16 = mul i30 %sext_ln1118_16, %sext_ln1117_1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 73 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_251 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_16, i32 28)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 74 'bitselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln718_16 = trunc i30 %mul_ln1118_16 to i7" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 75 'trunc' 'trunc_ln718_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_257 = call i5 @_ssdm_op_PartSelect.i5.i30.i32.i32(i30 %mul_ln1118_16, i32 25, i32 29)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 76 'partselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_258 = call i6 @_ssdm_op_PartSelect.i6.i30.i32.i32(i30 %mul_ln1118_16, i32 24, i32 29)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 77 'partselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1117_2 = sext i16 %window_0_2_val_V_r_1 to i30" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 78 'sext' 'sext_ln1117_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i14 %kernel_weight_fp_loa_2 to i30" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 79 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_17 = mul i30 %sext_ln1118_17, %sext_ln1117_2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 80 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_262 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_17, i32 28)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 81 'bitselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln718_17 = trunc i30 %mul_ln1118_17 to i7" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 82 'trunc' 'trunc_ln718_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_268 = call i5 @_ssdm_op_PartSelect.i5.i30.i32.i32(i30 %mul_ln1118_17, i32 25, i32 29)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 83 'partselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_269 = call i6 @_ssdm_op_PartSelect.i6.i30.i32.i32(i30 %mul_ln1118_17, i32 24, i32 29)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 84 'partselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1117_3 = sext i16 %window_1_0_val_V_r_1 to i30" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 85 'sext' 'sext_ln1117_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i14 %kernel_weight_fp_loa_3 to i30" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 86 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_18 = mul i30 %sext_ln1118_18, %sext_ln1117_3" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 87 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_18, i32 28)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 88 'bitselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln718_18 = trunc i30 %mul_ln1118_18 to i7" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 89 'trunc' 'trunc_ln718_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_279 = call i5 @_ssdm_op_PartSelect.i5.i30.i32.i32(i30 %mul_ln1118_18, i32 25, i32 29)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 90 'partselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_280 = call i6 @_ssdm_op_PartSelect.i6.i30.i32.i32(i30 %mul_ln1118_18, i32 24, i32 29)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 91 'partselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1117_4 = sext i16 %window_1_1_val_V_r_1 to i30" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 92 'sext' 'sext_ln1117_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i14 %kernel_weight_fp_loa_4 to i30" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 93 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_19 = mul i30 %sext_ln1118_19, %sext_ln1117_4" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 94 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_284 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_19, i32 28)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 95 'bitselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln718_19 = trunc i30 %mul_ln1118_19 to i7" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 96 'trunc' 'trunc_ln718_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_290 = call i5 @_ssdm_op_PartSelect.i5.i30.i32.i32(i30 %mul_ln1118_19, i32 25, i32 29)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 97 'partselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_291 = call i6 @_ssdm_op_PartSelect.i6.i30.i32.i32(i30 %mul_ln1118_19, i32 24, i32 29)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 98 'partselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1117_5 = sext i16 %window_1_2_val_V_r_1 to i30" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 99 'sext' 'sext_ln1117_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i14 %kernel_weight_fp_loa_5 to i30" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 100 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_20 = mul i30 %sext_ln1118_20, %sext_ln1117_5" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 101 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_20, i32 28)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 102 'bitselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln718_20 = trunc i30 %mul_ln1118_20 to i7" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 103 'trunc' 'trunc_ln718_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_301 = call i5 @_ssdm_op_PartSelect.i5.i30.i32.i32(i30 %mul_ln1118_20, i32 25, i32 29)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 104 'partselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_302 = call i6 @_ssdm_op_PartSelect.i6.i30.i32.i32(i30 %mul_ln1118_20, i32 24, i32 29)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 105 'partselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1117_6 = sext i16 %window_2_0_val_V_r_1 to i30" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 106 'sext' 'sext_ln1117_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i14 %kernel_weight_fp_loa_6 to i30" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 107 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_21 = mul i30 %sext_ln1118_21, %sext_ln1117_6" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 108 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_306 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_21, i32 28)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 109 'bitselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln718_21 = trunc i30 %mul_ln1118_21 to i7" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 110 'trunc' 'trunc_ln718_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_312 = call i5 @_ssdm_op_PartSelect.i5.i30.i32.i32(i30 %mul_ln1118_21, i32 25, i32 29)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 111 'partselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_313 = call i6 @_ssdm_op_PartSelect.i6.i30.i32.i32(i30 %mul_ln1118_21, i32 24, i32 29)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 112 'partselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1117_7 = sext i16 %window_2_1_val_V_r_1 to i30" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 113 'sext' 'sext_ln1117_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i14 %kernel_weight_fp_loa_7 to i30" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 114 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_22 = mul i30 %sext_ln1118_22, %sext_ln1117_7" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 115 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_22, i32 28)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 116 'bitselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln718_22 = trunc i30 %mul_ln1118_22 to i7" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 117 'trunc' 'trunc_ln718_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_323 = call i5 @_ssdm_op_PartSelect.i5.i30.i32.i32(i30 %mul_ln1118_22, i32 25, i32 29)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 118 'partselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_324 = call i6 @_ssdm_op_PartSelect.i6.i30.i32.i32(i30 %mul_ln1118_22, i32 24, i32 29)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 119 'partselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1117_8 = sext i16 %window_2_2_val_V_r_1 to i30" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 120 'sext' 'sext_ln1117_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i14 %kernel_weight_fp_loa_8 to i30" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 121 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1118_23 = mul i30 %sext_ln1118_23, %sext_ln1117_8" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 122 'mul' 'mul_ln1118_23' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_328 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_23, i32 28)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 123 'bitselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln718_23 = trunc i30 %mul_ln1118_23 to i7" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 124 'trunc' 'trunc_ln718_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_334 = call i5 @_ssdm_op_PartSelect.i5.i30.i32.i32(i30 %mul_ln1118_23, i32 25, i32 29)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 125 'partselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_335 = call i6 @_ssdm_op_PartSelect.i6.i30.i32.i32(i30 %mul_ln1118_23, i32 24, i32 29)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 126 'partselect' 'tmp_335' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.50>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%trunc_ln3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118, i32 8, i32 23)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 127 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118, i32 8)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 128 'bitselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.48ns)   --->   "%icmp_ln718 = icmp ne i7 %trunc_ln718, 0" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 129 'icmp' 'icmp_ln718' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118, i32 23)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 130 'bitselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412 = or i1 %icmp_ln718, %tmp_243" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 131 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118, i32 7)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 132 'bitselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln415 = and i1 %tmp_245, %or_ln412" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 133 'and' 'and_ln415' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln415 to i16" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 134 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln415 = add i16 %zext_ln415, %trunc_ln3" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 135 'add' 'add_ln415' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 136 'bitselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416 = xor i1 %tmp_246, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 137 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_244, %xor_ln416" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 138 'and' 'and_ln416' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_247 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 139 'bitselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (1.36ns)   --->   "%icmp_ln879 = icmp eq i5 %tmp_248, -1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 140 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (1.42ns)   --->   "%icmp_ln879_1 = icmp eq i6 %tmp_249, -1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 141 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (1.42ns)   --->   "%icmp_ln768 = icmp eq i6 %tmp_249, 0" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 142 'icmp' 'icmp_ln768' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_1, i1 %icmp_ln768" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 143 'select' 'select_ln777' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_250 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118, i32 24)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 144 'bitselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_250, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 145 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %icmp_ln879, %xor_ln779" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 146 'and' 'and_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 147 'select' 'select_ln416' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.97ns)   --->   "%and_ln781 = and i1 %and_ln416, %icmp_ln879_1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 148 'and' 'and_ln781' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785 = xor i1 %select_ln777, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 149 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %tmp_247, %xor_ln785" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 150 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.97ns)   --->   "%xor_ln785_16 = xor i1 %tmp, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 151 'xor' 'xor_ln785_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785_16" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 152 'and' 'and_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %tmp_247, %select_ln416" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 153 'and' 'and_ln786' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_48)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 154 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_48)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 155 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_48 = and i1 %tmp, %xor_ln786" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 156 'and' 'and_ln786_48' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %and_ln786_48, %and_ln785" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 157 'or' 'or_ln340' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_16)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_16, i32 8, i32 23)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 158 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_16)   --->   "%tmp_252 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_16, i32 8)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 159 'bitselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (1.48ns)   --->   "%icmp_ln718_16 = icmp ne i7 %trunc_ln718_16, 0" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 160 'icmp' 'icmp_ln718_16' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_16)   --->   "%tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_16, i32 23)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 161 'bitselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_16)   --->   "%or_ln412_16 = or i1 %icmp_ln718_16, %tmp_252" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 162 'or' 'or_ln412_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_16)   --->   "%tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_16, i32 7)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 163 'bitselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_16)   --->   "%and_ln415_16 = and i1 %tmp_254, %or_ln412_16" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 164 'and' 'and_ln415_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_16)   --->   "%zext_ln415_16 = zext i1 %and_ln415_16 to i16" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 165 'zext' 'zext_ln415_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln415_16 = add i16 %zext_ln415_16, %trunc_ln708_s" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 166 'add' 'add_ln415_16' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_16)   --->   "%tmp_255 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_16, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 167 'bitselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_16)   --->   "%xor_ln416_47 = xor i1 %tmp_255, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 168 'xor' 'xor_ln416_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_16 = and i1 %tmp_253, %xor_ln416_47" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 169 'and' 'and_ln416_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_256 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_16, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 170 'bitselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (1.36ns)   --->   "%icmp_ln879_2 = icmp eq i5 %tmp_257, -1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 171 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (1.42ns)   --->   "%icmp_ln879_3 = icmp eq i6 %tmp_258, -1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 172 'icmp' 'icmp_ln879_3' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (1.42ns)   --->   "%icmp_ln768_1 = icmp eq i6 %tmp_258, 0" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 173 'icmp' 'icmp_ln768_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_50)   --->   "%select_ln777_1 = select i1 %and_ln416_16, i1 %icmp_ln879_3, i1 %icmp_ln768_1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 174 'select' 'select_ln777_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_49)   --->   "%tmp_259 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_16, i32 24)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 175 'bitselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_49)   --->   "%xor_ln779_16 = xor i1 %tmp_259, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 176 'xor' 'xor_ln779_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_49)   --->   "%and_ln779_1 = and i1 %icmp_ln879_2, %xor_ln779_16" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 177 'and' 'and_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_49)   --->   "%select_ln416_1 = select i1 %and_ln416_16, i1 %and_ln779_1, i1 %icmp_ln879_3" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 178 'select' 'select_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.97ns)   --->   "%and_ln781_16 = and i1 %and_ln416_16, %icmp_ln879_3" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 179 'and' 'and_ln781_16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_50)   --->   "%xor_ln785_17 = xor i1 %select_ln777_1, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 180 'xor' 'xor_ln785_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_50)   --->   "%or_ln785_16 = or i1 %tmp_256, %xor_ln785_17" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 181 'or' 'or_ln785_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.97ns)   --->   "%xor_ln785_18 = xor i1 %tmp_251, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 182 'xor' 'xor_ln785_18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_50)   --->   "%and_ln785_1 = and i1 %or_ln785_16, %xor_ln785_18" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 183 'and' 'and_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_49 = and i1 %tmp_256, %select_ln416_1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 184 'and' 'and_ln786_49' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_50)   --->   "%or_ln786_32 = or i1 %and_ln781_16, %and_ln786_49" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 185 'or' 'or_ln786_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_50)   --->   "%xor_ln786_32 = xor i1 %or_ln786_32, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 186 'xor' 'xor_ln786_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_50 = and i1 %tmp_251, %xor_ln786_32" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 187 'and' 'and_ln786_50' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_50 = or i1 %and_ln786_50, %and_ln785_1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 188 'or' 'or_ln340_50' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_17)   --->   "%trunc_ln708_15 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_17, i32 8, i32 23)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 189 'partselect' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_17)   --->   "%tmp_263 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_17, i32 8)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 190 'bitselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (1.48ns)   --->   "%icmp_ln718_17 = icmp ne i7 %trunc_ln718_17, 0" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 191 'icmp' 'icmp_ln718_17' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_17)   --->   "%tmp_264 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_17, i32 23)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 192 'bitselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_17)   --->   "%or_ln412_17 = or i1 %icmp_ln718_17, %tmp_263" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 193 'or' 'or_ln412_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_17)   --->   "%tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_17, i32 7)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 194 'bitselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_17)   --->   "%and_ln415_17 = and i1 %tmp_265, %or_ln412_17" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 195 'and' 'and_ln415_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_17)   --->   "%zext_ln415_17 = zext i1 %and_ln415_17 to i16" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 196 'zext' 'zext_ln415_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln415_17 = add i16 %zext_ln415_17, %trunc_ln708_15" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 197 'add' 'add_ln415_17' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_17)   --->   "%tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_17, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 198 'bitselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_17)   --->   "%xor_ln416_48 = xor i1 %tmp_266, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 199 'xor' 'xor_ln416_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_17 = and i1 %tmp_264, %xor_ln416_48" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 200 'and' 'and_ln416_17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_267 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_17, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 201 'bitselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (1.36ns)   --->   "%icmp_ln879_4 = icmp eq i5 %tmp_268, -1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 202 'icmp' 'icmp_ln879_4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (1.42ns)   --->   "%icmp_ln879_5 = icmp eq i6 %tmp_269, -1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 203 'icmp' 'icmp_ln879_5' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (1.42ns)   --->   "%icmp_ln768_2 = icmp eq i6 %tmp_269, 0" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 204 'icmp' 'icmp_ln768_2' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_54)   --->   "%select_ln777_2 = select i1 %and_ln416_17, i1 %icmp_ln879_5, i1 %icmp_ln768_2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 205 'select' 'select_ln777_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_52)   --->   "%tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_17, i32 24)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 206 'bitselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_52)   --->   "%xor_ln779_17 = xor i1 %tmp_270, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 207 'xor' 'xor_ln779_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_52)   --->   "%and_ln779_2 = and i1 %icmp_ln879_4, %xor_ln779_17" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 208 'and' 'and_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_52)   --->   "%select_ln416_2 = select i1 %and_ln416_17, i1 %and_ln779_2, i1 %icmp_ln879_5" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 209 'select' 'select_ln416_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.97ns)   --->   "%and_ln781_17 = and i1 %and_ln416_17, %icmp_ln879_5" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 210 'and' 'and_ln781_17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_54)   --->   "%xor_ln785_19 = xor i1 %select_ln777_2, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 211 'xor' 'xor_ln785_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_54)   --->   "%or_ln785_17 = or i1 %tmp_267, %xor_ln785_19" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 212 'or' 'or_ln785_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.97ns)   --->   "%xor_ln785_20 = xor i1 %tmp_262, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 213 'xor' 'xor_ln785_20' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_54)   --->   "%and_ln785_2 = and i1 %or_ln785_17, %xor_ln785_20" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 214 'and' 'and_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_52 = and i1 %tmp_267, %select_ln416_2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 215 'and' 'and_ln786_52' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_53)   --->   "%or_ln786_33 = or i1 %and_ln781_17, %and_ln786_52" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 216 'or' 'or_ln786_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_53)   --->   "%xor_ln786_34 = xor i1 %or_ln786_33, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 217 'xor' 'xor_ln786_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_53 = and i1 %tmp_262, %xor_ln786_34" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 218 'and' 'and_ln786_53' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_54 = or i1 %and_ln786_53, %and_ln785_2" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 219 'or' 'or_ln340_54' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_18)   --->   "%trunc_ln708_16 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_18, i32 8, i32 23)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 220 'partselect' 'trunc_ln708_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_18)   --->   "%tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_18, i32 8)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 221 'bitselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (1.48ns)   --->   "%icmp_ln718_18 = icmp ne i7 %trunc_ln718_18, 0" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 222 'icmp' 'icmp_ln718_18' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_18)   --->   "%tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_18, i32 23)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 223 'bitselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_18)   --->   "%or_ln412_18 = or i1 %icmp_ln718_18, %tmp_274" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 224 'or' 'or_ln412_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_18)   --->   "%tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_18, i32 7)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 225 'bitselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_18)   --->   "%and_ln415_18 = and i1 %tmp_276, %or_ln412_18" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 226 'and' 'and_ln415_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_18)   --->   "%zext_ln415_18 = zext i1 %and_ln415_18 to i16" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 227 'zext' 'zext_ln415_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln415_18 = add i16 %zext_ln415_18, %trunc_ln708_16" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 228 'add' 'add_ln415_18' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_18)   --->   "%tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_18, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 229 'bitselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_18)   --->   "%xor_ln416_49 = xor i1 %tmp_277, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 230 'xor' 'xor_ln416_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_18 = and i1 %tmp_275, %xor_ln416_49" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 231 'and' 'and_ln416_18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_18, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 232 'bitselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (1.36ns)   --->   "%icmp_ln879_6 = icmp eq i5 %tmp_279, -1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 233 'icmp' 'icmp_ln879_6' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (1.42ns)   --->   "%icmp_ln879_7 = icmp eq i6 %tmp_280, -1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 234 'icmp' 'icmp_ln879_7' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (1.42ns)   --->   "%icmp_ln768_3 = icmp eq i6 %tmp_280, 0" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 235 'icmp' 'icmp_ln768_3' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_58)   --->   "%select_ln777_3 = select i1 %and_ln416_18, i1 %icmp_ln879_7, i1 %icmp_ln768_3" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 236 'select' 'select_ln777_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_55)   --->   "%tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_18, i32 24)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 237 'bitselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_55)   --->   "%xor_ln779_18 = xor i1 %tmp_281, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 238 'xor' 'xor_ln779_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_55)   --->   "%and_ln779_3 = and i1 %icmp_ln879_6, %xor_ln779_18" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 239 'and' 'and_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_55)   --->   "%select_ln416_3 = select i1 %and_ln416_18, i1 %and_ln779_3, i1 %icmp_ln879_7" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 240 'select' 'select_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (0.97ns)   --->   "%and_ln781_18 = and i1 %and_ln416_18, %icmp_ln879_7" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 241 'and' 'and_ln781_18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_58)   --->   "%xor_ln785_21 = xor i1 %select_ln777_3, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 242 'xor' 'xor_ln785_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_58)   --->   "%or_ln785_18 = or i1 %tmp_278, %xor_ln785_21" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 243 'or' 'or_ln785_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.97ns)   --->   "%xor_ln785_22 = xor i1 %tmp_273, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 244 'xor' 'xor_ln785_22' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_58)   --->   "%and_ln785_3 = and i1 %or_ln785_18, %xor_ln785_22" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 245 'and' 'and_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 246 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_55 = and i1 %tmp_278, %select_ln416_3" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 246 'and' 'and_ln786_55' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_56)   --->   "%or_ln786_34 = or i1 %and_ln781_18, %and_ln786_55" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 247 'or' 'or_ln786_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_56)   --->   "%xor_ln786_36 = xor i1 %or_ln786_34, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 248 'xor' 'xor_ln786_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_56 = and i1 %tmp_273, %xor_ln786_36" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 249 'and' 'and_ln786_56' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_58 = or i1 %and_ln786_56, %and_ln785_3" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 250 'or' 'or_ln340_58' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_19)   --->   "%trunc_ln708_17 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_19, i32 8, i32 23)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 251 'partselect' 'trunc_ln708_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_19)   --->   "%tmp_285 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_19, i32 8)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 252 'bitselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (1.48ns)   --->   "%icmp_ln718_19 = icmp ne i7 %trunc_ln718_19, 0" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 253 'icmp' 'icmp_ln718_19' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_19)   --->   "%tmp_286 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_19, i32 23)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 254 'bitselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_19)   --->   "%or_ln412_19 = or i1 %icmp_ln718_19, %tmp_285" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 255 'or' 'or_ln412_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_19)   --->   "%tmp_287 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_19, i32 7)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 256 'bitselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_19)   --->   "%and_ln415_19 = and i1 %tmp_287, %or_ln412_19" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 257 'and' 'and_ln415_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_19)   --->   "%zext_ln415_19 = zext i1 %and_ln415_19 to i16" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 258 'zext' 'zext_ln415_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln415_19 = add i16 %zext_ln415_19, %trunc_ln708_17" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 259 'add' 'add_ln415_19' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_19)   --->   "%tmp_288 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_19, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 260 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_19)   --->   "%xor_ln416_50 = xor i1 %tmp_288, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 261 'xor' 'xor_ln416_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_19 = and i1 %tmp_286, %xor_ln416_50" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 262 'and' 'and_ln416_19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_289 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_19, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 263 'bitselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (1.36ns)   --->   "%icmp_ln879_8 = icmp eq i5 %tmp_290, -1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 264 'icmp' 'icmp_ln879_8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (1.42ns)   --->   "%icmp_ln879_9 = icmp eq i6 %tmp_291, -1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 265 'icmp' 'icmp_ln879_9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (1.42ns)   --->   "%icmp_ln768_4 = icmp eq i6 %tmp_291, 0" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 266 'icmp' 'icmp_ln768_4' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_62)   --->   "%select_ln777_4 = select i1 %and_ln416_19, i1 %icmp_ln879_9, i1 %icmp_ln768_4" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 267 'select' 'select_ln777_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_58)   --->   "%tmp_292 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_19, i32 24)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 268 'bitselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_58)   --->   "%xor_ln779_19 = xor i1 %tmp_292, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 269 'xor' 'xor_ln779_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_58)   --->   "%and_ln779_4 = and i1 %icmp_ln879_8, %xor_ln779_19" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 270 'and' 'and_ln779_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_58)   --->   "%select_ln416_4 = select i1 %and_ln416_19, i1 %and_ln779_4, i1 %icmp_ln879_9" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 271 'select' 'select_ln416_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 272 [1/1] (0.97ns)   --->   "%and_ln781_19 = and i1 %and_ln416_19, %icmp_ln879_9" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 272 'and' 'and_ln781_19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_62)   --->   "%xor_ln785_23 = xor i1 %select_ln777_4, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 273 'xor' 'xor_ln785_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_62)   --->   "%or_ln785_19 = or i1 %tmp_289, %xor_ln785_23" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 274 'or' 'or_ln785_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [1/1] (0.97ns)   --->   "%xor_ln785_24 = xor i1 %tmp_284, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 275 'xor' 'xor_ln785_24' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_62)   --->   "%and_ln785_4 = and i1 %or_ln785_19, %xor_ln785_24" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 276 'and' 'and_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 277 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_58 = and i1 %tmp_289, %select_ln416_4" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 277 'and' 'and_ln786_58' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_59)   --->   "%or_ln786_35 = or i1 %and_ln781_19, %and_ln786_58" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 278 'or' 'or_ln786_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_59)   --->   "%xor_ln786_38 = xor i1 %or_ln786_35, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 279 'xor' 'xor_ln786_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_59 = and i1 %tmp_284, %xor_ln786_38" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 280 'and' 'and_ln786_59' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 281 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_62 = or i1 %and_ln786_59, %and_ln785_4" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 281 'or' 'or_ln340_62' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_20)   --->   "%trunc_ln708_18 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_20, i32 8, i32 23)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 282 'partselect' 'trunc_ln708_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_20)   --->   "%tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_20, i32 8)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 283 'bitselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (1.48ns)   --->   "%icmp_ln718_20 = icmp ne i7 %trunc_ln718_20, 0" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 284 'icmp' 'icmp_ln718_20' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_20)   --->   "%tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_20, i32 23)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 285 'bitselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_20)   --->   "%or_ln412_20 = or i1 %icmp_ln718_20, %tmp_296" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 286 'or' 'or_ln412_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_20)   --->   "%tmp_298 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_20, i32 7)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 287 'bitselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_20)   --->   "%and_ln415_20 = and i1 %tmp_298, %or_ln412_20" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 288 'and' 'and_ln415_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_20)   --->   "%zext_ln415_20 = zext i1 %and_ln415_20 to i16" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 289 'zext' 'zext_ln415_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln415_20 = add i16 %zext_ln415_20, %trunc_ln708_18" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 290 'add' 'add_ln415_20' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_20)   --->   "%tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_20, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 291 'bitselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_20)   --->   "%xor_ln416_51 = xor i1 %tmp_299, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 292 'xor' 'xor_ln416_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 293 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_20 = and i1 %tmp_297, %xor_ln416_51" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 293 'and' 'and_ln416_20' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_300 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_20, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 294 'bitselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (1.36ns)   --->   "%icmp_ln879_10 = icmp eq i5 %tmp_301, -1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 295 'icmp' 'icmp_ln879_10' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 296 [1/1] (1.42ns)   --->   "%icmp_ln879_11 = icmp eq i6 %tmp_302, -1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 296 'icmp' 'icmp_ln879_11' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 297 [1/1] (1.42ns)   --->   "%icmp_ln768_5 = icmp eq i6 %tmp_302, 0" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 297 'icmp' 'icmp_ln768_5' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_66)   --->   "%select_ln777_5 = select i1 %and_ln416_20, i1 %icmp_ln879_11, i1 %icmp_ln768_5" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 298 'select' 'select_ln777_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_61)   --->   "%tmp_303 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_20, i32 24)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 299 'bitselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_61)   --->   "%xor_ln779_20 = xor i1 %tmp_303, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 300 'xor' 'xor_ln779_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_61)   --->   "%and_ln779_5 = and i1 %icmp_ln879_10, %xor_ln779_20" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 301 'and' 'and_ln779_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_61)   --->   "%select_ln416_5 = select i1 %and_ln416_20, i1 %and_ln779_5, i1 %icmp_ln879_11" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 302 'select' 'select_ln416_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 303 [1/1] (0.97ns)   --->   "%and_ln781_20 = and i1 %and_ln416_20, %icmp_ln879_11" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 303 'and' 'and_ln781_20' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_66)   --->   "%xor_ln785_25 = xor i1 %select_ln777_5, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 304 'xor' 'xor_ln785_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_66)   --->   "%or_ln785_20 = or i1 %tmp_300, %xor_ln785_25" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 305 'or' 'or_ln785_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 306 [1/1] (0.97ns)   --->   "%xor_ln785_26 = xor i1 %tmp_295, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 306 'xor' 'xor_ln785_26' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_66)   --->   "%and_ln785_5 = and i1 %or_ln785_20, %xor_ln785_26" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 307 'and' 'and_ln785_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 308 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_61 = and i1 %tmp_300, %select_ln416_5" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 308 'and' 'and_ln786_61' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_62)   --->   "%or_ln786_36 = or i1 %and_ln781_20, %and_ln786_61" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 309 'or' 'or_ln786_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_62)   --->   "%xor_ln786_40 = xor i1 %or_ln786_36, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 310 'xor' 'xor_ln786_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 311 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_62 = and i1 %tmp_295, %xor_ln786_40" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 311 'and' 'and_ln786_62' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 312 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_66 = or i1 %and_ln786_62, %and_ln785_5" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 312 'or' 'or_ln340_66' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_21)   --->   "%trunc_ln708_19 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_21, i32 8, i32 23)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 313 'partselect' 'trunc_ln708_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_21)   --->   "%tmp_307 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_21, i32 8)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 314 'bitselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (1.48ns)   --->   "%icmp_ln718_21 = icmp ne i7 %trunc_ln718_21, 0" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 315 'icmp' 'icmp_ln718_21' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_21)   --->   "%tmp_308 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_21, i32 23)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 316 'bitselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_21)   --->   "%or_ln412_21 = or i1 %icmp_ln718_21, %tmp_307" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 317 'or' 'or_ln412_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_21)   --->   "%tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_21, i32 7)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 318 'bitselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_21)   --->   "%and_ln415_21 = and i1 %tmp_309, %or_ln412_21" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 319 'and' 'and_ln415_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_21)   --->   "%zext_ln415_21 = zext i1 %and_ln415_21 to i16" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 320 'zext' 'zext_ln415_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln415_21 = add i16 %zext_ln415_21, %trunc_ln708_19" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 321 'add' 'add_ln415_21' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_21)   --->   "%tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_21, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 322 'bitselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_21)   --->   "%xor_ln416_52 = xor i1 %tmp_310, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 323 'xor' 'xor_ln416_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_21 = and i1 %tmp_308, %xor_ln416_52" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 324 'and' 'and_ln416_21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_311 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_21, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 325 'bitselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 326 [1/1] (1.36ns)   --->   "%icmp_ln879_12 = icmp eq i5 %tmp_312, -1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 326 'icmp' 'icmp_ln879_12' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (1.42ns)   --->   "%icmp_ln879_13 = icmp eq i6 %tmp_313, -1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 327 'icmp' 'icmp_ln879_13' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 328 [1/1] (1.42ns)   --->   "%icmp_ln768_6 = icmp eq i6 %tmp_313, 0" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 328 'icmp' 'icmp_ln768_6' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_70)   --->   "%select_ln777_6 = select i1 %and_ln416_21, i1 %icmp_ln879_13, i1 %icmp_ln768_6" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 329 'select' 'select_ln777_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_64)   --->   "%tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_21, i32 24)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 330 'bitselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_64)   --->   "%xor_ln779_21 = xor i1 %tmp_314, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 331 'xor' 'xor_ln779_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_64)   --->   "%and_ln779_6 = and i1 %icmp_ln879_12, %xor_ln779_21" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 332 'and' 'and_ln779_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_64)   --->   "%select_ln416_6 = select i1 %and_ln416_21, i1 %and_ln779_6, i1 %icmp_ln879_13" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 333 'select' 'select_ln416_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 334 [1/1] (0.97ns)   --->   "%and_ln781_21 = and i1 %and_ln416_21, %icmp_ln879_13" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 334 'and' 'and_ln781_21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_70)   --->   "%xor_ln785_27 = xor i1 %select_ln777_6, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 335 'xor' 'xor_ln785_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_70)   --->   "%or_ln785_21 = or i1 %tmp_311, %xor_ln785_27" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 336 'or' 'or_ln785_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 337 [1/1] (0.97ns)   --->   "%xor_ln785_28 = xor i1 %tmp_306, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 337 'xor' 'xor_ln785_28' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_70)   --->   "%and_ln785_6 = and i1 %or_ln785_21, %xor_ln785_28" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 338 'and' 'and_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_64 = and i1 %tmp_311, %select_ln416_6" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 339 'and' 'and_ln786_64' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_65)   --->   "%or_ln786_37 = or i1 %and_ln781_21, %and_ln786_64" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 340 'or' 'or_ln786_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_65)   --->   "%xor_ln786_42 = xor i1 %or_ln786_37, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 341 'xor' 'xor_ln786_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_65 = and i1 %tmp_306, %xor_ln786_42" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 342 'and' 'and_ln786_65' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_70 = or i1 %and_ln786_65, %and_ln785_6" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 343 'or' 'or_ln340_70' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_22)   --->   "%trunc_ln708_20 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_22, i32 8, i32 23)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 344 'partselect' 'trunc_ln708_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_22)   --->   "%tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_22, i32 8)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 345 'bitselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 346 [1/1] (1.48ns)   --->   "%icmp_ln718_22 = icmp ne i7 %trunc_ln718_22, 0" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 346 'icmp' 'icmp_ln718_22' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_22)   --->   "%tmp_319 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_22, i32 23)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 347 'bitselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_22)   --->   "%or_ln412_22 = or i1 %icmp_ln718_22, %tmp_318" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 348 'or' 'or_ln412_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_22)   --->   "%tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_22, i32 7)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 349 'bitselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_22)   --->   "%and_ln415_22 = and i1 %tmp_320, %or_ln412_22" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 350 'and' 'and_ln415_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_22)   --->   "%zext_ln415_22 = zext i1 %and_ln415_22 to i16" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 351 'zext' 'zext_ln415_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln415_22 = add i16 %zext_ln415_22, %trunc_ln708_20" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 352 'add' 'add_ln415_22' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_22)   --->   "%tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_22, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 353 'bitselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_22)   --->   "%xor_ln416_53 = xor i1 %tmp_321, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 354 'xor' 'xor_ln416_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 355 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_22 = and i1 %tmp_319, %xor_ln416_53" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 355 'and' 'and_ln416_22' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_322 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_22, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 356 'bitselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (1.36ns)   --->   "%icmp_ln879_14 = icmp eq i5 %tmp_323, -1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 357 'icmp' 'icmp_ln879_14' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 358 [1/1] (1.42ns)   --->   "%icmp_ln879_15 = icmp eq i6 %tmp_324, -1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 358 'icmp' 'icmp_ln879_15' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 359 [1/1] (1.42ns)   --->   "%icmp_ln768_7 = icmp eq i6 %tmp_324, 0" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 359 'icmp' 'icmp_ln768_7' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_74)   --->   "%select_ln777_7 = select i1 %and_ln416_22, i1 %icmp_ln879_15, i1 %icmp_ln768_7" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 360 'select' 'select_ln777_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_67)   --->   "%tmp_325 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_22, i32 24)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 361 'bitselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_67)   --->   "%xor_ln779_22 = xor i1 %tmp_325, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 362 'xor' 'xor_ln779_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_67)   --->   "%and_ln779_7 = and i1 %icmp_ln879_14, %xor_ln779_22" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 363 'and' 'and_ln779_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_67)   --->   "%select_ln416_7 = select i1 %and_ln416_22, i1 %and_ln779_7, i1 %icmp_ln879_15" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 364 'select' 'select_ln416_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 365 [1/1] (0.97ns)   --->   "%and_ln781_22 = and i1 %and_ln416_22, %icmp_ln879_15" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 365 'and' 'and_ln781_22' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_74)   --->   "%xor_ln785_29 = xor i1 %select_ln777_7, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 366 'xor' 'xor_ln785_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_74)   --->   "%or_ln785_22 = or i1 %tmp_322, %xor_ln785_29" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 367 'or' 'or_ln785_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 368 [1/1] (0.97ns)   --->   "%xor_ln785_30 = xor i1 %tmp_317, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 368 'xor' 'xor_ln785_30' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_74)   --->   "%and_ln785_7 = and i1 %or_ln785_22, %xor_ln785_30" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 369 'and' 'and_ln785_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 370 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_67 = and i1 %tmp_322, %select_ln416_7" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 370 'and' 'and_ln786_67' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_68)   --->   "%or_ln786_38 = or i1 %and_ln781_22, %and_ln786_67" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 371 'or' 'or_ln786_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_68)   --->   "%xor_ln786_44 = xor i1 %or_ln786_38, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 372 'xor' 'xor_ln786_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 373 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_68 = and i1 %tmp_317, %xor_ln786_44" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 373 'and' 'and_ln786_68' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 374 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_74 = or i1 %and_ln786_68, %and_ln785_7" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 374 'or' 'or_ln340_74' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_23)   --->   "%trunc_ln708_21 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_23, i32 8, i32 23)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 375 'partselect' 'trunc_ln708_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_23)   --->   "%tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_23, i32 8)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 376 'bitselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (1.48ns)   --->   "%icmp_ln718_23 = icmp ne i7 %trunc_ln718_23, 0" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 377 'icmp' 'icmp_ln718_23' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_23)   --->   "%tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_23, i32 23)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 378 'bitselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_23)   --->   "%or_ln412_23 = or i1 %icmp_ln718_23, %tmp_329" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 379 'or' 'or_ln412_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_23)   --->   "%tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_23, i32 7)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 380 'bitselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_23)   --->   "%and_ln415_23 = and i1 %tmp_331, %or_ln412_23" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 381 'and' 'and_ln415_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_23)   --->   "%zext_ln415_23 = zext i1 %and_ln415_23 to i16" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 382 'zext' 'zext_ln415_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln415_23 = add i16 %zext_ln415_23, %trunc_ln708_21" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 383 'add' 'add_ln415_23' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_23)   --->   "%tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_23, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 384 'bitselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_23)   --->   "%xor_ln416_54 = xor i1 %tmp_332, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 385 'xor' 'xor_ln416_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln416_23 = and i1 %tmp_330, %xor_ln416_54" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 386 'and' 'and_ln416_23' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_23, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 387 'bitselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (1.36ns)   --->   "%icmp_ln879_16 = icmp eq i5 %tmp_334, -1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 388 'icmp' 'icmp_ln879_16' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 389 [1/1] (1.42ns)   --->   "%icmp_ln879_17 = icmp eq i6 %tmp_335, -1" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 389 'icmp' 'icmp_ln879_17' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (1.42ns)   --->   "%icmp_ln768_8 = icmp eq i6 %tmp_335, 0" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 390 'icmp' 'icmp_ln768_8' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_78)   --->   "%select_ln777_8 = select i1 %and_ln416_23, i1 %icmp_ln879_17, i1 %icmp_ln768_8" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 391 'select' 'select_ln777_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_70)   --->   "%tmp_336 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul_ln1118_23, i32 24)" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 392 'bitselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_70)   --->   "%xor_ln779_23 = xor i1 %tmp_336, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 393 'xor' 'xor_ln779_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_70)   --->   "%and_ln779_8 = and i1 %icmp_ln879_16, %xor_ln779_23" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 394 'and' 'and_ln779_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_70)   --->   "%select_ln416_8 = select i1 %and_ln416_23, i1 %and_ln779_8, i1 %icmp_ln879_17" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 395 'select' 'select_ln416_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.97ns)   --->   "%and_ln781_23 = and i1 %and_ln416_23, %icmp_ln879_17" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 396 'and' 'and_ln781_23' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_78)   --->   "%xor_ln785_31 = xor i1 %select_ln777_8, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 397 'xor' 'xor_ln785_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_78)   --->   "%or_ln785_23 = or i1 %tmp_333, %xor_ln785_31" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 398 'or' 'or_ln785_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 399 [1/1] (0.97ns)   --->   "%xor_ln785_32 = xor i1 %tmp_328, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 399 'xor' 'xor_ln785_32' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_78)   --->   "%and_ln785_8 = and i1 %or_ln785_23, %xor_ln785_32" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 400 'and' 'and_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln786_70 = and i1 %tmp_333, %select_ln416_8" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 401 'and' 'and_ln786_70' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_71)   --->   "%or_ln786_39 = or i1 %and_ln781_23, %and_ln786_70" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 402 'or' 'or_ln786_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_71)   --->   "%xor_ln786_46 = xor i1 %or_ln786_39, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 403 'xor' 'xor_ln786_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 404 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786_71 = and i1 %tmp_328, %xor_ln786_46" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 404 'and' 'and_ln786_71' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 405 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln340_78 = or i1 %and_ln786_71, %and_ln785_8" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 405 'or' 'or_ln340_78' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.89>
ST_5 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_80)   --->   "%or_ln340_48 = or i1 %and_ln786, %xor_ln785_16" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 406 'or' 'or_ln340_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_80)   --->   "%or_ln340_49 = or i1 %or_ln340_48, %and_ln781" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 407 'or' 'or_ln340_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 408 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i16 32767, i16 %add_ln415" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 408 'select' 'select_ln340' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_80)   --->   "%select_ln388 = select i1 %and_ln786_48, i16 -32768, i16 %add_ln415" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 409 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 410 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_80 = select i1 %or_ln340_49, i16 %select_ln340, i16 %select_ln388" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 410 'select' 'select_ln340_80' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_81)   --->   "%or_ln340_51 = or i1 %and_ln786_49, %xor_ln785_18" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 411 'or' 'or_ln340_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_81)   --->   "%or_ln340_52 = or i1 %or_ln340_51, %and_ln781_16" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 412 'or' 'or_ln340_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 413 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_64 = select i1 %or_ln340_50, i16 32767, i16 %add_ln415_16" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 413 'select' 'select_ln340_64' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_81)   --->   "%select_ln388_32 = select i1 %and_ln786_50, i16 -32768, i16 %add_ln415_16" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 414 'select' 'select_ln388_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 415 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_81 = select i1 %or_ln340_52, i16 %select_ln340_64, i16 %select_ln388_32" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 415 'select' 'select_ln340_81' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %select_ln340_80 to i17" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 416 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln703_80 = sext i16 %select_ln340_81 to i17" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 417 'sext' 'sext_ln703_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (2.07ns)   --->   "%add_ln1192 = add nsw i17 %sext_ln703, %sext_ln703_80" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 418 'add' 'add_ln1192' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_260 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192, i32 16)" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 419 'bitselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %select_ln340_81, %select_ln340_80" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 420 'add' 'add_ln703' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 421 'bitselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_33)   --->   "%xor_ln786_33 = xor i1 %tmp_261, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 422 'xor' 'xor_ln786_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_33)   --->   "%and_ln786_51 = and i1 %tmp_260, %xor_ln786_33" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 423 'and' 'and_ln786_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_82)   --->   "%xor_ln340 = xor i1 %tmp_260, %tmp_261" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 424 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_82)   --->   "%xor_ln340_48 = xor i1 %tmp_260, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 425 'xor' 'xor_ln340_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_82)   --->   "%or_ln340_53 = or i1 %tmp_261, %xor_ln340_48" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 426 'or' 'or_ln340_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_82)   --->   "%select_ln340_65 = select i1 %xor_ln340, i16 32767, i16 %add_ln703" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 427 'select' 'select_ln340_65' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 428 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_33 = select i1 %and_ln786_51, i16 -32768, i16 %add_ln703" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 428 'select' 'select_ln388_33' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 429 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_82 = select i1 %or_ln340_53, i16 %select_ln340_65, i16 %select_ln388_33" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 429 'select' 'select_ln340_82' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_83)   --->   "%or_ln340_55 = or i1 %and_ln786_52, %xor_ln785_20" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 430 'or' 'or_ln340_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_83)   --->   "%or_ln340_56 = or i1 %or_ln340_55, %and_ln781_17" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 431 'or' 'or_ln340_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 432 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_66 = select i1 %or_ln340_54, i16 32767, i16 %add_ln415_17" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 432 'select' 'select_ln340_66' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_83)   --->   "%select_ln388_34 = select i1 %and_ln786_53, i16 -32768, i16 %add_ln415_17" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 433 'select' 'select_ln388_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 434 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_83 = select i1 %or_ln340_56, i16 %select_ln340_66, i16 %select_ln388_34" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 434 'select' 'select_ln340_83' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln703_81 = sext i16 %select_ln340_82 to i17" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 435 'sext' 'sext_ln703_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln703_82 = sext i16 %select_ln340_83 to i17" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 436 'sext' 'sext_ln703_82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (2.07ns)   --->   "%add_ln1192_64 = add nsw i17 %sext_ln703_81, %sext_ln703_82" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 437 'add' 'add_ln1192_64' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_64, i32 16)" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 438 'bitselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 439 [1/1] (2.07ns)   --->   "%add_ln703_47 = add i16 %select_ln340_83, %select_ln340_82" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 439 'add' 'add_ln703_47' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_47, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 440 'bitselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_85)   --->   "%or_ln340_59 = or i1 %and_ln786_55, %xor_ln785_22" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 441 'or' 'or_ln340_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_85)   --->   "%or_ln340_60 = or i1 %or_ln340_59, %and_ln781_18" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 442 'or' 'or_ln340_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 443 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_68 = select i1 %or_ln340_58, i16 32767, i16 %add_ln415_18" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 443 'select' 'select_ln340_68' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_85)   --->   "%select_ln388_36 = select i1 %and_ln786_56, i16 -32768, i16 %add_ln415_18" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 444 'select' 'select_ln388_36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 445 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_85 = select i1 %or_ln340_60, i16 %select_ln340_68, i16 %select_ln388_36" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 445 'select' 'select_ln340_85' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_87)   --->   "%or_ln340_63 = or i1 %and_ln786_58, %xor_ln785_24" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 446 'or' 'or_ln340_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_87)   --->   "%or_ln340_64 = or i1 %or_ln340_63, %and_ln781_19" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 447 'or' 'or_ln340_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 448 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_70 = select i1 %or_ln340_62, i16 32767, i16 %add_ln415_19" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 448 'select' 'select_ln340_70' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_87)   --->   "%select_ln388_38 = select i1 %and_ln786_59, i16 -32768, i16 %add_ln415_19" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 449 'select' 'select_ln388_38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 450 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_87 = select i1 %or_ln340_64, i16 %select_ln340_70, i16 %select_ln388_38" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 450 'select' 'select_ln340_87' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_89)   --->   "%or_ln340_67 = or i1 %and_ln786_61, %xor_ln785_26" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 451 'or' 'or_ln340_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_89)   --->   "%or_ln340_68 = or i1 %or_ln340_67, %and_ln781_20" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 452 'or' 'or_ln340_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 453 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_72 = select i1 %or_ln340_66, i16 32767, i16 %add_ln415_20" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 453 'select' 'select_ln340_72' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_89)   --->   "%select_ln388_40 = select i1 %and_ln786_62, i16 -32768, i16 %add_ln415_20" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 454 'select' 'select_ln388_40' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 455 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_89 = select i1 %or_ln340_68, i16 %select_ln340_72, i16 %select_ln388_40" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 455 'select' 'select_ln340_89' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_91)   --->   "%or_ln340_71 = or i1 %and_ln786_64, %xor_ln785_28" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 456 'or' 'or_ln340_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_91)   --->   "%or_ln340_72 = or i1 %or_ln340_71, %and_ln781_21" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 457 'or' 'or_ln340_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 458 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_74 = select i1 %or_ln340_70, i16 32767, i16 %add_ln415_21" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 458 'select' 'select_ln340_74' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_91)   --->   "%select_ln388_42 = select i1 %and_ln786_65, i16 -32768, i16 %add_ln415_21" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 459 'select' 'select_ln388_42' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 460 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_91 = select i1 %or_ln340_72, i16 %select_ln340_74, i16 %select_ln388_42" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 460 'select' 'select_ln340_91' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_93)   --->   "%or_ln340_75 = or i1 %and_ln786_67, %xor_ln785_30" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 461 'or' 'or_ln340_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_93)   --->   "%or_ln340_76 = or i1 %or_ln340_75, %and_ln781_22" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 462 'or' 'or_ln340_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 463 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_76 = select i1 %or_ln340_74, i16 32767, i16 %add_ln415_22" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 463 'select' 'select_ln340_76' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_93)   --->   "%select_ln388_44 = select i1 %and_ln786_68, i16 -32768, i16 %add_ln415_22" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 464 'select' 'select_ln388_44' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 465 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_93 = select i1 %or_ln340_76, i16 %select_ln340_76, i16 %select_ln388_44" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 465 'select' 'select_ln340_93' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_95)   --->   "%or_ln340_79 = or i1 %and_ln786_70, %xor_ln785_32" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 466 'or' 'or_ln340_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_95)   --->   "%or_ln340_80 = or i1 %or_ln340_79, %and_ln781_23" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 467 'or' 'or_ln340_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 468 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln340_78 = select i1 %or_ln340_78, i16 32767, i16 %add_ln415_23" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 468 'select' 'select_ln340_78' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_95)   --->   "%select_ln388_46 = select i1 %and_ln786_71, i16 -32768, i16 %add_ln415_23" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 469 'select' 'select_ln388_46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 470 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_95 = select i1 %or_ln340_80, i16 %select_ln340_78, i16 %select_ln388_46" [yolo_conv_fp_2019/src/yolo_conv.cpp:208]   --->   Operation 470 'select' 'select_ln340_95' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.06>
ST_6 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_35)   --->   "%xor_ln786_35 = xor i1 %tmp_272, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 471 'xor' 'xor_ln786_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_35)   --->   "%and_ln786_54 = and i1 %tmp_271, %xor_ln786_35" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 472 'and' 'and_ln786_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_84)   --->   "%xor_ln340_49 = xor i1 %tmp_271, %tmp_272" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 473 'xor' 'xor_ln340_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_84)   --->   "%xor_ln340_50 = xor i1 %tmp_271, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 474 'xor' 'xor_ln340_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_84)   --->   "%or_ln340_57 = or i1 %tmp_272, %xor_ln340_50" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 475 'or' 'or_ln340_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_84)   --->   "%select_ln340_67 = select i1 %xor_ln340_49, i16 32767, i16 %add_ln703_47" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 476 'select' 'select_ln340_67' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 477 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_35 = select i1 %and_ln786_54, i16 -32768, i16 %add_ln703_47" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 477 'select' 'select_ln388_35' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 478 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_84 = select i1 %or_ln340_57, i16 %select_ln340_67, i16 %select_ln388_35" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 478 'select' 'select_ln340_84' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln703_83 = sext i16 %select_ln340_84 to i17" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 479 'sext' 'sext_ln703_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln703_84 = sext i16 %select_ln340_85 to i17" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 480 'sext' 'sext_ln703_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 481 [1/1] (2.07ns)   --->   "%add_ln1192_65 = add nsw i17 %sext_ln703_83, %sext_ln703_84" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 481 'add' 'add_ln1192_65' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_282 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_65, i32 16)" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 482 'bitselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 483 [1/1] (2.07ns)   --->   "%add_ln703_48 = add i16 %select_ln340_85, %select_ln340_84" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 483 'add' 'add_ln703_48' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_48, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 484 'bitselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_37)   --->   "%xor_ln786_37 = xor i1 %tmp_283, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 485 'xor' 'xor_ln786_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_37)   --->   "%and_ln786_57 = and i1 %tmp_282, %xor_ln786_37" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 486 'and' 'and_ln786_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_86)   --->   "%xor_ln340_51 = xor i1 %tmp_282, %tmp_283" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 487 'xor' 'xor_ln340_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_86)   --->   "%xor_ln340_52 = xor i1 %tmp_282, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 488 'xor' 'xor_ln340_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_86)   --->   "%or_ln340_61 = or i1 %tmp_283, %xor_ln340_52" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 489 'or' 'or_ln340_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_86)   --->   "%select_ln340_69 = select i1 %xor_ln340_51, i16 32767, i16 %add_ln703_48" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 490 'select' 'select_ln340_69' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 491 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_37 = select i1 %and_ln786_57, i16 -32768, i16 %add_ln703_48" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 491 'select' 'select_ln388_37' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 492 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_86 = select i1 %or_ln340_61, i16 %select_ln340_69, i16 %select_ln388_37" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 492 'select' 'select_ln340_86' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln703_85 = sext i16 %select_ln340_86 to i17" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 493 'sext' 'sext_ln703_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln703_86 = sext i16 %select_ln340_87 to i17" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 494 'sext' 'sext_ln703_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 495 [1/1] (2.07ns)   --->   "%add_ln1192_66 = add nsw i17 %sext_ln703_85, %sext_ln703_86" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 495 'add' 'add_ln1192_66' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_66, i32 16)" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 496 'bitselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 497 [1/1] (2.07ns)   --->   "%add_ln703_49 = add i16 %select_ln340_87, %select_ln340_86" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 497 'add' 'add_ln703_49' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_294 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_49, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 498 'bitselect' 'tmp_294' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.06>
ST_7 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_39)   --->   "%xor_ln786_39 = xor i1 %tmp_294, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 499 'xor' 'xor_ln786_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_39)   --->   "%and_ln786_60 = and i1 %tmp_293, %xor_ln786_39" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 500 'and' 'and_ln786_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_88)   --->   "%xor_ln340_53 = xor i1 %tmp_293, %tmp_294" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 501 'xor' 'xor_ln340_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_88)   --->   "%xor_ln340_54 = xor i1 %tmp_293, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 502 'xor' 'xor_ln340_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_88)   --->   "%or_ln340_65 = or i1 %tmp_294, %xor_ln340_54" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 503 'or' 'or_ln340_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_88)   --->   "%select_ln340_71 = select i1 %xor_ln340_53, i16 32767, i16 %add_ln703_49" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 504 'select' 'select_ln340_71' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 505 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_39 = select i1 %and_ln786_60, i16 -32768, i16 %add_ln703_49" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 505 'select' 'select_ln388_39' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 506 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_88 = select i1 %or_ln340_65, i16 %select_ln340_71, i16 %select_ln388_39" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 506 'select' 'select_ln340_88' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln703_87 = sext i16 %select_ln340_88 to i17" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 507 'sext' 'sext_ln703_87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln703_88 = sext i16 %select_ln340_89 to i17" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 508 'sext' 'sext_ln703_88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 509 [1/1] (2.07ns)   --->   "%add_ln1192_67 = add nsw i17 %sext_ln703_87, %sext_ln703_88" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 509 'add' 'add_ln1192_67' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_304 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_67, i32 16)" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 510 'bitselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 511 [1/1] (2.07ns)   --->   "%add_ln703_50 = add i16 %select_ln340_89, %select_ln340_88" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 511 'add' 'add_ln703_50' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_50, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 512 'bitselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_41)   --->   "%xor_ln786_41 = xor i1 %tmp_305, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 513 'xor' 'xor_ln786_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_41)   --->   "%and_ln786_63 = and i1 %tmp_304, %xor_ln786_41" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 514 'and' 'and_ln786_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_90)   --->   "%xor_ln340_55 = xor i1 %tmp_304, %tmp_305" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 515 'xor' 'xor_ln340_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_90)   --->   "%xor_ln340_56 = xor i1 %tmp_304, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 516 'xor' 'xor_ln340_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_90)   --->   "%or_ln340_69 = or i1 %tmp_305, %xor_ln340_56" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 517 'or' 'or_ln340_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_90)   --->   "%select_ln340_73 = select i1 %xor_ln340_55, i16 32767, i16 %add_ln703_50" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 518 'select' 'select_ln340_73' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 519 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_41 = select i1 %and_ln786_63, i16 -32768, i16 %add_ln703_50" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 519 'select' 'select_ln388_41' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 520 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_90 = select i1 %or_ln340_69, i16 %select_ln340_73, i16 %select_ln388_41" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 520 'select' 'select_ln340_90' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln703_89 = sext i16 %select_ln340_90 to i17" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 521 'sext' 'sext_ln703_89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln703_90 = sext i16 %select_ln340_91 to i17" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 522 'sext' 'sext_ln703_90' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 523 [1/1] (2.07ns)   --->   "%add_ln1192_68 = add nsw i17 %sext_ln703_89, %sext_ln703_90" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 523 'add' 'add_ln1192_68' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_315 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_68, i32 16)" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 524 'bitselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 525 [1/1] (2.07ns)   --->   "%add_ln703_51 = add i16 %select_ln340_91, %select_ln340_90" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 525 'add' 'add_ln703_51' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_51, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 526 'bitselect' 'tmp_316' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.06>
ST_8 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_43)   --->   "%xor_ln786_43 = xor i1 %tmp_316, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 527 'xor' 'xor_ln786_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_43)   --->   "%and_ln786_66 = and i1 %tmp_315, %xor_ln786_43" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 528 'and' 'and_ln786_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_92)   --->   "%xor_ln340_57 = xor i1 %tmp_315, %tmp_316" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 529 'xor' 'xor_ln340_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_92)   --->   "%xor_ln340_58 = xor i1 %tmp_315, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 530 'xor' 'xor_ln340_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_92)   --->   "%or_ln340_73 = or i1 %tmp_316, %xor_ln340_58" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 531 'or' 'or_ln340_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_92)   --->   "%select_ln340_75 = select i1 %xor_ln340_57, i16 32767, i16 %add_ln703_51" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 532 'select' 'select_ln340_75' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 533 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_43 = select i1 %and_ln786_66, i16 -32768, i16 %add_ln703_51" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 533 'select' 'select_ln388_43' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 534 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_92 = select i1 %or_ln340_73, i16 %select_ln340_75, i16 %select_ln388_43" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 534 'select' 'select_ln340_92' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln703_91 = sext i16 %select_ln340_92 to i17" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 535 'sext' 'sext_ln703_91' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln703_92 = sext i16 %select_ln340_93 to i17" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 536 'sext' 'sext_ln703_92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 537 [1/1] (2.07ns)   --->   "%add_ln1192_69 = add nsw i17 %sext_ln703_91, %sext_ln703_92" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 537 'add' 'add_ln1192_69' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_69, i32 16)" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 538 'bitselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 539 [1/1] (2.07ns)   --->   "%add_ln703_52 = add i16 %select_ln340_93, %select_ln340_92" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 539 'add' 'add_ln703_52' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_52, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 540 'bitselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_45)   --->   "%xor_ln786_45 = xor i1 %tmp_327, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 541 'xor' 'xor_ln786_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_45)   --->   "%and_ln786_69 = and i1 %tmp_326, %xor_ln786_45" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 542 'and' 'and_ln786_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_94)   --->   "%xor_ln340_59 = xor i1 %tmp_326, %tmp_327" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 543 'xor' 'xor_ln340_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_94)   --->   "%xor_ln340_60 = xor i1 %tmp_326, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 544 'xor' 'xor_ln340_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_94)   --->   "%or_ln340_77 = or i1 %tmp_327, %xor_ln340_60" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 545 'or' 'or_ln340_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_94)   --->   "%select_ln340_77 = select i1 %xor_ln340_59, i16 32767, i16 %add_ln703_52" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 546 'select' 'select_ln340_77' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 547 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_45 = select i1 %and_ln786_69, i16 -32768, i16 %add_ln703_52" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 547 'select' 'select_ln388_45' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 548 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_94 = select i1 %or_ln340_77, i16 %select_ln340_77, i16 %select_ln388_45" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 548 'select' 'select_ln340_94' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln703_93 = sext i16 %select_ln340_94 to i17" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 549 'sext' 'sext_ln703_93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln703_94 = sext i16 %select_ln340_95 to i17" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 550 'sext' 'sext_ln703_94' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 551 [1/1] (2.07ns)   --->   "%add_ln1192_70 = add nsw i17 %sext_ln703_93, %sext_ln703_94" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 551 'add' 'add_ln1192_70' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_70, i32 16)" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 552 'bitselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 553 [1/1] (2.07ns)   --->   "%add_ln703_53 = add i16 %select_ln340_95, %select_ln340_94" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 553 'add' 'add_ln703_53' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_338 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_53, i32 15)" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 554 'bitselect' 'tmp_338' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.95>
ST_9 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_47)   --->   "%xor_ln786_47 = xor i1 %tmp_338, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 555 'xor' 'xor_ln786_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_47)   --->   "%and_ln786_72 = and i1 %tmp_337, %xor_ln786_47" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 556 'and' 'and_ln786_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_96)   --->   "%xor_ln340_61 = xor i1 %tmp_337, %tmp_338" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 557 'xor' 'xor_ln340_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_96)   --->   "%xor_ln340_62 = xor i1 %tmp_337, true" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 558 'xor' 'xor_ln340_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_96)   --->   "%or_ln340_81 = or i1 %tmp_338, %xor_ln340_62" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 559 'or' 'or_ln340_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_96)   --->   "%select_ln340_79 = select i1 %xor_ln340_61, i16 32767, i16 %add_ln703_53" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 560 'select' 'select_ln340_79' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 561 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_47 = select i1 %and_ln786_72, i16 -32768, i16 %add_ln703_53" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 561 'select' 'select_ln388_47' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 562 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_96 = select i1 %or_ln340_81, i16 %select_ln340_79, i16 %select_ln388_47" [yolo_conv_fp_2019/src/yolo_conv.cpp:209]   --->   Operation 562 'select' 'select_ln340_96' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 563 [1/1] (0.00ns)   --->   "ret i16 %select_ln340_96" [yolo_conv_fp_2019/src/yolo_conv.cpp:212]   --->   Operation 563 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.08ns
The critical path consists of the following:
	wire read on port 'weight_V_offset' [12]  (0 ns)
	'add' operation ('add_ln1117', yolo_conv_fp_2019/src/yolo_conv.cpp:208) [69]  (1.82 ns)
	'getelementptr' operation ('kernel_weight_fp_add_1', yolo_conv_fp_2019/src/yolo_conv.cpp:208) [71]  (0 ns)
	'load' operation ('kernel_weight_fp_loa_1', yolo_conv_fp_2019/src/yolo_conv.cpp:208) on array 'kernel_weight_fp' [72]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('kernel_weight_fp_loa', yolo_conv_fp_2019/src/yolo_conv.cpp:208) on array 'kernel_weight_fp' [25]  (3.25 ns)

 <State 3>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[27] ('mul_ln1118', yolo_conv_fp_2019/src/yolo_conv.cpp:208) [27]  (6.38 ns)

 <State 4>: 7.51ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln718', yolo_conv_fp_2019/src/yolo_conv.cpp:208) [32]  (1.49 ns)
	'or' operation ('or_ln412', yolo_conv_fp_2019/src/yolo_conv.cpp:208) [34]  (0 ns)
	'and' operation ('and_ln415', yolo_conv_fp_2019/src/yolo_conv.cpp:208) [36]  (0 ns)
	'add' operation ('add_ln415', yolo_conv_fp_2019/src/yolo_conv.cpp:208) [38]  (2.08 ns)
	'xor' operation ('xor_ln416', yolo_conv_fp_2019/src/yolo_conv.cpp:208) [40]  (0 ns)
	'and' operation ('and_ln416', yolo_conv_fp_2019/src/yolo_conv.cpp:208) [41]  (0.978 ns)
	'select' operation ('select_ln416', yolo_conv_fp_2019/src/yolo_conv.cpp:208) [52]  (0 ns)
	'and' operation ('and_ln786', yolo_conv_fp_2019/src/yolo_conv.cpp:208) [58]  (0.993 ns)
	'or' operation ('or_ln786', yolo_conv_fp_2019/src/yolo_conv.cpp:208) [59]  (0 ns)
	'xor' operation ('xor_ln786', yolo_conv_fp_2019/src/yolo_conv.cpp:208) [60]  (0 ns)
	'and' operation ('and_ln786_48', yolo_conv_fp_2019/src/yolo_conv.cpp:208) [61]  (0.978 ns)
	'or' operation ('or_ln340', yolo_conv_fp_2019/src/yolo_conv.cpp:208) [62]  (0.993 ns)

 <State 5>: 7.89ns
The critical path consists of the following:
	'select' operation ('select_ln340', yolo_conv_fp_2019/src/yolo_conv.cpp:208) [65]  (0.805 ns)
	'select' operation ('select_ln340_80', yolo_conv_fp_2019/src/yolo_conv.cpp:208) [67]  (0.978 ns)
	'add' operation ('add_ln703', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [119]  (2.08 ns)
	'select' operation ('select_ln388_33', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [127]  (0.978 ns)
	'select' operation ('select_ln340_82', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [128]  (0.978 ns)
	'add' operation ('add_ln1192_64', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [178]  (2.08 ns)

 <State 6>: 8.07ns
The critical path consists of the following:
	'xor' operation ('xor_ln786_35', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [182]  (0 ns)
	'and' operation ('and_ln786_54', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [183]  (0 ns)
	'select' operation ('select_ln388_35', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [188]  (0.978 ns)
	'select' operation ('select_ln340_84', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [189]  (0.978 ns)
	'add' operation ('add_ln703_48', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [241]  (2.08 ns)
	'select' operation ('select_ln388_37', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [249]  (0.978 ns)
	'select' operation ('select_ln340_86', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [250]  (0.978 ns)
	'add' operation ('add_ln1192_66', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [300]  (2.08 ns)

 <State 7>: 8.07ns
The critical path consists of the following:
	'xor' operation ('xor_ln786_39', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [304]  (0 ns)
	'and' operation ('and_ln786_60', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [305]  (0 ns)
	'select' operation ('select_ln388_39', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [310]  (0.978 ns)
	'select' operation ('select_ln340_88', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [311]  (0.978 ns)
	'add' operation ('add_ln703_50', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [363]  (2.08 ns)
	'select' operation ('select_ln388_41', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [371]  (0.978 ns)
	'select' operation ('select_ln340_90', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [372]  (0.978 ns)
	'add' operation ('add_ln1192_68', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [422]  (2.08 ns)

 <State 8>: 8.07ns
The critical path consists of the following:
	'xor' operation ('xor_ln786_43', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [426]  (0 ns)
	'and' operation ('and_ln786_66', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [427]  (0 ns)
	'select' operation ('select_ln388_43', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [432]  (0.978 ns)
	'select' operation ('select_ln340_92', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [433]  (0.978 ns)
	'add' operation ('add_ln703_52', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [485]  (2.08 ns)
	'select' operation ('select_ln388_45', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [493]  (0.978 ns)
	'select' operation ('select_ln340_94', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [494]  (0.978 ns)
	'add' operation ('add_ln1192_70', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [544]  (2.08 ns)

 <State 9>: 1.96ns
The critical path consists of the following:
	'xor' operation ('xor_ln786_47', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [548]  (0 ns)
	'and' operation ('and_ln786_72', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [549]  (0 ns)
	'select' operation ('select_ln388_47', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [554]  (0.978 ns)
	'select' operation ('select_ln340_96', yolo_conv_fp_2019/src/yolo_conv.cpp:209) [555]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
