# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VGA_4.srcs/sources_1/new/top.vhd" \
"../../../../VGA_4.srcs/sources_1/new/clk_div.vhd" \
"../../../../VGA_4.srcs/sources_1/new/timing_module.vhd" \
"../../../../VGA_4.srcs/sim_1/new/tb_clk_div.vhd" \
"../../../../VGA_4.srcs/sim_1/new/tb_timing_clk.vhd" \

# Do not sort compile order
nosort
