// Seed: 2161103375
module module_0;
  wire id_1;
  assign module_1.id_5 = 0;
  wor id_4 = id_2;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    output supply0 id_2,
    input tri1 id_3,
    input uwire id_4,
    output tri0 id_5,
    input wor id_6,
    input tri0 id_7,
    output supply0 id_8,
    input supply1 id_9,
    output uwire id_10,
    input wand id_11,
    input wor void id_12,
    input tri0 id_13,
    input wand id_14,
    input wire id_15,
    output uwire id_16
);
  uwire id_18, id_19, id_20;
  always id_16 = -1'b0 != 1;
  module_0 modCall_1 ();
  wire id_21;
  assign id_20 = id_18;
  assign id_10 = -1 + -1;
  assign id_8  = id_18;
endmodule
