module tb_top();
    wire [7:0] in_1;
    wire [7:0] in_2;
    wire [2:0] op_code;
    wire [7:0] o_main;
    
    alu dut(.i_1(in_1), .i_2(in_2), .op_code(op_code), .o_main(o_main));

    always #10 clk = ~clk;

    initial begin
        i_1 <= 0;
        i_2 <= 0;
        op_code <= 3'b000;
        $display("%d , %d , %d", in_1, in_2, o_main);
        #2 begin
            i_1 <= 8'd2;
            i_2 <= 8'd3;
            op_code <= 3'b000;
        end
    end

endmodule : tb_top