// Seed: 3569837636
module module_0 (
    output wor  id_0,
    input  wor  id_1,
    input  tri1 id_2,
    output tri1 id_3,
    output wand id_4
);
  timeunit 1ps;
  always #1 begin
    id_0 = id_1;
  end
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    input uwire id_6,
    input wand id_7,
    input supply1 id_8,
    input tri id_9,
    output tri0 id_10,
    input tri0 id_11,
    input wand id_12,
    output wire id_13,
    output supply1 id_14,
    output logic id_15,
    input wand id_16
);
  initial id_15 <= 1;
  module_0(
      id_13, id_11, id_3, id_2, id_13
  );
  wire id_18;
  wire id_19;
endmodule
