Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: demodulator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "demodulator.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "demodulator"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : demodulator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/sin_lut_pkg.vhd" in Library work.
Architecture sin_lut_pkg of Entity sin_lut_pkg is up to date.
Compiling vhdl file "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/sin_LUT.vhd" in Library work.
Architecture sin_lut_a of Entity sin_lut is up to date.
Compiling vhdl file "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/Phase_accumulator.vhd" in Library work.
Architecture pha_a of Entity phase_accumulator is up to date.
Compiling vhdl file "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/NCO.vhd" in Library work.
Architecture nco_a of Entity nco is up to date.
Compiling vhdl file "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/clk_prescaler.vhd" in Library work.
Architecture presc_a of Entity clk_prescaler is up to date.
Compiling vhdl file "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/SW_defined_radio.vhd" in Library work.
Entity <demodulator> compiled.
Entity <demodulator> (Architecture <dem_a>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <demodulator> in library <work> (architecture <dem_a>) with generics.
	sample_in_Nbit = 12
	sample_out_Nbit = 12

Analyzing hierarchy for entity <NCO> in library <work> (architecture <nco_a>) with generics.
	MAX_phase = 1390
	Nbit_sine = 12
	ZERO_phase = 0

Analyzing hierarchy for entity <NCO> in library <work> (architecture <nco_a>) with generics.
	MAX_phase = 1390
	Nbit_sine = 12
	ZERO_phase = 347

Analyzing hierarchy for entity <clk_prescaler> in library <work> (architecture <presc_a>) with generics.
	Nbit = 4

Analyzing hierarchy for entity <sin_LUT> in library <work> (architecture <sin_lut_a>) with generics.
	MAX_phase = 1390
	Nbit_sine = 12

Analyzing hierarchy for entity <Phase_accumulator> in library <work> (architecture <pha_a>) with generics.
	MAX_phase = 1390
	ZERO_phase = 0

Analyzing hierarchy for entity <Phase_accumulator> in library <work> (architecture <pha_a>) with generics.
	MAX_phase = 1390
	ZERO_phase = 347


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <demodulator> in library <work> (Architecture <dem_a>).
	sample_in_Nbit = 12
	sample_out_Nbit = 12
Entity <demodulator> analyzed. Unit <demodulator> generated.

Analyzing generic Entity <NCO.1> in library <work> (Architecture <nco_a>).
	MAX_phase = 1390
	Nbit_sine = 12
	ZERO_phase = 0
WARNING:Xst:751 - "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/NCO.vhd" line 79: Bad association for formal port 'phase' of component 'Phase_accumulator'.
Entity <NCO.1> analyzed. Unit <NCO.1> generated.

Analyzing generic Entity <sin_LUT> in library <work> (Architecture <sin_lut_a>).
	MAX_phase = 1390
	Nbit_sine = 12
Entity <sin_LUT> analyzed. Unit <sin_LUT> generated.

Analyzing generic Entity <Phase_accumulator.1> in library <work> (Architecture <pha_a>).
	MAX_phase = 1390
	ZERO_phase = 0
Entity <Phase_accumulator.1> analyzed. Unit <Phase_accumulator.1> generated.

Analyzing generic Entity <NCO.2> in library <work> (Architecture <nco_a>).
	MAX_phase = 1390
	Nbit_sine = 12
	ZERO_phase = 347
WARNING:Xst:751 - "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/NCO.vhd" line 79: Bad association for formal port 'phase' of component 'Phase_accumulator'.
Entity <NCO.2> analyzed. Unit <NCO.2> generated.

Analyzing generic Entity <Phase_accumulator.2> in library <work> (Architecture <pha_a>).
	MAX_phase = 1390
	ZERO_phase = 347
Entity <Phase_accumulator.2> analyzed. Unit <Phase_accumulator.2> generated.

Analyzing generic Entity <clk_prescaler> in library <work> (Architecture <presc_a>).
	Nbit = 4
Entity <clk_prescaler> analyzed. Unit <clk_prescaler> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_prescaler>.
    Related source file is "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/clk_prescaler.vhd".
    Found 1-bit register for signal <clk_internal>.
    Found 4-bit up counter for signal <ctr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_prescaler> synthesized.


Synthesizing Unit <sin_LUT>.
    Related source file is "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/sin_LUT.vhd".
WARNING:Xst:646 - Signal <sine_internal<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1390x16-bit ROM for signal <sine_internal$rom0000> created at line 56.
    Found 16-bit register for signal <sine_internal>.
    Summary:
	inferred   1 ROM(s).
	inferred  16 D-type flip-flop(s).
Unit <sin_LUT> synthesized.


Synthesizing Unit <Phase_accumulator_1>.
    Related source file is "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/Phase_accumulator.vhd".
    Found 12-bit up accumulator for signal <accumulated_phase>.
    Found 12-bit subtractor for signal <accumulated_phase$addsub0001>.
    Found 12-bit adder carry out for signal <accumulated_phase$addsub0002> created at line 52.
    Found 13-bit comparator greatequal for signal <accumulated_phase$cmp_ge0000> created at line 52.
    Summary:
	inferred   1 Accumulator(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Phase_accumulator_1> synthesized.


Synthesizing Unit <Phase_accumulator_2>.
    Related source file is "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/Phase_accumulator.vhd".
    Found 12-bit up accumulator for signal <accumulated_phase>.
    Found 12-bit subtractor for signal <accumulated_phase$addsub0001>.
    Found 12-bit adder carry out for signal <accumulated_phase$addsub0002> created at line 52.
    Found 13-bit comparator greatequal for signal <accumulated_phase$cmp_ge0000> created at line 52.
    Summary:
	inferred   1 Accumulator(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Phase_accumulator_2> synthesized.


Synthesizing Unit <NCO_1>.
    Related source file is "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/NCO.vhd".
Unit <NCO_1> synthesized.


Synthesizing Unit <NCO_2>.
    Related source file is "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/NCO.vhd".
Unit <NCO_2> synthesized.


Synthesizing Unit <demodulator>.
    Related source file is "/home/piotr/workspace/PUL/PUL_SDR/ISE/PUL_SDR_r/SW_defined_radio.vhd".
WARNING:Xst:646 - Signal <u_audio_out<12:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 13x12-bit multiplier for signal <mixed_I>.
    Found 13x12-bit multiplier for signal <mixed_Q>.
    Found 25-bit adder for signal <u_audio_out>.
    Found 25-bit adder for signal <u_audio_out$addsub0000>.
    Found 25-bit adder for signal <u_audio_out$addsub0001>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
Unit <demodulator> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 1390x16-bit ROM                                       : 2
# Multipliers                                          : 2
 13x12-bit multiplier                                  : 2
# Adders/Subtractors                                   : 7
 12-bit adder carry out                                : 2
 12-bit subtractor                                     : 2
 25-bit adder                                          : 3
# Counters                                             : 1
 4-bit up counter                                      : 1
# Accumulators                                         : 2
 12-bit up accumulator                                 : 2
# Registers                                            : 3
 1-bit register                                        : 1
 16-bit register                                       : 2
# Comparators                                          : 2
 13-bit comparator greatequal                          : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <sine_internal_0> of sequential type is unconnected in block <Lookup_table>.
WARNING:Xst:2677 - Node <sine_internal_1> of sequential type is unconnected in block <Lookup_table>.
WARNING:Xst:2677 - Node <sine_internal_2> of sequential type is unconnected in block <Lookup_table>.
WARNING:Xst:2677 - Node <sine_internal_3> of sequential type is unconnected in block <Lookup_table>.
WARNING:Xst:2677 - Node <sine_internal_0> of sequential type is unconnected in block <Lookup_table>.
WARNING:Xst:2677 - Node <sine_internal_1> of sequential type is unconnected in block <Lookup_table>.
WARNING:Xst:2677 - Node <sine_internal_2> of sequential type is unconnected in block <Lookup_table>.
WARNING:Xst:2677 - Node <sine_internal_3> of sequential type is unconnected in block <Lookup_table>.
WARNING:Xst:2677 - Node <sine_internal_0> of sequential type is unconnected in block <sin_LUT>.
WARNING:Xst:2677 - Node <sine_internal_1> of sequential type is unconnected in block <sin_LUT>.
WARNING:Xst:2677 - Node <sine_internal_2> of sequential type is unconnected in block <sin_LUT>.
WARNING:Xst:2677 - Node <sine_internal_3> of sequential type is unconnected in block <sin_LUT>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 1390x16-bit ROM                                       : 2
# Multipliers                                          : 2
 13x12-bit multiplier                                  : 2
# Adders/Subtractors                                   : 7
 12-bit adder carry out                                : 2
 12-bit subtractor                                     : 2
 25-bit adder                                          : 3
# Counters                                             : 1
 4-bit up counter                                      : 1
# Accumulators                                         : 2
 12-bit up accumulator                                 : 2
# Registers                                            : 25
 Flip-Flops                                            : 25
# Comparators                                          : 2
 13-bit comparator greatequal                          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <demodulator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block demodulator, actual ratio is 25.
FlipFlop Txlocal_I/pha/accumulated_phase_0 has been replicated 2 time(s)
FlipFlop Txlocal_I/pha/accumulated_phase_1 has been replicated 1 time(s)
FlipFlop Txlocal_I/pha/accumulated_phase_2 has been replicated 1 time(s)
FlipFlop Txlocal_I/pha/accumulated_phase_3 has been replicated 1 time(s)
FlipFlop Txlocal_Q/pha/accumulated_phase_0 has been replicated 2 time(s)
FlipFlop Txlocal_Q/pha/accumulated_phase_1 has been replicated 1 time(s)
FlipFlop Txlocal_Q/pha/accumulated_phase_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : demodulator.ngr
Top Level Output File Name         : demodulator
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 2512
#      GND                         : 1
#      INV                         : 51
#      LUT1                        : 14
#      LUT2                        : 66
#      LUT2_D                      : 4
#      LUT2_L                      : 3
#      LUT3                        : 569
#      LUT3_D                      : 9
#      LUT3_L                      : 3
#      LUT4                        : 977
#      LUT4_D                      : 21
#      LUT4_L                      : 34
#      MUXCY                       : 110
#      MUXF5                       : 362
#      MUXF6                       : 132
#      MUXF7                       : 51
#      MUXF8                       : 18
#      VCC                         : 1
#      XORCY                       : 86
# FlipFlops/Latches                : 62
#      FDC                         : 52
#      FDCE                        : 1
#      FDP                         : 9
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 13
#      OBUF                        : 13
# MULTs                            : 2
#      MULT18X18SIO                : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      935  out of   4656    20%  
 Number of Slice Flip Flops:             62  out of   9312     0%  
 Number of 4 input LUTs:               1751  out of   9312    18%  
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    232    11%  
 Number of MULT18X18SIOs:                 2  out of     20    10%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 5     |
preskaler/clk_internal1            | BUFG                   | 57    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------+----------------------------------------------+-------+
Control Signal                                                         | Buffer(FF name)                              | Load  |
-----------------------------------------------------------------------+----------------------------------------------+-------+
Txlocal_I/Lookup_table/rst_inv(Txlocal_I/Lookup_table/rst_inv1_INV_0:O)| NONE(Txlocal_I/Lookup_table/sine_internal_10)| 62    |
-----------------------------------------------------------------------+----------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.338ns (Maximum Frequency: 107.086MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 16.439ns
   Maximum combinational path delay: 16.812ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.032ns (frequency: 329.815MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               3.032ns (Levels of Logic = 1)
  Source:            preskaler/ctr_1 (FF)
  Destination:       preskaler/clk_internal (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: preskaler/ctr_1 to preskaler/clk_internal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.591   0.762  preskaler/ctr_1 (preskaler/ctr_1)
     LUT4:I0->O            1   0.704   0.420  preskaler/ctr_cmp_eq00001 (preskaler/ctr_cmp_eq0000)
     FDCE:CE                   0.555          preskaler/clk_internal
    ----------------------------------------
    Total                      3.032ns (1.850ns logic, 1.182ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'preskaler/clk_internal1'
  Clock period: 9.338ns (frequency: 107.086MHz)
  Total number of paths / destination ports: 10154 / 57
-------------------------------------------------------------------------
Delay:               9.338ns (Levels of Logic = 8)
  Source:            Txlocal_Q/pha/accumulated_phase_3 (FF)
  Destination:       Txlocal_Q/Lookup_table/sine_internal_10 (FF)
  Source Clock:      preskaler/clk_internal1 rising
  Destination Clock: preskaler/clk_internal1 rising

  Data Path: Txlocal_Q/pha/accumulated_phase_3 to Txlocal_Q/Lookup_table/sine_internal_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q            406   0.591   1.384  Txlocal_Q/pha/accumulated_phase_3 (Txlocal_Q/pha/accumulated_phase_3)
     LUT4_D:I3->O         16   0.704   1.069  Txlocal_Q/Lookup_table/Mrom_sine_internal_rom00004891 (Txlocal_Q/Lookup_table/Mrom_sine_internal_rom0000489)
     LUT3:I2->O            1   0.704   0.000  Txlocal_Q/Lookup_table/Mrom_sine_internal_rom00005201_182 (Txlocal_Q/Lookup_table/Mrom_sine_internal_rom00005201_182)
     MUXF5:I1->O           1   0.321   0.000  Txlocal_Q/Lookup_table/Mrom_sine_internal_rom00005201_17_f5_0 (Txlocal_Q/Lookup_table/Mrom_sine_internal_rom00005201_17_f51)
     MUXF6:I0->O           1   0.521   0.424  Txlocal_Q/Lookup_table/Mrom_sine_internal_rom00005201_15_f6 (Txlocal_Q/Lookup_table/Mrom_sine_internal_rom00005201_15_f6)
     LUT4:I3->O            1   0.704   0.455  Txlocal_Q/phase<7>11 (Txlocal_Q/phase<7>2)
     LUT3:I2->O            1   0.704   0.000  Txlocal_Q/Lookup_table/Mrom_sine_internal_rom00005201_5_f5_SW0_F (N1507)
     MUXF5:I0->O           1   0.321   0.424  Txlocal_Q/Lookup_table/Mrom_sine_internal_rom00005201_5_f5_SW0 (N669)
     LUT4:I3->O            1   0.704   0.000  Txlocal_Q/phase<10> (N20)
     FDC:D                     0.308          Txlocal_Q/Lookup_table/sine_internal_10
    ----------------------------------------
    Total                      9.338ns (5.582ns logic, 3.756ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            preskaler/clk_internal (FF)
  Destination:       clk_out (PAD)
  Source Clock:      clk rising

  Data Path: preskaler/clk_internal to clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.531  preskaler/clk_internal (preskaler/clk_internal1)
     OBUF:I->O                 3.272          clk_out_OBUF (clk_out)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'preskaler/clk_internal1'
  Total number of paths / destination ports: 72285 / 12
-------------------------------------------------------------------------
Offset:              16.439ns (Levels of Logic = 20)
  Source:            Txlocal_I/Lookup_table/sine_internal_15 (FF)
  Destination:       audio_out<11> (PAD)
  Source Clock:      preskaler/clk_internal1 rising

  Data Path: Txlocal_I/Lookup_table/sine_internal_15 to audio_out<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.591   0.708  Txlocal_I/Lookup_table/sine_internal_15 (Txlocal_I/Lookup_table/sine_internal_15)
     MULT18X18SIO:B11->P11    2   4.654   0.447  Mmult_mixed_I (mixed_I<11>)
     INV:I->O              1   0.704   0.000  Madd_u_audio_out_not0000<11>1_INV_0 (Madd_u_audio_out_not0000<11>)
     MUXCY:S->O            1   0.464   0.000  Madd_u_audio_out_addsub0000_cy<11> (Madd_u_audio_out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<12> (Madd_u_audio_out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<13> (Madd_u_audio_out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<14> (Madd_u_audio_out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<15> (Madd_u_audio_out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<16> (Madd_u_audio_out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<17> (Madd_u_audio_out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<18> (Madd_u_audio_out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<19> (Madd_u_audio_out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<20> (Madd_u_audio_out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<21> (Madd_u_audio_out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<22> (Madd_u_audio_out_addsub0000_cy<22>)
     XORCY:CI->O           1   0.804   0.455  Madd_u_audio_out_addsub0000_xor<23> (u_audio_out_addsub0000<23>)
     LUT3:I2->O            1   0.704   0.595  u_audio_out_mux0000<23>1 (u_audio_out_mux0000<23>)
     LUT4:I0->O            1   0.704   0.000  Madd_u_audio_out_lut<23> (Madd_u_audio_out_lut<23>)
     MUXCY:S->O            0   0.464   0.000  Madd_u_audio_out_cy<23> (Madd_u_audio_out_cy<23>)
     XORCY:CI->O           1   0.804   0.420  Madd_u_audio_out_xor<24> (audio_out_11_OBUF)
     OBUF:I->O                 3.272          audio_out_11_OBUF (audio_out<11>)
    ----------------------------------------
    Total                     16.439ns (13.814ns logic, 2.625ns route)
                                       (84.0% logic, 16.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 62652 / 12
-------------------------------------------------------------------------
Delay:               16.812ns (Levels of Logic = 22)
  Source:            hf_in<1> (PAD)
  Destination:       audio_out<11> (PAD)

  Data Path: hf_in<1> to audio_out<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  hf_in_1_IBUF (hf_in_1_IBUF)
     MULT18X18SIO:A1->P10    2   4.602   0.447  Mmult_mixed_I (mixed_I<10>)
     INV:I->O              1   0.704   0.000  Madd_u_audio_out_not0000<10>1_INV_0 (Madd_u_audio_out_not0000<10>)
     MUXCY:S->O            1   0.464   0.000  Madd_u_audio_out_addsub0000_cy<10> (Madd_u_audio_out_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<11> (Madd_u_audio_out_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<12> (Madd_u_audio_out_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<13> (Madd_u_audio_out_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<14> (Madd_u_audio_out_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<15> (Madd_u_audio_out_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<16> (Madd_u_audio_out_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<17> (Madd_u_audio_out_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<18> (Madd_u_audio_out_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<19> (Madd_u_audio_out_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<20> (Madd_u_audio_out_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<21> (Madd_u_audio_out_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Madd_u_audio_out_addsub0000_cy<22> (Madd_u_audio_out_addsub0000_cy<22>)
     XORCY:CI->O           1   0.804   0.455  Madd_u_audio_out_addsub0000_xor<23> (u_audio_out_addsub0000<23>)
     LUT3:I2->O            1   0.704   0.595  u_audio_out_mux0000<23>1 (u_audio_out_mux0000<23>)
     LUT4:I0->O            1   0.704   0.000  Madd_u_audio_out_lut<23> (Madd_u_audio_out_lut<23>)
     MUXCY:S->O            0   0.464   0.000  Madd_u_audio_out_cy<23> (Madd_u_audio_out_cy<23>)
     XORCY:CI->O           1   0.804   0.420  Madd_u_audio_out_xor<24> (audio_out_11_OBUF)
     OBUF:I->O                 3.272          audio_out_11_OBUF (audio_out<11>)
    ----------------------------------------
    Total                     16.812ns (14.448ns logic, 2.364ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================


Total REAL time to Xst completion: 37.00 secs
Total CPU time to Xst completion: 36.30 secs
 
--> 


Total memory usage is 562204 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    0 (   0 filtered)

