$date
	Sat Oct 22 23:00:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#929236
b10101 !
1"
#929238
b10101 &
b10101 %
1$
#929239
0"
#929242
b1000000 &
b1000000 %
#929246
b100000 &
b100000 %
#929250
b10000 &
b10000 %
#929254
b1000 &
b1000 %
#929258
b100 &
b100 %
#929262
b10 &
b10 %
#929266
b1 &
b1 %
1#
#929270
b0 &
0#
b0 %
0$
#1922570
b11000 &
b11000 %
1$
b11000 !
1"
#1922571
0"
#1922574
b1100 &
b1100 %
#1922578
b110 &
b110 %
#1922582
b11 &
b11 %
#1922586
b1010 &
b1010 %
#1922590
b101 &
b101 %
#1922594
b10000 &
b10000 %
#1922598
b1000 &
b1000 %
#1922602
b100 &
b100 %
#1922606
b10 &
b10 %
#1922610
b1 &
b1 %
1#
#1922614
b0 &
0#
b0 %
0$
#2942637
b1 !
1"
#2942638
b1 &
b1 %
1$
#2942639
0"
#2942642
1#
#2942646
b0 &
0#
b0 %
0$
#4500012
