# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/longz/Desktop/Cpre381/project-1/src/tb_programCounter.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:23:48 on Nov 14,2021
# vcom -reportprogress 300 -work work /home/longz/Desktop/Cpre381/project-1/src/tb_programCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_programCounter
# -- Compiling architecture structure of tb_programCounter
# End time: 23:23:49 on Nov 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_programcounter
# vsim -voptargs="+acc" work.tb_programcounter 
# Start time: 23:23:52 on Nov 14,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_programcounter(structure)#1
# Loading work.programcounter(behavorial)#1
add wave -position end  sim:/tb_programcounter/gCLK_HPER
add wave -position end  sim:/tb_programcounter/iCLK
add wave -position end  sim:/tb_programcounter/reset
add wave -position end  sim:/tb_programcounter/s_addr
add wave -position end  sim:/tb_programcounter/s_instr
add wave -position end  sim:/tb_programcounter/cCLK_PER
run 1000
quit -sim
# End time: 23:25:00 on Nov 14,2021, Elapsed time: 0:01:08
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_programcounter
# vsim -voptargs="+acc" work.tb_programcounter 
# Start time: 23:25:02 on Nov 14,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_programcounter(structure)#1
# Loading work.programcounter(behavorial)#1
quit -sim
# End time: 23:25:06 on Nov 14,2021, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
vcom -work work /home/longz/Desktop/Cpre381/project-1/src/tb_programCounter.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:25:09 on Nov 14,2021
# vcom -reportprogress 300 -work work /home/longz/Desktop/Cpre381/project-1/src/tb_programCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_programCounter
# -- Compiling architecture structure of tb_programCounter
# End time: 23:25:09 on Nov 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_programcounter
# vsim -voptargs="+acc" work.tb_programcounter 
# Start time: 23:25:10 on Nov 14,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_programcounter(structure)#1
# Loading work.programcounter(behavorial)#1
add wave -position end  sim:/tb_programcounter/gCLK_HPER
add wave -position end  sim:/tb_programcounter/iCLK
add wave -position end  sim:/tb_programcounter/reset
add wave -position end  sim:/tb_programcounter/s_addr
add wave -position end  sim:/tb_programcounter/s_instr
add wave -position end  sim:/tb_programcounter/cCLK_PER
run 1000
quit -sim
# End time: 23:26:15 on Nov 14,2021, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
vcom -work work /home/longz/Desktop/Cpre381/project-1/src/tb_programCounter.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:26:21 on Nov 14,2021
# vcom -reportprogress 300 -work work /home/longz/Desktop/Cpre381/project-1/src/tb_programCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_programCounter
# -- Compiling architecture structure of tb_programCounter
# End time: 23:26:21 on Nov 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_programcounter
# vsim -voptargs="+acc" work.tb_programcounter 
# Start time: 23:26:22 on Nov 14,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_programcounter(structure)#1
# Loading work.programcounter(behavorial)#1
add wave -position end  sim:/tb_programcounter/gCLK_HPER
add wave -position end  sim:/tb_programcounter/iCLK
add wave -position end  sim:/tb_programcounter/reset
add wave -position end  sim:/tb_programcounter/s_addr
add wave -position end  sim:/tb_programcounter/s_instr
add wave -position end  sim:/tb_programcounter/cCLK_PER
run 300
# End time: 23:27:57 on Nov 14,2021, Elapsed time: 0:01:35
# Errors: 0, Warnings: 0
