

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Fri Oct 31 13:02:35 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.162 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1348358420|  1348358420|  13.484 sec|  13.484 sec|  1348358420|  1348358420|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+------------+------------+----------+-----------+-----------+----------+----------+
        |                                                   |     Latency (cycles)    | Iteration|  Initiation Interval  |   Trip   |          |
        |                     Loop Name                     |     min    |     max    |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------------------------------------+------------+------------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_14_1_VITIS_LOOP_18_3_VITIS_LOOP_31_5  |  1348358418|  1348358418|        55|         36|          1|  37454400|       yes|
        +---------------------------------------------------+------------+------------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 36, depth = 56


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 1
  Pipeline-0 : II = 36, D = 56, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 56 51 52 53 54 55 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 56 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 
56 --> 51 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%convolution = alloca i32 1"   --->   Operation 57 'alloca' 'convolution' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_x = alloca i32 1"   --->   Operation 58 'alloca' 'kernel_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%out_feat_x = alloca i32 1"   --->   Operation 59 'alloca' 'out_feat_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 60 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%out_feat_y = alloca i32 1"   --->   Operation 61 'alloca' 'out_feat_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten15 = alloca i32 1"   --->   Operation 62 'alloca' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%out_feat = alloca i32 1"   --->   Operation 63 'alloca' 'out_feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%indvar_flatten48 = alloca i32 1"   --->   Operation 64 'alloca' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln14 = store i26 0, i26 %indvar_flatten48" [src/conv1.cpp:14]   --->   Operation 68 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln14 = store i7 0, i7 %out_feat" [src/conv1.cpp:14]   --->   Operation 69 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln14 = store i20 0, i20 %indvar_flatten15" [src/conv1.cpp:14]   --->   Operation 70 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln14 = store i8 0, i8 %out_feat_y" [src/conv1.cpp:14]   --->   Operation 71 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln14 = store i12 0, i12 %indvar_flatten" [src/conv1.cpp:14]   --->   Operation 72 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln14 = store i8 0, i8 %out_feat_x" [src/conv1.cpp:14]   --->   Operation 73 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln14 = store i4 0, i4 %kernel_x" [src/conv1.cpp:14]   --->   Operation 74 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln14 = store i32 0, i32 %convolution" [src/conv1.cpp:14]   --->   Operation 75 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln14 = br void %VITIS_LOOP_34_6" [src/conv1.cpp:14]   --->   Operation 76 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.62>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [src/conv1.cpp:18]   --->   Operation 77 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%out_feat_y_2 = load i8 %out_feat_y" [src/conv1.cpp:39]   --->   Operation 78 'load' 'out_feat_y_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten15_load = load i20 %indvar_flatten15" [src/conv1.cpp:16]   --->   Operation 79 'load' 'indvar_flatten15_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten48_load = load i26 %indvar_flatten48" [src/conv1.cpp:14]   --->   Operation 80 'load' 'indvar_flatten48_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i8 %out_feat_y_2" [src/conv1.cpp:39]   --->   Operation 81 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (0.72ns)   --->   Input mux for Operation 82 '%x_assign_15_4 = sitodp i32 %zext_ln39'
ST_2 : Operation 82 [4/4] (4.89ns)   --->   "%x_assign_15_4 = sitodp i32 %zext_ln39" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 82 'sitodp' 'x_assign_15_4' <Predicate = true> <Delay = 4.89> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.95ns)   --->   "%icmp_ln14 = icmp_eq  i26 %indvar_flatten48_load, i26 37454400" [src/conv1.cpp:14]   --->   Operation 83 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc61, void %for.end63" [src/conv1.cpp:14]   --->   Operation 84 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%kernel_x_load = load i4 %kernel_x" [src/conv1.cpp:18]   --->   Operation 85 'load' 'kernel_x_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%out_feat_x_load = load i8 %out_feat_x" [src/conv1.cpp:16]   --->   Operation 86 'load' 'out_feat_x_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%out_feat_load = load i7 %out_feat" [src/conv1.cpp:14]   --->   Operation 87 'load' 'out_feat_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.77ns)   --->   "%add_ln14 = add i7 %out_feat_load, i7 1" [src/conv1.cpp:14]   --->   Operation 88 'add' 'add_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.89ns)   --->   "%icmp_ln16 = icmp_eq  i20 %indvar_flatten15_load, i20 585225" [src/conv1.cpp:16]   --->   Operation 89 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.36ns)   --->   "%select_ln14_1 = select i1 %icmp_ln16, i7 %add_ln14, i7 %out_feat_load" [src/conv1.cpp:14]   --->   Operation 90 'select' 'select_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i7 %select_ln14_1" [src/conv1.cpp:42]   --->   Operation 91 'zext' 'zext_ln42' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.65ns)   --->   "%mul_ln42 = mul i13 %zext_ln42, i13 81" [src/conv1.cpp:42]   --->   Operation 92 'mul' 'mul_ln42' <Predicate = (!icmp_ln14)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42 = add i13 %mul_ln42, i13 9" [src/conv1.cpp:42]   --->   Operation 93 'add' 'add_ln42' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (0.28ns)   --->   "%xor_ln14 = xor i1 %icmp_ln16, i1 1" [src/conv1.cpp:14]   --->   Operation 94 'xor' 'xor_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %kernel_x_load, i4 9" [src/conv1.cpp:31]   --->   Operation 95 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln16)   --->   "%and_ln14 = and i1 %icmp_ln31, i1 %xor_ln14" [src/conv1.cpp:14]   --->   Operation 96 'and' 'and_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.80ns)   --->   "%icmp_ln18 = icmp_eq  i12 %indvar_flatten_load, i12 2295" [src/conv1.cpp:18]   --->   Operation 97 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.28ns)   --->   "%and_ln14_1 = and i1 %icmp_ln18, i1 %xor_ln14" [src/conv1.cpp:14]   --->   Operation 98 'and' 'and_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.28ns)   --->   "%or_ln16 = or i1 %and_ln14_1, i1 %icmp_ln16" [src/conv1.cpp:16]   --->   Operation 99 'or' 'or_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.39ns)   --->   "%select_ln16 = select i1 %or_ln16, i8 0, i8 %out_feat_x_load" [src/conv1.cpp:16]   --->   Operation 100 'select' 'select_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln16)   --->   "%xor_ln16 = xor i1 %icmp_ln18, i1 1" [src/conv1.cpp:16]   --->   Operation 101 'xor' 'xor_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln16)   --->   "%or_ln16_1 = or i1 %icmp_ln16, i1 %xor_ln16" [src/conv1.cpp:16]   --->   Operation 102 'or' 'or_ln16_1' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln16 = and i1 %and_ln14, i1 %or_ln16_1" [src/conv1.cpp:16]   --->   Operation 103 'and' 'and_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.76ns)   --->   "%add_ln18 = add i8 %select_ln16, i8 1" [src/conv1.cpp:18]   --->   Operation 104 'add' 'add_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_15)   --->   "%or_ln18 = or i1 %and_ln16, i1 %and_ln14_1" [src/conv1.cpp:18]   --->   Operation 105 'or' 'or_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln18_15 = or i1 %or_ln18, i1 %icmp_ln16" [src/conv1.cpp:18]   --->   Operation 106 'or' 'or_ln18_15' <Predicate = (!icmp_ln14)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.39ns)   --->   "%select_ln18_12 = select i1 %or_ln18_15, i4 0, i4 %kernel_x_load" [src/conv1.cpp:18]   --->   Operation 107 'select' 'select_ln18_12' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.39ns)   --->   "%select_ln18_16 = select i1 %and_ln16, i8 %add_ln18, i8 %select_ln16" [src/conv1.cpp:18]   --->   Operation 108 'select' 'select_ln18_16' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i4 %select_ln18_12" [src/conv1.cpp:42]   --->   Operation 109 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.82ns)   --->   "%add_ln42_8 = add i13 %mul_ln42, i13 %zext_ln42_1" [src/conv1.cpp:42]   --->   Operation 110 'add' 'add_ln42_8' <Predicate = (!icmp_ln14)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i13 %add_ln42_8" [src/conv1.cpp:42]   --->   Operation 111 'zext' 'zext_ln42_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_2" [src/conv1.cpp:42]   --->   Operation 112 'getelementptr' 'conv1_weights_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln42_9 = add i13 %add_ln42, i13 %zext_ln42_1" [src/conv1.cpp:42]   --->   Operation 113 'add' 'add_ln42_9' <Predicate = (!icmp_ln14)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i13 %add_ln42_9" [src/conv1.cpp:42]   --->   Operation 114 'zext' 'zext_ln42_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%conv1_weights_addr_1 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_3" [src/conv1.cpp:42]   --->   Operation 115 'getelementptr' 'conv1_weights_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 116 [2/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:42]   --->   Operation 116 'load' 'conv1_weights_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_2 : Operation 117 [2/2] (1.23ns)   --->   "%conv1_weights_load_1 = load i13 %conv1_weights_addr_1" [src/conv1.cpp:42]   --->   Operation 117 'load' 'conv1_weights_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_2 : Operation 118 [1/1] (0.89ns)   --->   "%add_ln16_1 = add i20 %indvar_flatten15_load, i20 1" [src/conv1.cpp:16]   --->   Operation 118 'add' 'add_ln16_1' <Predicate = (!icmp_ln14)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.36ns)   --->   "%select_ln16_3 = select i1 %icmp_ln16, i20 1, i20 %add_ln16_1" [src/conv1.cpp:16]   --->   Operation 119 'select' 'select_ln16_3' <Predicate = (!icmp_ln14)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln14 = store i7 %select_ln14_1, i7 %out_feat" [src/conv1.cpp:14]   --->   Operation 120 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.42>
ST_2 : Operation 121 [1/1] (0.42ns)   --->   "%store_ln16 = store i20 %select_ln16_3, i20 %indvar_flatten15" [src/conv1.cpp:16]   --->   Operation 121 'store' 'store_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.42>
ST_2 : Operation 122 [1/1] (0.42ns)   --->   "%store_ln18 = store i8 %select_ln18_16, i8 %out_feat_x" [src/conv1.cpp:18]   --->   Operation 122 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.16>
ST_3 : Operation 123 [3/4] (5.62ns)   --->   "%x_assign_15_4 = sitodp i32 %zext_ln39" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 123 'sitodp' 'x_assign_15_4' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.39ns)   --->   "%select_ln14 = select i1 %icmp_ln16, i8 0, i8 %out_feat_y_2" [src/conv1.cpp:14]   --->   Operation 124 'select' 'select_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_1 = add i13 %mul_ln42, i13 18" [src/conv1.cpp:42]   --->   Operation 125 'add' 'add_ln42_1' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_2 = add i13 %mul_ln42, i13 27" [src/conv1.cpp:42]   --->   Operation 126 'add' 'add_ln42_2' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 127 [1/1] (0.76ns)   --->   "%add_ln16 = add i8 %select_ln14, i8 1" [src/conv1.cpp:16]   --->   Operation 127 'add' 'add_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%select_ln18_18_cast = zext i8 %select_ln18_16" [src/conv1.cpp:18]   --->   Operation 128 'zext' 'select_ln18_18_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln42_10 = add i13 %add_ln42_1, i13 %zext_ln42_1" [src/conv1.cpp:42]   --->   Operation 129 'add' 'add_ln42_10' <Predicate = (!icmp_ln14)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i13 %add_ln42_10" [src/conv1.cpp:42]   --->   Operation 130 'zext' 'zext_ln42_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%conv1_weights_addr_2 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_4" [src/conv1.cpp:42]   --->   Operation 131 'getelementptr' 'conv1_weights_addr_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln42_11 = add i13 %add_ln42_2, i13 %zext_ln42_1" [src/conv1.cpp:42]   --->   Operation 132 'add' 'add_ln42_11' <Predicate = (!icmp_ln14)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln42_5 = zext i13 %add_ln42_11" [src/conv1.cpp:42]   --->   Operation 133 'zext' 'zext_ln42_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%conv1_weights_addr_3 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_5" [src/conv1.cpp:42]   --->   Operation 134 'getelementptr' 'conv1_weights_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1432_2 = zext i4 %select_ln18_12" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40]   --->   Operation 135 'zext' 'zext_ln1432_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.76ns)   --->   "%add_ln1432_13 = add i9 %select_ln18_18_cast, i9 508" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40]   --->   Operation 136 'add' 'add_ln1432_13' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1432 = sext i9 %add_ln1432_13" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40]   --->   Operation 137 'sext' 'sext_ln1432' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.77ns)   --->   "%add_ln1432 = add i10 %sext_ln1432, i10 %zext_ln1432_2" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40]   --->   Operation 138 'add' 'add_ln1432' <Predicate = (!icmp_ln14)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1432_4 = sext i10 %add_ln1432" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40]   --->   Operation 139 'sext' 'sext_ln1432_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : [1/1] (0.72ns)   --->   Input mux for Operation 140 '%x_assign = sitodp i32 %sext_ln1432_4'
ST_3 : Operation 140 [4/4] (4.90ns)   --->   "%x_assign = sitodp i32 %sext_ln1432_4" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40]   --->   Operation 140 'sitodp' 'x_assign' <Predicate = (!icmp_ln14)> <Delay = 4.90> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 141 [1/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:42]   --->   Operation 141 'load' 'conv1_weights_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_3 : Operation 142 [1/2] (1.23ns)   --->   "%conv1_weights_load_1 = load i13 %conv1_weights_addr_1" [src/conv1.cpp:42]   --->   Operation 142 'load' 'conv1_weights_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_3 : Operation 143 [2/2] (1.23ns)   --->   "%conv1_weights_load_2 = load i13 %conv1_weights_addr_2" [src/conv1.cpp:42]   --->   Operation 143 'load' 'conv1_weights_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_3 : Operation 144 [2/2] (1.23ns)   --->   "%conv1_weights_load_3 = load i13 %conv1_weights_addr_3" [src/conv1.cpp:42]   --->   Operation 144 'load' 'conv1_weights_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>

State 4 <SV = 3> <Delay = 6.77>
ST_4 : Operation 145 [2/4] (5.62ns)   --->   "%x_assign_15_4 = sitodp i32 %zext_ln39" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 145 'sitodp' 'x_assign_15_4' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_3 = add i13 %mul_ln42, i13 36" [src/conv1.cpp:42]   --->   Operation 146 'add' 'add_ln42_3' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_4 = add i13 %mul_ln42, i13 45" [src/conv1.cpp:42]   --->   Operation 147 'add' 'add_ln42_4' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 148 [1/1] (0.39ns)   --->   "%select_ln16_1 = select i1 %and_ln14_1, i8 %add_ln16, i8 %select_ln14" [src/conv1.cpp:16]   --->   Operation 148 'select' 'select_ln16_1' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1432 = zext i8 %select_ln16_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 149 'zext' 'zext_ln1432' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln42_12 = add i13 %add_ln42_3, i13 %zext_ln42_1" [src/conv1.cpp:42]   --->   Operation 150 'add' 'add_ln42_12' <Predicate = (!icmp_ln14)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln42_6 = zext i13 %add_ln42_12" [src/conv1.cpp:42]   --->   Operation 151 'zext' 'zext_ln42_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%conv1_weights_addr_4 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_6" [src/conv1.cpp:42]   --->   Operation 152 'getelementptr' 'conv1_weights_addr_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln42_13 = add i13 %add_ln42_4, i13 %zext_ln42_1" [src/conv1.cpp:42]   --->   Operation 153 'add' 'add_ln42_13' <Predicate = (!icmp_ln14)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln42_7 = zext i13 %add_ln42_13" [src/conv1.cpp:42]   --->   Operation 154 'zext' 'zext_ln42_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%conv1_weights_addr_5 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_7" [src/conv1.cpp:42]   --->   Operation 155 'getelementptr' 'conv1_weights_addr_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 156 [3/4] (5.62ns)   --->   "%x_assign = sitodp i32 %sext_ln1432_4" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40]   --->   Operation 156 'sitodp' 'x_assign' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.76ns)   --->   "%add_ln1432_5 = add i9 %zext_ln1432, i9 508" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 157 'add' 'add_ln1432_5' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1432_5 = sext i9 %add_ln1432_5" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 158 'sext' 'sext_ln1432_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : [1/1] (0.72ns)   --->   Input mux for Operation 159 '%x_assign_s = sitodp i32 %sext_ln1432_5'
ST_4 : Operation 159 [4/4] (4.90ns)   --->   "%x_assign_s = sitodp i32 %sext_ln1432_5" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 159 'sitodp' 'x_assign_s' <Predicate = (!icmp_ln14)> <Delay = 4.90> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 160 [1/2] (1.23ns)   --->   "%conv1_weights_load_2 = load i13 %conv1_weights_addr_2" [src/conv1.cpp:42]   --->   Operation 160 'load' 'conv1_weights_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_4 : Operation 161 [1/2] (1.23ns)   --->   "%conv1_weights_load_3 = load i13 %conv1_weights_addr_3" [src/conv1.cpp:42]   --->   Operation 161 'load' 'conv1_weights_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_4 : Operation 162 [2/2] (1.23ns)   --->   "%conv1_weights_load_4 = load i13 %conv1_weights_addr_4" [src/conv1.cpp:42]   --->   Operation 162 'load' 'conv1_weights_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_4 : Operation 163 [2/2] (1.23ns)   --->   "%conv1_weights_load_5 = load i13 %conv1_weights_addr_5" [src/conv1.cpp:42]   --->   Operation 163 'load' 'conv1_weights_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_4 : Operation 164 [1/1] (0.42ns)   --->   "%store_ln16 = store i8 %select_ln16_1, i8 %out_feat_y" [src/conv1.cpp:16]   --->   Operation 164 'store' 'store_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 165 [1/4] (5.62ns)   --->   "%x_assign_15_4 = sitodp i32 %zext_ln39" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 165 'sitodp' 'x_assign_15_4' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 166 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.95ns)   --->   "%add_ln14_1 = add i26 %indvar_flatten48_load, i26 1" [src/conv1.cpp:14]   --->   Operation 167 'add' 'add_ln14_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_5 = add i13 %mul_ln42, i13 54" [src/conv1.cpp:42]   --->   Operation 168 'add' 'add_ln42_5' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_6 = add i13 %mul_ln42, i13 63" [src/conv1.cpp:42]   --->   Operation 169 'add' 'add_ln42_6' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_7 = add i13 %mul_ln42, i13 72" [src/conv1.cpp:42]   --->   Operation 170 'add' 'add_ln42_7' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 171 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln42_14 = add i13 %add_ln42_5, i13 %zext_ln42_1" [src/conv1.cpp:42]   --->   Operation 171 'add' 'add_ln42_14' <Predicate = (!icmp_ln14)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln42_8 = zext i13 %add_ln42_14" [src/conv1.cpp:42]   --->   Operation 172 'zext' 'zext_ln42_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%conv1_weights_addr_6 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_8" [src/conv1.cpp:42]   --->   Operation 173 'getelementptr' 'conv1_weights_addr_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln42_15 = add i13 %add_ln42_6, i13 %zext_ln42_1" [src/conv1.cpp:42]   --->   Operation 174 'add' 'add_ln42_15' <Predicate = (!icmp_ln14)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln42_9 = zext i13 %add_ln42_15" [src/conv1.cpp:42]   --->   Operation 175 'zext' 'zext_ln42_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%conv1_weights_addr_7 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_9" [src/conv1.cpp:42]   --->   Operation 176 'getelementptr' 'conv1_weights_addr_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln42_16 = add i13 %add_ln42_7, i13 %zext_ln42_1" [src/conv1.cpp:42]   --->   Operation 177 'add' 'add_ln42_16' <Predicate = (!icmp_ln14)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 178 [2/4] (5.62ns)   --->   "%x_assign = sitodp i32 %sext_ln1432_4" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40]   --->   Operation 178 'sitodp' 'x_assign' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 179 [3/4] (5.62ns)   --->   "%x_assign_s = sitodp i32 %sext_ln1432_5" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 179 'sitodp' 'x_assign_s' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.76ns)   --->   "%add_ln1432_6 = add i9 %zext_ln1432, i9 509" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 180 'add' 'add_ln1432_6' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1432_6 = sext i9 %add_ln1432_6" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 181 'sext' 'sext_ln1432_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : [1/1] (0.72ns)   --->   Input mux for Operation 182 '%x_assign_15_1 = sitodp i32 %sext_ln1432_6'
ST_5 : Operation 182 [4/4] (4.90ns)   --->   "%x_assign_15_1 = sitodp i32 %sext_ln1432_6" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 182 'sitodp' 'x_assign_15_1' <Predicate = (!icmp_ln14)> <Delay = 4.90> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 183 [1/2] (1.23ns)   --->   "%conv1_weights_load_4 = load i13 %conv1_weights_addr_4" [src/conv1.cpp:42]   --->   Operation 183 'load' 'conv1_weights_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_5 : Operation 184 [1/2] (1.23ns)   --->   "%conv1_weights_load_5 = load i13 %conv1_weights_addr_5" [src/conv1.cpp:42]   --->   Operation 184 'load' 'conv1_weights_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_5 : Operation 185 [2/2] (1.23ns)   --->   "%conv1_weights_load_6 = load i13 %conv1_weights_addr_6" [src/conv1.cpp:42]   --->   Operation 185 'load' 'conv1_weights_load_6' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_5 : Operation 186 [2/2] (1.23ns)   --->   "%conv1_weights_load_7 = load i13 %conv1_weights_addr_7" [src/conv1.cpp:42]   --->   Operation 186 'load' 'conv1_weights_load_7' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_5 : Operation 187 [1/1] (0.42ns)   --->   "%store_ln14 = store i26 %add_ln14_1, i26 %indvar_flatten48" [src/conv1.cpp:14]   --->   Operation 187 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln42_10 = zext i13 %add_ln42_16" [src/conv1.cpp:42]   --->   Operation 188 'zext' 'zext_ln42_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%conv1_weights_addr_8 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln42_10" [src/conv1.cpp:42]   --->   Operation 189 'getelementptr' 'conv1_weights_addr_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : Operation 190 [1/4] (5.62ns)   --->   "%x_assign = sitodp i32 %sext_ln1432_4" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40]   --->   Operation 190 'sitodp' 'x_assign' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (1.52ns)   --->   "%p_x_assign = call i64 @generic_fmax<double>, i64 %x_assign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40]   --->   Operation 191 'call' 'p_x_assign' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 192 [2/4] (5.62ns)   --->   "%x_assign_s = sitodp i32 %sext_ln1432_5" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 192 'sitodp' 'x_assign_s' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 193 [3/4] (5.62ns)   --->   "%x_assign_15_1 = sitodp i32 %sext_ln1432_6" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 193 'sitodp' 'x_assign_15_1' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.76ns)   --->   "%add_ln1432_7 = add i9 %zext_ln1432, i9 510" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 194 'add' 'add_ln1432_7' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln1432_7 = sext i9 %add_ln1432_7" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 195 'sext' 'sext_ln1432_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_6 : [1/1] (0.72ns)   --->   Input mux for Operation 196 '%x_assign_15_2 = sitodp i32 %sext_ln1432_7'
ST_6 : Operation 196 [4/4] (4.90ns)   --->   "%x_assign_15_2 = sitodp i32 %sext_ln1432_7" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 196 'sitodp' 'x_assign_15_2' <Predicate = (!icmp_ln14)> <Delay = 4.90> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 197 [1/2] (1.23ns)   --->   "%conv1_weights_load_6 = load i13 %conv1_weights_addr_6" [src/conv1.cpp:42]   --->   Operation 197 'load' 'conv1_weights_load_6' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_6 : Operation 198 [1/2] (1.23ns)   --->   "%conv1_weights_load_7 = load i13 %conv1_weights_addr_7" [src/conv1.cpp:42]   --->   Operation 198 'load' 'conv1_weights_load_7' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_6 : Operation 199 [2/2] (1.23ns)   --->   "%conv1_weights_load_8 = load i13 %conv1_weights_addr_8" [src/conv1.cpp:42]   --->   Operation 199 'load' 'conv1_weights_load_8' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 200 [1/1] (1.52ns)   --->   "%dc = call i64 @generic_fmin<double>, i64 %p_x_assign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv1.cpp:40]   --->   Operation 200 'call' 'dc' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%data = bitcast i64 %dc" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 201 'bitcast' 'data' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 202 'bitselect' 'xs_sign' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 203 'partselect' 'xs_exp' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln534 = trunc i64 %data" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 204 'trunc' 'trunc_ln534' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 205 'bitconcatenate' 'mantissa' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 206 'zext' 'zext_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %xs_exp" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 207 'zext' 'zext_ln515' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.79ns)   --->   "%add_ln515 = add i12 %zext_ln515, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 208 'add' 'add_ln515' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 209 'bitselect' 'tmp_40' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.79ns)   --->   "%sub_ln18 = sub i11 1023, i11 %xs_exp" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 210 'sub' 'sub_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i11 %sub_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 211 'sext' 'sext_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.37ns)   --->   "%select_ln18 = select i1 %tmp_40, i12 %sext_ln18, i12 %add_ln515" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 212 'select' 'select_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln18_12 = sext i12 %select_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 213 'sext' 'sext_ln18_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_12" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 214 'zext' 'zext_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (1.50ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 215 'lshr' 'lshr_ln18' <Predicate = (!icmp_ln14)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 216 'bitselect' 'tmp_41' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 217 [1/4] (5.62ns)   --->   "%x_assign_s = sitodp i32 %sext_ln1432_5" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 217 'sitodp' 'x_assign_s' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 218 [1/1] (1.52ns)   --->   "%p_x_assign_5 = call i64 @generic_fmax<double>, i64 %x_assign_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 218 'call' 'p_x_assign_5' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 219 [2/4] (5.62ns)   --->   "%x_assign_15_1 = sitodp i32 %sext_ln1432_6" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 219 'sitodp' 'x_assign_15_1' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 220 [3/4] (5.62ns)   --->   "%x_assign_15_2 = sitodp i32 %sext_ln1432_7" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 220 'sitodp' 'x_assign_15_2' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (0.76ns)   --->   "%add_ln1432_8 = add i9 %zext_ln1432, i9 511" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 221 'add' 'add_ln1432_8' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1432_8 = sext i9 %add_ln1432_8" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 222 'sext' 'sext_ln1432_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : [1/1] (0.72ns)   --->   Input mux for Operation 223 '%x_assign_15_3 = sitodp i32 %sext_ln1432_8'
ST_7 : Operation 223 [4/4] (4.90ns)   --->   "%x_assign_15_3 = sitodp i32 %sext_ln1432_8" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 223 'sitodp' 'x_assign_15_3' <Predicate = (!icmp_ln14)> <Delay = 4.90> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 224 [1/2] (1.23ns)   --->   "%conv1_weights_load_8 = load i13 %conv1_weights_addr_8" [src/conv1.cpp:42]   --->   Operation 224 'load' 'conv1_weights_load_8' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i8 %add_ln16" [src/conv1.cpp:39]   --->   Operation 225 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln14 & and_ln14_1)> <Delay = 0.00>
ST_8 : [1/1] (0.72ns)   --->   Input mux for Operation 226 '%x_assign_15_4_mid1 = sitodp i32 %zext_ln39_1'
ST_8 : Operation 226 [4/4] (4.89ns)   --->   "%x_assign_15_4_mid1 = sitodp i32 %zext_ln39_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 226 'sitodp' 'x_assign_15_4_mid1' <Predicate = (!icmp_ln14 & and_ln14_1)> <Delay = 4.89> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 227 [1/1] (1.50ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 227 'shl' 'shl_ln18' <Predicate = (!icmp_ln14 & !tmp_40)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i1 %tmp_41" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 228 'zext' 'zext_ln21' <Predicate = (!icmp_ln14 & tmp_40)> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i137.i32.i32, i137 %shl_ln18, i32 53, i32 68" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 229 'partselect' 'tmp_s' <Predicate = (!icmp_ln14 & !tmp_40)> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.35ns)   --->   "%val = select i1 %tmp_40, i16 %zext_ln21, i16 %tmp_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 230 'select' 'val' <Predicate = (!icmp_ln14)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 231 [1/1] (0.85ns)   --->   "%result_10 = sub i16 0, i16 %val" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 231 'sub' 'result_10' <Predicate = (!icmp_ln14 & xs_sign)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 232 [1/1] (0.35ns)   --->   "%result = select i1 %xs_sign, i16 %result_10, i16 %val" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:40]   --->   Operation 232 'select' 'result' <Predicate = (!icmp_ln14)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 233 [1/1] (1.52ns)   --->   "%x_assign_1 = call i64 @generic_fmin<double>, i64 %p_x_assign_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv1.cpp:39]   --->   Operation 233 'call' 'x_assign_1' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 234 [1/4] (5.62ns)   --->   "%x_assign_15_1 = sitodp i32 %sext_ln1432_6" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 234 'sitodp' 'x_assign_15_1' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 235 [1/1] (1.52ns)   --->   "%p_x_assign_5_1 = call i64 @generic_fmax<double>, i64 %x_assign_15_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 235 'call' 'p_x_assign_5_1' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 236 [2/4] (5.62ns)   --->   "%x_assign_15_2 = sitodp i32 %sext_ln1432_7" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 236 'sitodp' 'x_assign_15_2' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 237 [3/4] (5.62ns)   --->   "%x_assign_15_3 = sitodp i32 %sext_ln1432_8" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 237 'sitodp' 'x_assign_15_3' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.14>
ST_9 : Operation 238 [3/4] (5.62ns)   --->   "%x_assign_15_4_mid1 = sitodp i32 %zext_ln39_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 238 'sitodp' 'x_assign_15_4_mid1' <Predicate = (!icmp_ln14 & and_ln14_1)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%bitcast_ln488 = bitcast i64 %x_assign_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 239 'bitcast' 'bitcast_ln488' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 240 'bitselect' 'tmp_42' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%xs_exp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 241 'partselect' 'xs_exp_s' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln534_8 = trunc i64 %bitcast_ln488" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 242 'trunc' 'trunc_ln534_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln515_11_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_8, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 243 'bitconcatenate' 'zext_ln515_11_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln515_11 = zext i54 %zext_ln515_11_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 244 'zext' 'zext_ln515_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln515_12 = zext i11 %xs_exp_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 245 'zext' 'zext_ln515_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.79ns)   --->   "%add_ln515_6 = add i12 %zext_ln515_12, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 246 'add' 'add_ln515_6' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_6, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 247 'bitselect' 'tmp_43' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.79ns)   --->   "%sub_ln18_6 = sub i11 1023, i11 %xs_exp_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 248 'sub' 'sub_ln18_6' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln18_13 = sext i11 %sub_ln18_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 249 'sext' 'sext_ln18_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.37ns)   --->   "%select_ln18_13 = select i1 %tmp_43, i12 %sext_ln18_13, i12 %add_ln515_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 250 'select' 'select_ln18_13' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln18_14 = sext i12 %select_ln18_13" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 251 'sext' 'sext_ln18_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i32 %sext_ln18_14" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 252 'zext' 'zext_ln18_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (1.50ns)   --->   "%lshr_ln18_6 = lshr i137 %zext_ln515_11, i137 %zext_ln18_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 253 'lshr' 'lshr_ln18_6' <Predicate = (!icmp_ln14)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_6, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 254 'bitselect' 'tmp_44' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (1.52ns)   --->   "%x_assign_19_1 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv1.cpp:39]   --->   Operation 255 'call' 'x_assign_19_1' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 256 [1/4] (5.62ns)   --->   "%x_assign_15_2 = sitodp i32 %sext_ln1432_7" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 256 'sitodp' 'x_assign_15_2' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 257 [1/1] (1.52ns)   --->   "%p_x_assign_5_2 = call i64 @generic_fmax<double>, i64 %x_assign_15_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 257 'call' 'p_x_assign_5_2' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 258 [2/4] (5.62ns)   --->   "%x_assign_15_3 = sitodp i32 %sext_ln1432_8" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 258 'sitodp' 'x_assign_15_3' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 259 [1/1] (0.76ns)   --->   "%add_ln1432_9 = add i8 %select_ln16_1, i8 1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 259 'add' 'add_ln1432_9' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln1432_3 = zext i8 %add_ln1432_9" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 260 'zext' 'zext_ln1432_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : [1/1] (0.72ns)   --->   Input mux for Operation 261 '%x_assign_15_5 = sitodp i32 %zext_ln1432_3'
ST_9 : Operation 261 [4/4] (4.89ns)   --->   "%x_assign_15_5 = sitodp i32 %zext_ln1432_3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 261 'sitodp' 'x_assign_15_5' <Predicate = (!icmp_ln14)> <Delay = 4.89> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.14>
ST_10 : Operation 262 [2/4] (5.62ns)   --->   "%x_assign_15_4_mid1 = sitodp i32 %zext_ln39_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 262 'sitodp' 'x_assign_15_4_mid1' <Predicate = (!icmp_ln14 & and_ln14_1)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 263 [1/1] (1.50ns)   --->   "%shl_ln18_6 = shl i137 %zext_ln515_11, i137 %zext_ln18_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 263 'shl' 'shl_ln18_6' <Predicate = (!icmp_ln14 & !tmp_43)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i1 %tmp_44" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 264 'zext' 'zext_ln21_6' <Predicate = (!icmp_ln14 & tmp_43)> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_6, i32 53, i32 60" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 265 'partselect' 'tmp_15' <Predicate = (!icmp_ln14 & !tmp_43)> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.39ns)   --->   "%select_ln18_20 = select i1 %tmp_43, i8 %zext_ln21_6, i8 %tmp_15" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 266 'select' 'select_ln18_20' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 267 [1/1] (0.76ns)   --->   "%sub_ln59 = sub i8 0, i8 %select_ln18_20" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 267 'sub' 'sub_ln59' <Predicate = (!icmp_ln14 & tmp_42)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [1/1] (0.39ns)   --->   "%select_ln59 = select i1 %tmp_42, i8 %sub_ln59, i8 %select_ln18_20" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 268 'select' 'select_ln59' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln42_11 = zext i8 %select_ln59" [src/conv1.cpp:42]   --->   Operation 269 'zext' 'zext_ln42_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59, i8 0" [src/conv1.cpp:42]   --->   Operation 270 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42 = sub i16 %tmp_16, i16 %zext_ln42_11" [src/conv1.cpp:42]   --->   Operation 271 'sub' 'sub_ln42' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 272 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln42_17 = add i16 %sub_ln42, i16 %result" [src/conv1.cpp:42]   --->   Operation 272 'add' 'add_ln42_17' <Predicate = (!icmp_ln14)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln42_12 = zext i16 %add_ln42_17" [src/conv1.cpp:42]   --->   Operation 273 'zext' 'zext_ln42_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_12" [src/conv1.cpp:42]   --->   Operation 274 'getelementptr' 'input_ftmap_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : Operation 275 [2/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:42]   --->   Operation 275 'load' 'input_ftmap_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_10 : Operation 276 [1/1] (1.52ns)   --->   "%x_assign_19_2 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv1.cpp:39]   --->   Operation 276 'call' 'x_assign_19_2' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 277 [1/4] (5.62ns)   --->   "%x_assign_15_3 = sitodp i32 %sext_ln1432_8" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 277 'sitodp' 'x_assign_15_3' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 278 [1/1] (1.52ns)   --->   "%p_x_assign_5_3 = call i64 @generic_fmax<double>, i64 %x_assign_15_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 278 'call' 'p_x_assign_5_3' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 279 [3/4] (5.62ns)   --->   "%x_assign_15_5 = sitodp i32 %zext_ln1432_3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 279 'sitodp' 'x_assign_15_5' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 280 [1/1] (0.76ns)   --->   "%add_ln1432_10 = add i9 %zext_ln1432, i9 2" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 280 'add' 'add_ln1432_10' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln1432_4 = zext i9 %add_ln1432_10" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 281 'zext' 'zext_ln1432_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_10 : [1/1] (0.72ns)   --->   Input mux for Operation 282 '%x_assign_15_6 = sitodp i32 %zext_ln1432_4'
ST_10 : Operation 282 [4/4] (4.89ns)   --->   "%x_assign_15_6 = sitodp i32 %zext_ln1432_4" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 282 'sitodp' 'x_assign_15_6' <Predicate = (!icmp_ln14)> <Delay = 4.89> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln16_2)   --->   "%select_ln14_2 = select i1 %icmp_ln16, i64 0, i64 %x_assign_15_4" [src/conv1.cpp:14]   --->   Operation 283 'select' 'select_ln14_2' <Predicate = (!icmp_ln14 & !and_ln14_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 284 [1/4] (5.62ns)   --->   "%x_assign_15_4_mid1 = sitodp i32 %zext_ln39_1" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 284 'sitodp' 'x_assign_15_4_mid1' <Predicate = (!icmp_ln14 & and_ln14_1)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 285 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln16_2 = select i1 %and_ln14_1, i64 %x_assign_15_4_mid1, i64 %select_ln14_2" [src/conv1.cpp:16]   --->   Operation 285 'select' 'select_ln16_2' <Predicate = (!icmp_ln14)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 286 [1/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:42]   --->   Operation 286 'load' 'input_ftmap_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%bitcast_ln488_3 = bitcast i64 %x_assign_19_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 287 'bitcast' 'bitcast_ln488_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_3, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 288 'bitselect' 'tmp_45' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%xs_exp_3_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_3, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 289 'partselect' 'xs_exp_3_s' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln534_9 = trunc i64 %bitcast_ln488_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 290 'trunc' 'trunc_ln534_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln515_13_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_9, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 291 'bitconcatenate' 'zext_ln515_13_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln515_13 = zext i54 %zext_ln515_13_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 292 'zext' 'zext_ln515_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln515_14 = zext i11 %xs_exp_3_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 293 'zext' 'zext_ln515_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.79ns)   --->   "%add_ln515_7 = add i12 %zext_ln515_14, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 294 'add' 'add_ln515_7' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_7, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 295 'bitselect' 'tmp_46' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (0.79ns)   --->   "%sub_ln18_7 = sub i11 1023, i11 %xs_exp_3_s" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 296 'sub' 'sub_ln18_7' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln18_15 = sext i11 %sub_ln18_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 297 'sext' 'sext_ln18_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.37ns)   --->   "%select_ln18_15 = select i1 %tmp_46, i12 %sext_ln18_15, i12 %add_ln515_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 298 'select' 'select_ln18_15' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln18_16 = sext i12 %select_ln18_15" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 299 'sext' 'sext_ln18_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i32 %sext_ln18_16" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 300 'zext' 'zext_ln18_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (1.50ns)   --->   "%lshr_ln18_7 = lshr i137 %zext_ln515_13, i137 %zext_ln18_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 301 'lshr' 'lshr_ln18_7' <Predicate = (!icmp_ln14)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_7, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 302 'bitselect' 'tmp_47' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (1.52ns)   --->   "%x_assign_19_3 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv1.cpp:39]   --->   Operation 303 'call' 'x_assign_19_3' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 304 [2/4] (5.62ns)   --->   "%x_assign_15_5 = sitodp i32 %zext_ln1432_3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 304 'sitodp' 'x_assign_15_5' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 305 [3/4] (5.62ns)   --->   "%x_assign_15_6 = sitodp i32 %zext_ln1432_4" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 305 'sitodp' 'x_assign_15_6' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 306 [1/1] (0.76ns)   --->   "%add_ln1432_11 = add i9 %zext_ln1432, i9 3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 306 'add' 'add_ln1432_11' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln1432_5 = zext i9 %add_ln1432_11" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 307 'zext' 'zext_ln1432_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_11 : [1/1] (0.72ns)   --->   Input mux for Operation 308 '%x_assign_15_7 = sitodp i32 %zext_ln1432_5'
ST_11 : Operation 308 [4/4] (4.89ns)   --->   "%x_assign_15_7 = sitodp i32 %zext_ln1432_5" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 308 'sitodp' 'x_assign_15_7' <Predicate = (!icmp_ln14)> <Delay = 4.89> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%bitcast_ln42 = bitcast i32 %conv1_weights_load" [src/conv1.cpp:42]   --->   Operation 309 'bitcast' 'bitcast_ln42' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%bitcast_ln42_1 = bitcast i32 %input_ftmap_load" [src/conv1.cpp:42]   --->   Operation 310 'bitcast' 'bitcast_ln42_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : [1/1] (1.27ns)   --->   Input mux for Operation 311 '%mul = fmul i32 %bitcast_ln42, i32 %bitcast_ln42_1'
ST_12 : Operation 311 [3/3] (5.73ns)   --->   "%mul = fmul i32 %bitcast_ln42, i32 %bitcast_ln42_1" [src/conv1.cpp:42]   --->   Operation 311 'fmul' 'mul' <Predicate = (!icmp_ln14)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 312 [1/1] (1.50ns)   --->   "%shl_ln18_7 = shl i137 %zext_ln515_13, i137 %zext_ln18_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 312 'shl' 'shl_ln18_7' <Predicate = (!icmp_ln14 & !tmp_46)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i1 %tmp_47" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 313 'zext' 'zext_ln21_7' <Predicate = (!icmp_ln14 & tmp_46)> <Delay = 0.00>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_7, i32 53, i32 60" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 314 'partselect' 'tmp_17' <Predicate = (!icmp_ln14 & !tmp_46)> <Delay = 0.00>
ST_12 : Operation 315 [1/1] (0.39ns)   --->   "%select_ln18_22 = select i1 %tmp_46, i8 %zext_ln21_7, i8 %tmp_17" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 315 'select' 'select_ln18_22' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (0.76ns)   --->   "%sub_ln59_5 = sub i8 0, i8 %select_ln18_22" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 316 'sub' 'sub_ln59_5' <Predicate = (!icmp_ln14 & tmp_45)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [1/1] (0.39ns)   --->   "%select_ln59_5 = select i1 %tmp_45, i8 %sub_ln59_5, i8 %select_ln18_22" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 317 'select' 'select_ln59_5' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln42_13 = zext i8 %select_ln59_5" [src/conv1.cpp:42]   --->   Operation 318 'zext' 'zext_ln42_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_5, i8 0" [src/conv1.cpp:42]   --->   Operation 319 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_1 = sub i16 %tmp_18, i16 %zext_ln42_13" [src/conv1.cpp:42]   --->   Operation 320 'sub' 'sub_ln42_1' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 321 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln42_18 = add i16 %sub_ln42_1, i16 %result" [src/conv1.cpp:42]   --->   Operation 321 'add' 'add_ln42_18' <Predicate = (!icmp_ln14)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln42_14 = zext i16 %add_ln42_18" [src/conv1.cpp:42]   --->   Operation 322 'zext' 'zext_ln42_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%input_ftmap_addr_1 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_14" [src/conv1.cpp:42]   --->   Operation 323 'getelementptr' 'input_ftmap_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 324 [2/2] (1.23ns)   --->   "%input_ftmap_load_1 = load i16 %input_ftmap_addr_1" [src/conv1.cpp:42]   --->   Operation 324 'load' 'input_ftmap_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_12 : Operation 325 [1/1] (1.52ns)   --->   "%p_x_assign_5_4 = call i64 @generic_fmax<double>, i64 %select_ln16_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 325 'call' 'p_x_assign_5_4' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 326 [1/1] (1.52ns)   --->   "%x_assign_19_4 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv1.cpp:39]   --->   Operation 326 'call' 'x_assign_19_4' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 327 [1/4] (5.62ns)   --->   "%x_assign_15_5 = sitodp i32 %zext_ln1432_3" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 327 'sitodp' 'x_assign_15_5' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 328 [2/4] (5.62ns)   --->   "%x_assign_15_6 = sitodp i32 %zext_ln1432_4" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 328 'sitodp' 'x_assign_15_6' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 329 [3/4] (5.62ns)   --->   "%x_assign_15_7 = sitodp i32 %zext_ln1432_5" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 329 'sitodp' 'x_assign_15_7' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 330 [1/1] (0.76ns)   --->   "%add_ln1432_12 = add i9 %zext_ln1432, i9 4" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 330 'add' 'add_ln1432_12' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln1432_6 = zext i9 %add_ln1432_12" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 331 'zext' 'zext_ln1432_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_12 : [1/1] (0.72ns)   --->   Input mux for Operation 332 '%x_assign_15_8 = sitodp i32 %zext_ln1432_6'
ST_12 : Operation 332 [4/4] (4.89ns)   --->   "%x_assign_15_8 = sitodp i32 %zext_ln1432_6" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 332 'sitodp' 'x_assign_15_8' <Predicate = (!icmp_ln14)> <Delay = 4.89> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 333 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln42, i32 %bitcast_ln42_1" [src/conv1.cpp:42]   --->   Operation 333 'fmul' 'mul' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 334 [1/2] (1.23ns)   --->   "%input_ftmap_load_1 = load i16 %input_ftmap_addr_1" [src/conv1.cpp:42]   --->   Operation 334 'load' 'input_ftmap_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln488_4 = bitcast i64 %x_assign_19_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 335 'bitcast' 'bitcast_ln488_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_4, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 336 'bitselect' 'tmp_48' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 337 [1/1] (0.00ns)   --->   "%xs_exp_3_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_4, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 337 'partselect' 'xs_exp_3_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln534_10 = trunc i64 %bitcast_ln488_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 338 'trunc' 'trunc_ln534_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln515_15_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_10, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 339 'bitconcatenate' 'zext_ln515_15_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln515_15 = zext i54 %zext_ln515_15_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 340 'zext' 'zext_ln515_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln515_16 = zext i11 %xs_exp_3_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 341 'zext' 'zext_ln515_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 342 [1/1] (0.79ns)   --->   "%add_ln515_8 = add i12 %zext_ln515_16, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 342 'add' 'add_ln515_8' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_8, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 343 'bitselect' 'tmp_49' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.79ns)   --->   "%sub_ln18_8 = sub i11 1023, i11 %xs_exp_3_1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 344 'sub' 'sub_ln18_8' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln18_17 = sext i11 %sub_ln18_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 345 'sext' 'sext_ln18_17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 346 [1/1] (0.37ns)   --->   "%select_ln18_17 = select i1 %tmp_49, i12 %sext_ln18_17, i12 %add_ln515_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 346 'select' 'select_ln18_17' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln18_18 = sext i12 %select_ln18_17" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 347 'sext' 'sext_ln18_18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i32 %sext_ln18_18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 348 'zext' 'zext_ln18_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (1.50ns)   --->   "%lshr_ln18_8 = lshr i137 %zext_ln515_15, i137 %zext_ln18_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 349 'lshr' 'lshr_ln18_8' <Predicate = (!icmp_ln14)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_8, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 350 'bitselect' 'tmp_50' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_13 : Operation 351 [1/1] (1.52ns)   --->   "%p_x_assign_5_5 = call i64 @generic_fmax<double>, i64 %x_assign_15_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 351 'call' 'p_x_assign_5_5' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 352 [1/1] (1.52ns)   --->   "%x_assign_19_5 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv1.cpp:39]   --->   Operation 352 'call' 'x_assign_19_5' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 353 [1/4] (5.62ns)   --->   "%x_assign_15_6 = sitodp i32 %zext_ln1432_4" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 353 'sitodp' 'x_assign_15_6' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 354 [2/4] (5.62ns)   --->   "%x_assign_15_7 = sitodp i32 %zext_ln1432_5" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 354 'sitodp' 'x_assign_15_7' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 355 [3/4] (5.62ns)   --->   "%x_assign_15_8 = sitodp i32 %zext_ln1432_6" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 355 'sitodp' 'x_assign_15_8' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 356 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln42, i32 %bitcast_ln42_1" [src/conv1.cpp:42]   --->   Operation 356 'fmul' 'mul' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 357 [1/1] (0.00ns)   --->   "%bitcast_ln42_9 = bitcast i32 %conv1_weights_load_1" [src/conv1.cpp:42]   --->   Operation 357 'bitcast' 'bitcast_ln42_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%bitcast_ln42_10 = bitcast i32 %input_ftmap_load_1" [src/conv1.cpp:42]   --->   Operation 358 'bitcast' 'bitcast_ln42_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : [1/1] (1.27ns)   --->   Input mux for Operation 359 '%mul_1 = fmul i32 %bitcast_ln42_9, i32 %bitcast_ln42_10'
ST_14 : Operation 359 [3/3] (5.73ns)   --->   "%mul_1 = fmul i32 %bitcast_ln42_9, i32 %bitcast_ln42_10" [src/conv1.cpp:42]   --->   Operation 359 'fmul' 'mul_1' <Predicate = (!icmp_ln14)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 360 [1/1] (1.50ns)   --->   "%shl_ln18_8 = shl i137 %zext_ln515_15, i137 %zext_ln18_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 360 'shl' 'shl_ln18_8' <Predicate = (!icmp_ln14 & !tmp_49)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln21_8 = zext i1 %tmp_50" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 361 'zext' 'zext_ln21_8' <Predicate = (!icmp_ln14 & tmp_49)> <Delay = 0.00>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_8, i32 53, i32 60" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 362 'partselect' 'tmp_19' <Predicate = (!icmp_ln14 & !tmp_49)> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.39ns)   --->   "%select_ln18_24 = select i1 %tmp_49, i8 %zext_ln21_8, i8 %tmp_19" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 363 'select' 'select_ln18_24' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 364 [1/1] (0.76ns)   --->   "%sub_ln59_6 = sub i8 0, i8 %select_ln18_24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 364 'sub' 'sub_ln59_6' <Predicate = (!icmp_ln14 & tmp_48)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 365 [1/1] (0.39ns)   --->   "%select_ln59_6 = select i1 %tmp_48, i8 %sub_ln59_6, i8 %select_ln18_24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 365 'select' 'select_ln59_6' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln42_15 = zext i8 %select_ln59_6" [src/conv1.cpp:42]   --->   Operation 366 'zext' 'zext_ln42_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_6, i8 0" [src/conv1.cpp:42]   --->   Operation 367 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_2 = sub i16 %tmp_20, i16 %zext_ln42_15" [src/conv1.cpp:42]   --->   Operation 368 'sub' 'sub_ln42_2' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 369 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln42_19 = add i16 %sub_ln42_2, i16 %result" [src/conv1.cpp:42]   --->   Operation 369 'add' 'add_ln42_19' <Predicate = (!icmp_ln14)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln42_16 = zext i16 %add_ln42_19" [src/conv1.cpp:42]   --->   Operation 370 'zext' 'zext_ln42_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 371 [1/1] (0.00ns)   --->   "%input_ftmap_addr_2 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_16" [src/conv1.cpp:42]   --->   Operation 371 'getelementptr' 'input_ftmap_addr_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_14 : Operation 372 [2/2] (1.23ns)   --->   "%input_ftmap_load_2 = load i16 %input_ftmap_addr_2" [src/conv1.cpp:42]   --->   Operation 372 'load' 'input_ftmap_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_14 : Operation 373 [1/1] (1.52ns)   --->   "%p_x_assign_5_6 = call i64 @generic_fmax<double>, i64 %x_assign_15_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 373 'call' 'p_x_assign_5_6' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 374 [1/1] (1.52ns)   --->   "%x_assign_19_6 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv1.cpp:39]   --->   Operation 374 'call' 'x_assign_19_6' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 375 [1/4] (5.62ns)   --->   "%x_assign_15_7 = sitodp i32 %zext_ln1432_5" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 375 'sitodp' 'x_assign_15_7' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 376 [2/4] (5.62ns)   --->   "%x_assign_15_8 = sitodp i32 %zext_ln1432_6" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 376 'sitodp' 'x_assign_15_8' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 377 [1/1] (0.00ns)   --->   "%convolution_load = load i32 %convolution" [src/conv1.cpp:18]   --->   Operation 377 'load' 'convolution_load' <Predicate = (!icmp_ln14 & !or_ln18_15)> <Delay = 0.00>
ST_15 : Operation 378 [1/1] (0.44ns)   --->   "%select_ln18_14 = select i1 %or_ln18_15, i32 0, i32 %convolution_load" [src/conv1.cpp:18]   --->   Operation 378 'select' 'select_ln18_14' <Predicate = (!icmp_ln14)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : [1/1] (1.30ns)   --->   Input mux for Operation 379 '%convolution2 = fadd i32 %select_ln18_14, i32 %mul'
ST_15 : Operation 379 [4/4] (5.13ns)   --->   "%convolution2 = fadd i32 %select_ln18_14, i32 %mul" [src/conv1.cpp:42]   --->   Operation 379 'fadd' 'convolution2' <Predicate = (!icmp_ln14)> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 380 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln42_9, i32 %bitcast_ln42_10" [src/conv1.cpp:42]   --->   Operation 380 'fmul' 'mul_1' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 381 [1/2] (1.23ns)   --->   "%input_ftmap_load_2 = load i16 %input_ftmap_addr_2" [src/conv1.cpp:42]   --->   Operation 381 'load' 'input_ftmap_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_15 : Operation 382 [1/1] (0.00ns)   --->   "%bitcast_ln488_5 = bitcast i64 %x_assign_19_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 382 'bitcast' 'bitcast_ln488_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_5, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 383 'bitselect' 'tmp_51' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 384 [1/1] (0.00ns)   --->   "%xs_exp_3_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_5, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 384 'partselect' 'xs_exp_3_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln534_11 = trunc i64 %bitcast_ln488_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 385 'trunc' 'trunc_ln534_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln515_17_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_11, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 386 'bitconcatenate' 'zext_ln515_17_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln515_17 = zext i54 %zext_ln515_17_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 387 'zext' 'zext_ln515_17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln515_18 = zext i11 %xs_exp_3_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 388 'zext' 'zext_ln515_18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 389 [1/1] (0.79ns)   --->   "%add_ln515_9 = add i12 %zext_ln515_18, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 389 'add' 'add_ln515_9' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_9, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 390 'bitselect' 'tmp_52' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 391 [1/1] (0.79ns)   --->   "%sub_ln18_9 = sub i11 1023, i11 %xs_exp_3_2" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 391 'sub' 'sub_ln18_9' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln18_19 = sext i11 %sub_ln18_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 392 'sext' 'sext_ln18_19' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 393 [1/1] (0.37ns)   --->   "%select_ln18_19 = select i1 %tmp_52, i12 %sext_ln18_19, i12 %add_ln515_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 393 'select' 'select_ln18_19' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln18_20 = sext i12 %select_ln18_19" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 394 'sext' 'sext_ln18_20' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i32 %sext_ln18_20" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 395 'zext' 'zext_ln18_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 396 [1/1] (1.50ns)   --->   "%lshr_ln18_9 = lshr i137 %zext_ln515_17, i137 %zext_ln18_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 396 'lshr' 'lshr_ln18_9' <Predicate = (!icmp_ln14)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_9, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 397 'bitselect' 'tmp_53' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_15 : Operation 398 [1/1] (1.52ns)   --->   "%p_x_assign_5_7 = call i64 @generic_fmax<double>, i64 %x_assign_15_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 398 'call' 'p_x_assign_5_7' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 399 [1/1] (1.52ns)   --->   "%x_assign_19_7 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv1.cpp:39]   --->   Operation 399 'call' 'x_assign_19_7' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 400 [1/4] (5.62ns)   --->   "%x_assign_15_8 = sitodp i32 %zext_ln1432_6" [C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 400 'sitodp' 'x_assign_15_8' <Predicate = (!icmp_ln14)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 401 [3/4] (6.43ns)   --->   "%convolution2 = fadd i32 %select_ln18_14, i32 %mul" [src/conv1.cpp:42]   --->   Operation 401 'fadd' 'convolution2' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 402 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln42_9, i32 %bitcast_ln42_10" [src/conv1.cpp:42]   --->   Operation 402 'fmul' 'mul_1' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 403 [1/1] (0.00ns)   --->   "%bitcast_ln42_2 = bitcast i32 %conv1_weights_load_2" [src/conv1.cpp:42]   --->   Operation 403 'bitcast' 'bitcast_ln42_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 404 [1/1] (0.00ns)   --->   "%bitcast_ln42_11 = bitcast i32 %input_ftmap_load_2" [src/conv1.cpp:42]   --->   Operation 404 'bitcast' 'bitcast_ln42_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : [1/1] (1.27ns)   --->   Input mux for Operation 405 '%mul_2 = fmul i32 %bitcast_ln42_2, i32 %bitcast_ln42_11'
ST_16 : Operation 405 [3/3] (5.73ns)   --->   "%mul_2 = fmul i32 %bitcast_ln42_2, i32 %bitcast_ln42_11" [src/conv1.cpp:42]   --->   Operation 405 'fmul' 'mul_2' <Predicate = (!icmp_ln14)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 406 [1/1] (1.50ns)   --->   "%shl_ln18_9 = shl i137 %zext_ln515_17, i137 %zext_ln18_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 406 'shl' 'shl_ln18_9' <Predicate = (!icmp_ln14 & !tmp_52)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln21_9 = zext i1 %tmp_53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 407 'zext' 'zext_ln21_9' <Predicate = (!icmp_ln14 & tmp_52)> <Delay = 0.00>
ST_16 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_9, i32 53, i32 60" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 408 'partselect' 'tmp_21' <Predicate = (!icmp_ln14 & !tmp_52)> <Delay = 0.00>
ST_16 : Operation 409 [1/1] (0.39ns)   --->   "%select_ln18_26 = select i1 %tmp_52, i8 %zext_ln21_9, i8 %tmp_21" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 409 'select' 'select_ln18_26' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 410 [1/1] (0.76ns)   --->   "%sub_ln59_7 = sub i8 0, i8 %select_ln18_26" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 410 'sub' 'sub_ln59_7' <Predicate = (!icmp_ln14 & tmp_51)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 411 [1/1] (0.39ns)   --->   "%select_ln59_7 = select i1 %tmp_51, i8 %sub_ln59_7, i8 %select_ln18_26" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 411 'select' 'select_ln59_7' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln42_17 = zext i8 %select_ln59_7" [src/conv1.cpp:42]   --->   Operation 412 'zext' 'zext_ln42_17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_7, i8 0" [src/conv1.cpp:42]   --->   Operation 413 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_3 = sub i16 %tmp_22, i16 %zext_ln42_17" [src/conv1.cpp:42]   --->   Operation 414 'sub' 'sub_ln42_3' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 415 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln42_20 = add i16 %sub_ln42_3, i16 %result" [src/conv1.cpp:42]   --->   Operation 415 'add' 'add_ln42_20' <Predicate = (!icmp_ln14)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln42_18 = zext i16 %add_ln42_20" [src/conv1.cpp:42]   --->   Operation 416 'zext' 'zext_ln42_18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 417 [1/1] (0.00ns)   --->   "%input_ftmap_addr_3 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_18" [src/conv1.cpp:42]   --->   Operation 417 'getelementptr' 'input_ftmap_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_16 : Operation 418 [2/2] (1.23ns)   --->   "%input_ftmap_load_3 = load i16 %input_ftmap_addr_3" [src/conv1.cpp:42]   --->   Operation 418 'load' 'input_ftmap_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_16 : Operation 419 [1/1] (1.52ns)   --->   "%p_x_assign_5_8 = call i64 @generic_fmax<double>, i64 %x_assign_15_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39]   --->   Operation 419 'call' 'p_x_assign_5_8' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 420 [1/1] (1.52ns)   --->   "%x_assign_19_8 = call i64 @generic_fmin<double>, i64 %p_x_assign_5_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmindouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1452->src/conv1.cpp:39]   --->   Operation 420 'call' 'x_assign_19_8' <Predicate = (!icmp_ln14)> <Delay = 1.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 421 [2/4] (6.43ns)   --->   "%convolution2 = fadd i32 %select_ln18_14, i32 %mul" [src/conv1.cpp:42]   --->   Operation 421 'fadd' 'convolution2' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 422 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln42_2, i32 %bitcast_ln42_11" [src/conv1.cpp:42]   --->   Operation 422 'fmul' 'mul_2' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 423 [1/2] (1.23ns)   --->   "%input_ftmap_load_3 = load i16 %input_ftmap_addr_3" [src/conv1.cpp:42]   --->   Operation 423 'load' 'input_ftmap_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_17 : Operation 424 [1/1] (0.00ns)   --->   "%bitcast_ln488_6 = bitcast i64 %x_assign_19_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 424 'bitcast' 'bitcast_ln488_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_6, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 425 'bitselect' 'tmp_54' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 426 [1/1] (0.00ns)   --->   "%xs_exp_3_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_6, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 426 'partselect' 'xs_exp_3_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln534_12 = trunc i64 %bitcast_ln488_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 427 'trunc' 'trunc_ln534_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln515_19_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_12, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 428 'bitconcatenate' 'zext_ln515_19_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln515_19 = zext i54 %zext_ln515_19_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 429 'zext' 'zext_ln515_19' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln515_20 = zext i11 %xs_exp_3_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 430 'zext' 'zext_ln515_20' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 431 [1/1] (0.79ns)   --->   "%add_ln515_10 = add i12 %zext_ln515_20, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 431 'add' 'add_ln515_10' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_10, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 432 'bitselect' 'tmp_55' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 433 [1/1] (0.79ns)   --->   "%sub_ln18_10 = sub i11 1023, i11 %xs_exp_3_3" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 433 'sub' 'sub_ln18_10' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln18_21 = sext i11 %sub_ln18_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 434 'sext' 'sext_ln18_21' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 435 [1/1] (0.37ns)   --->   "%select_ln18_21 = select i1 %tmp_55, i12 %sext_ln18_21, i12 %add_ln515_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 435 'select' 'select_ln18_21' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln18_22 = sext i12 %select_ln18_21" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 436 'sext' 'sext_ln18_22' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i32 %sext_ln18_22" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 437 'zext' 'zext_ln18_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_17 : Operation 438 [1/1] (1.50ns)   --->   "%lshr_ln18_10 = lshr i137 %zext_ln515_19, i137 %zext_ln18_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 438 'lshr' 'lshr_ln18_10' <Predicate = (!icmp_ln14)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_10, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 439 'bitselect' 'tmp_56' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 440 [1/4] (6.43ns)   --->   "%convolution2 = fadd i32 %select_ln18_14, i32 %mul" [src/conv1.cpp:42]   --->   Operation 440 'fadd' 'convolution2' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 441 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln42_2, i32 %bitcast_ln42_11" [src/conv1.cpp:42]   --->   Operation 441 'fmul' 'mul_2' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 442 [1/1] (0.00ns)   --->   "%bitcast_ln42_3 = bitcast i32 %conv1_weights_load_3" [src/conv1.cpp:42]   --->   Operation 442 'bitcast' 'bitcast_ln42_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 443 [1/1] (0.00ns)   --->   "%bitcast_ln42_12 = bitcast i32 %input_ftmap_load_3" [src/conv1.cpp:42]   --->   Operation 443 'bitcast' 'bitcast_ln42_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : [1/1] (1.27ns)   --->   Input mux for Operation 444 '%mul_3 = fmul i32 %bitcast_ln42_3, i32 %bitcast_ln42_12'
ST_18 : Operation 444 [3/3] (5.73ns)   --->   "%mul_3 = fmul i32 %bitcast_ln42_3, i32 %bitcast_ln42_12" [src/conv1.cpp:42]   --->   Operation 444 'fmul' 'mul_3' <Predicate = (!icmp_ln14)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 445 [1/1] (1.50ns)   --->   "%shl_ln18_10 = shl i137 %zext_ln515_19, i137 %zext_ln18_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 445 'shl' 'shl_ln18_10' <Predicate = (!icmp_ln14 & !tmp_55)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln21_10 = zext i1 %tmp_56" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 446 'zext' 'zext_ln21_10' <Predicate = (!icmp_ln14 & tmp_55)> <Delay = 0.00>
ST_18 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_10, i32 53, i32 60" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 447 'partselect' 'tmp_23' <Predicate = (!icmp_ln14 & !tmp_55)> <Delay = 0.00>
ST_18 : Operation 448 [1/1] (0.39ns)   --->   "%select_ln18_28 = select i1 %tmp_55, i8 %zext_ln21_10, i8 %tmp_23" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 448 'select' 'select_ln18_28' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 449 [1/1] (0.76ns)   --->   "%sub_ln59_8 = sub i8 0, i8 %select_ln18_28" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 449 'sub' 'sub_ln59_8' <Predicate = (!icmp_ln14 & tmp_54)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 450 [1/1] (0.39ns)   --->   "%select_ln59_8 = select i1 %tmp_54, i8 %sub_ln59_8, i8 %select_ln18_28" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 450 'select' 'select_ln59_8' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln42_19 = zext i8 %select_ln59_8" [src/conv1.cpp:42]   --->   Operation 451 'zext' 'zext_ln42_19' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_8, i8 0" [src/conv1.cpp:42]   --->   Operation 452 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_4 = sub i16 %tmp_24, i16 %zext_ln42_19" [src/conv1.cpp:42]   --->   Operation 453 'sub' 'sub_ln42_4' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 454 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln42_21 = add i16 %sub_ln42_4, i16 %result" [src/conv1.cpp:42]   --->   Operation 454 'add' 'add_ln42_21' <Predicate = (!icmp_ln14)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln42_20 = zext i16 %add_ln42_21" [src/conv1.cpp:42]   --->   Operation 455 'zext' 'zext_ln42_20' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 456 [1/1] (0.00ns)   --->   "%input_ftmap_addr_4 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_20" [src/conv1.cpp:42]   --->   Operation 456 'getelementptr' 'input_ftmap_addr_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_18 : Operation 457 [2/2] (1.23ns)   --->   "%input_ftmap_load_4 = load i16 %input_ftmap_addr_4" [src/conv1.cpp:42]   --->   Operation 457 'load' 'input_ftmap_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : [1/1] (1.30ns)   --->   Input mux for Operation 458 '%convolution_1 = fadd i32 %convolution2, i32 %mul_1'
ST_19 : Operation 458 [4/4] (5.13ns)   --->   "%convolution_1 = fadd i32 %convolution2, i32 %mul_1" [src/conv1.cpp:42]   --->   Operation 458 'fadd' 'convolution_1' <Predicate = (!icmp_ln14)> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 459 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln42_3, i32 %bitcast_ln42_12" [src/conv1.cpp:42]   --->   Operation 459 'fmul' 'mul_3' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 460 [1/2] (1.23ns)   --->   "%input_ftmap_load_4 = load i16 %input_ftmap_addr_4" [src/conv1.cpp:42]   --->   Operation 460 'load' 'input_ftmap_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_19 : Operation 461 [1/1] (0.00ns)   --->   "%bitcast_ln488_7 = bitcast i64 %x_assign_19_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 461 'bitcast' 'bitcast_ln488_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_7, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 462 'bitselect' 'tmp_57' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 463 [1/1] (0.00ns)   --->   "%xs_exp_3_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_7, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 463 'partselect' 'xs_exp_3_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln534_13 = trunc i64 %bitcast_ln488_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 464 'trunc' 'trunc_ln534_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln515_21_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_13, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 465 'bitconcatenate' 'zext_ln515_21_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln515_21 = zext i54 %zext_ln515_21_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 466 'zext' 'zext_ln515_21' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln515_22 = zext i11 %xs_exp_3_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 467 'zext' 'zext_ln515_22' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 468 [1/1] (0.79ns)   --->   "%add_ln515_11 = add i12 %zext_ln515_22, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 468 'add' 'add_ln515_11' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_11, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 469 'bitselect' 'tmp_58' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 470 [1/1] (0.79ns)   --->   "%sub_ln18_11 = sub i11 1023, i11 %xs_exp_3_4" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 470 'sub' 'sub_ln18_11' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln18_23 = sext i11 %sub_ln18_11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 471 'sext' 'sext_ln18_23' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 472 [1/1] (0.37ns)   --->   "%select_ln18_23 = select i1 %tmp_58, i12 %sext_ln18_23, i12 %add_ln515_11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 472 'select' 'select_ln18_23' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln18_24 = sext i12 %select_ln18_23" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 473 'sext' 'sext_ln18_24' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i32 %sext_ln18_24" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 474 'zext' 'zext_ln18_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_19 : Operation 475 [1/1] (1.50ns)   --->   "%lshr_ln18_11 = lshr i137 %zext_ln515_21, i137 %zext_ln18_11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 475 'lshr' 'lshr_ln18_11' <Predicate = (!icmp_ln14)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_11, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 476 'bitselect' 'tmp_59' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 477 [3/4] (6.43ns)   --->   "%convolution_1 = fadd i32 %convolution2, i32 %mul_1" [src/conv1.cpp:42]   --->   Operation 477 'fadd' 'convolution_1' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 478 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %bitcast_ln42_3, i32 %bitcast_ln42_12" [src/conv1.cpp:42]   --->   Operation 478 'fmul' 'mul_3' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 479 [1/1] (0.00ns)   --->   "%bitcast_ln42_4 = bitcast i32 %conv1_weights_load_4" [src/conv1.cpp:42]   --->   Operation 479 'bitcast' 'bitcast_ln42_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 480 [1/1] (0.00ns)   --->   "%bitcast_ln42_13 = bitcast i32 %input_ftmap_load_4" [src/conv1.cpp:42]   --->   Operation 480 'bitcast' 'bitcast_ln42_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : [1/1] (1.27ns)   --->   Input mux for Operation 481 '%mul_4 = fmul i32 %bitcast_ln42_4, i32 %bitcast_ln42_13'
ST_20 : Operation 481 [3/3] (5.73ns)   --->   "%mul_4 = fmul i32 %bitcast_ln42_4, i32 %bitcast_ln42_13" [src/conv1.cpp:42]   --->   Operation 481 'fmul' 'mul_4' <Predicate = (!icmp_ln14)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 482 [1/1] (1.50ns)   --->   "%shl_ln18_11 = shl i137 %zext_ln515_21, i137 %zext_ln18_11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 482 'shl' 'shl_ln18_11' <Predicate = (!icmp_ln14 & !tmp_58)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln21_11 = zext i1 %tmp_59" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 483 'zext' 'zext_ln21_11' <Predicate = (!icmp_ln14 & tmp_58)> <Delay = 0.00>
ST_20 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_11, i32 53, i32 60" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 484 'partselect' 'tmp_25' <Predicate = (!icmp_ln14 & !tmp_58)> <Delay = 0.00>
ST_20 : Operation 485 [1/1] (0.39ns)   --->   "%select_ln18_30 = select i1 %tmp_58, i8 %zext_ln21_11, i8 %tmp_25" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 485 'select' 'select_ln18_30' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 486 [1/1] (0.76ns)   --->   "%sub_ln59_9 = sub i8 0, i8 %select_ln18_30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 486 'sub' 'sub_ln59_9' <Predicate = (!icmp_ln14 & tmp_57)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 487 [1/1] (0.39ns)   --->   "%select_ln59_9 = select i1 %tmp_57, i8 %sub_ln59_9, i8 %select_ln18_30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 487 'select' 'select_ln59_9' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln42_21 = zext i8 %select_ln59_9" [src/conv1.cpp:42]   --->   Operation 488 'zext' 'zext_ln42_21' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_9, i8 0" [src/conv1.cpp:42]   --->   Operation 489 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_5 = sub i16 %tmp_26, i16 %zext_ln42_21" [src/conv1.cpp:42]   --->   Operation 490 'sub' 'sub_ln42_5' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 491 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln42_22 = add i16 %sub_ln42_5, i16 %result" [src/conv1.cpp:42]   --->   Operation 491 'add' 'add_ln42_22' <Predicate = (!icmp_ln14)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln42_22 = zext i16 %add_ln42_22" [src/conv1.cpp:42]   --->   Operation 492 'zext' 'zext_ln42_22' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 493 [1/1] (0.00ns)   --->   "%input_ftmap_addr_5 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_22" [src/conv1.cpp:42]   --->   Operation 493 'getelementptr' 'input_ftmap_addr_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_20 : Operation 494 [2/2] (1.23ns)   --->   "%input_ftmap_load_5 = load i16 %input_ftmap_addr_5" [src/conv1.cpp:42]   --->   Operation 494 'load' 'input_ftmap_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_20 : Operation 694 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [src/conv1.cpp:51]   --->   Operation 694 'ret' 'ret_ln51' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 495 [2/4] (6.43ns)   --->   "%convolution_1 = fadd i32 %convolution2, i32 %mul_1" [src/conv1.cpp:42]   --->   Operation 495 'fadd' 'convolution_1' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 496 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %bitcast_ln42_4, i32 %bitcast_ln42_13" [src/conv1.cpp:42]   --->   Operation 496 'fmul' 'mul_4' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 497 [1/2] (1.23ns)   --->   "%input_ftmap_load_5 = load i16 %input_ftmap_addr_5" [src/conv1.cpp:42]   --->   Operation 497 'load' 'input_ftmap_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_21 : Operation 498 [1/1] (0.00ns)   --->   "%bitcast_ln488_8 = bitcast i64 %x_assign_19_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 498 'bitcast' 'bitcast_ln488_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_8, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 499 'bitselect' 'tmp_60' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 500 [1/1] (0.00ns)   --->   "%xs_exp_3_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_8, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 500 'partselect' 'xs_exp_3_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln534_14 = trunc i64 %bitcast_ln488_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 501 'trunc' 'trunc_ln534_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln515_23_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_14, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 502 'bitconcatenate' 'zext_ln515_23_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln515_23 = zext i54 %zext_ln515_23_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 503 'zext' 'zext_ln515_23' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln515_24 = zext i11 %xs_exp_3_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 504 'zext' 'zext_ln515_24' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 505 [1/1] (0.79ns)   --->   "%add_ln515_12 = add i12 %zext_ln515_24, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 505 'add' 'add_ln515_12' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_12, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 506 'bitselect' 'tmp_61' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 507 [1/1] (0.79ns)   --->   "%sub_ln18_12 = sub i11 1023, i11 %xs_exp_3_5" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 507 'sub' 'sub_ln18_12' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln18_25 = sext i11 %sub_ln18_12" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 508 'sext' 'sext_ln18_25' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 509 [1/1] (0.37ns)   --->   "%select_ln18_25 = select i1 %tmp_61, i12 %sext_ln18_25, i12 %add_ln515_12" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 509 'select' 'select_ln18_25' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln18_26 = sext i12 %select_ln18_25" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 510 'sext' 'sext_ln18_26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i32 %sext_ln18_26" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 511 'zext' 'zext_ln18_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_21 : Operation 512 [1/1] (1.50ns)   --->   "%lshr_ln18_12 = lshr i137 %zext_ln515_23, i137 %zext_ln18_12" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 512 'lshr' 'lshr_ln18_12' <Predicate = (!icmp_ln14)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_12, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 513 'bitselect' 'tmp_62' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 514 [1/4] (6.43ns)   --->   "%convolution_1 = fadd i32 %convolution2, i32 %mul_1" [src/conv1.cpp:42]   --->   Operation 514 'fadd' 'convolution_1' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 515 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %bitcast_ln42_4, i32 %bitcast_ln42_13" [src/conv1.cpp:42]   --->   Operation 515 'fmul' 'mul_4' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 516 [1/1] (0.00ns)   --->   "%bitcast_ln42_5 = bitcast i32 %conv1_weights_load_5" [src/conv1.cpp:42]   --->   Operation 516 'bitcast' 'bitcast_ln42_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 517 [1/1] (0.00ns)   --->   "%bitcast_ln42_14 = bitcast i32 %input_ftmap_load_5" [src/conv1.cpp:42]   --->   Operation 517 'bitcast' 'bitcast_ln42_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : [1/1] (1.27ns)   --->   Input mux for Operation 518 '%mul_5 = fmul i32 %bitcast_ln42_5, i32 %bitcast_ln42_14'
ST_22 : Operation 518 [3/3] (5.73ns)   --->   "%mul_5 = fmul i32 %bitcast_ln42_5, i32 %bitcast_ln42_14" [src/conv1.cpp:42]   --->   Operation 518 'fmul' 'mul_5' <Predicate = (!icmp_ln14)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 519 [1/1] (1.50ns)   --->   "%shl_ln18_12 = shl i137 %zext_ln515_23, i137 %zext_ln18_12" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 519 'shl' 'shl_ln18_12' <Predicate = (!icmp_ln14 & !tmp_61)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln21_12 = zext i1 %tmp_62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 520 'zext' 'zext_ln21_12' <Predicate = (!icmp_ln14 & tmp_61)> <Delay = 0.00>
ST_22 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_12, i32 53, i32 60" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 521 'partselect' 'tmp_27' <Predicate = (!icmp_ln14 & !tmp_61)> <Delay = 0.00>
ST_22 : Operation 522 [1/1] (0.39ns)   --->   "%select_ln18_31 = select i1 %tmp_61, i8 %zext_ln21_12, i8 %tmp_27" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 522 'select' 'select_ln18_31' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 523 [1/1] (0.76ns)   --->   "%sub_ln59_10 = sub i8 0, i8 %select_ln18_31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 523 'sub' 'sub_ln59_10' <Predicate = (!icmp_ln14 & tmp_60)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 524 [1/1] (0.39ns)   --->   "%select_ln59_10 = select i1 %tmp_60, i8 %sub_ln59_10, i8 %select_ln18_31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 524 'select' 'select_ln59_10' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln42_23 = zext i8 %select_ln59_10" [src/conv1.cpp:42]   --->   Operation 525 'zext' 'zext_ln42_23' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_10, i8 0" [src/conv1.cpp:42]   --->   Operation 526 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_6 = sub i16 %tmp_28, i16 %zext_ln42_23" [src/conv1.cpp:42]   --->   Operation 527 'sub' 'sub_ln42_6' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 528 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln42_23 = add i16 %sub_ln42_6, i16 %result" [src/conv1.cpp:42]   --->   Operation 528 'add' 'add_ln42_23' <Predicate = (!icmp_ln14)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln42_24 = zext i16 %add_ln42_23" [src/conv1.cpp:42]   --->   Operation 529 'zext' 'zext_ln42_24' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 530 [1/1] (0.00ns)   --->   "%input_ftmap_addr_6 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_24" [src/conv1.cpp:42]   --->   Operation 530 'getelementptr' 'input_ftmap_addr_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_22 : Operation 531 [2/2] (1.23ns)   --->   "%input_ftmap_load_6 = load i16 %input_ftmap_addr_6" [src/conv1.cpp:42]   --->   Operation 531 'load' 'input_ftmap_load_6' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : [1/1] (1.30ns)   --->   Input mux for Operation 532 '%convolution_2 = fadd i32 %convolution_1, i32 %mul_2'
ST_23 : Operation 532 [4/4] (5.13ns)   --->   "%convolution_2 = fadd i32 %convolution_1, i32 %mul_2" [src/conv1.cpp:42]   --->   Operation 532 'fadd' 'convolution_2' <Predicate = (!icmp_ln14)> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 533 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %bitcast_ln42_5, i32 %bitcast_ln42_14" [src/conv1.cpp:42]   --->   Operation 533 'fmul' 'mul_5' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 534 [1/2] (1.23ns)   --->   "%input_ftmap_load_6 = load i16 %input_ftmap_addr_6" [src/conv1.cpp:42]   --->   Operation 534 'load' 'input_ftmap_load_6' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_23 : Operation 535 [1/1] (0.00ns)   --->   "%bitcast_ln488_9 = bitcast i64 %x_assign_19_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 535 'bitcast' 'bitcast_ln488_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_9, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 536 'bitselect' 'tmp_63' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 537 [1/1] (0.00ns)   --->   "%xs_exp_3_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_9, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 537 'partselect' 'xs_exp_3_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln534_15 = trunc i64 %bitcast_ln488_9" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 538 'trunc' 'trunc_ln534_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln515_25_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_15, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 539 'bitconcatenate' 'zext_ln515_25_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln515_25 = zext i54 %zext_ln515_25_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 540 'zext' 'zext_ln515_25' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln515_26 = zext i11 %xs_exp_3_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 541 'zext' 'zext_ln515_26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 542 [1/1] (0.79ns)   --->   "%add_ln515_13 = add i12 %zext_ln515_26, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 542 'add' 'add_ln515_13' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_13, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 543 'bitselect' 'tmp_64' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 544 [1/1] (0.79ns)   --->   "%sub_ln18_13 = sub i11 1023, i11 %xs_exp_3_6" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 544 'sub' 'sub_ln18_13' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln18_27 = sext i11 %sub_ln18_13" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 545 'sext' 'sext_ln18_27' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 546 [1/1] (0.37ns)   --->   "%select_ln18_27 = select i1 %tmp_64, i12 %sext_ln18_27, i12 %add_ln515_13" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 546 'select' 'select_ln18_27' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln18_28 = sext i12 %select_ln18_27" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 547 'sext' 'sext_ln18_28' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i32 %sext_ln18_28" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 548 'zext' 'zext_ln18_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_23 : Operation 549 [1/1] (1.50ns)   --->   "%lshr_ln18_13 = lshr i137 %zext_ln515_25, i137 %zext_ln18_13" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 549 'lshr' 'lshr_ln18_13' <Predicate = (!icmp_ln14)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_13, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 550 'bitselect' 'tmp_65' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 551 [3/4] (6.43ns)   --->   "%convolution_2 = fadd i32 %convolution_1, i32 %mul_2" [src/conv1.cpp:42]   --->   Operation 551 'fadd' 'convolution_2' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 552 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %bitcast_ln42_5, i32 %bitcast_ln42_14" [src/conv1.cpp:42]   --->   Operation 552 'fmul' 'mul_5' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 553 [1/1] (0.00ns)   --->   "%bitcast_ln42_6 = bitcast i32 %conv1_weights_load_6" [src/conv1.cpp:42]   --->   Operation 553 'bitcast' 'bitcast_ln42_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 554 [1/1] (0.00ns)   --->   "%bitcast_ln42_15 = bitcast i32 %input_ftmap_load_6" [src/conv1.cpp:42]   --->   Operation 554 'bitcast' 'bitcast_ln42_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : [1/1] (1.27ns)   --->   Input mux for Operation 555 '%mul_6 = fmul i32 %bitcast_ln42_6, i32 %bitcast_ln42_15'
ST_24 : Operation 555 [3/3] (5.73ns)   --->   "%mul_6 = fmul i32 %bitcast_ln42_6, i32 %bitcast_ln42_15" [src/conv1.cpp:42]   --->   Operation 555 'fmul' 'mul_6' <Predicate = (!icmp_ln14)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 556 [1/1] (1.50ns)   --->   "%shl_ln18_13 = shl i137 %zext_ln515_25, i137 %zext_ln18_13" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 556 'shl' 'shl_ln18_13' <Predicate = (!icmp_ln14 & !tmp_64)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln21_13 = zext i1 %tmp_65" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 557 'zext' 'zext_ln21_13' <Predicate = (!icmp_ln14 & tmp_64)> <Delay = 0.00>
ST_24 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_13, i32 53, i32 60" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 558 'partselect' 'tmp_29' <Predicate = (!icmp_ln14 & !tmp_64)> <Delay = 0.00>
ST_24 : Operation 559 [1/1] (0.39ns)   --->   "%select_ln18_32 = select i1 %tmp_64, i8 %zext_ln21_13, i8 %tmp_29" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 559 'select' 'select_ln18_32' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 560 [1/1] (0.76ns)   --->   "%sub_ln59_11 = sub i8 0, i8 %select_ln18_32" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 560 'sub' 'sub_ln59_11' <Predicate = (!icmp_ln14 & tmp_63)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 561 [1/1] (0.39ns)   --->   "%select_ln59_11 = select i1 %tmp_63, i8 %sub_ln59_11, i8 %select_ln18_32" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 561 'select' 'select_ln59_11' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln42_25 = zext i8 %select_ln59_11" [src/conv1.cpp:42]   --->   Operation 562 'zext' 'zext_ln42_25' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_11, i8 0" [src/conv1.cpp:42]   --->   Operation 563 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_7 = sub i16 %tmp_30, i16 %zext_ln42_25" [src/conv1.cpp:42]   --->   Operation 564 'sub' 'sub_ln42_7' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 565 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln42_24 = add i16 %sub_ln42_7, i16 %result" [src/conv1.cpp:42]   --->   Operation 565 'add' 'add_ln42_24' <Predicate = (!icmp_ln14)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln42_26 = zext i16 %add_ln42_24" [src/conv1.cpp:42]   --->   Operation 566 'zext' 'zext_ln42_26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 567 [1/1] (0.00ns)   --->   "%input_ftmap_addr_7 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_26" [src/conv1.cpp:42]   --->   Operation 567 'getelementptr' 'input_ftmap_addr_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_24 : Operation 568 [2/2] (1.23ns)   --->   "%input_ftmap_load_7 = load i16 %input_ftmap_addr_7" [src/conv1.cpp:42]   --->   Operation 568 'load' 'input_ftmap_load_7' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 569 [2/4] (6.43ns)   --->   "%convolution_2 = fadd i32 %convolution_1, i32 %mul_2" [src/conv1.cpp:42]   --->   Operation 569 'fadd' 'convolution_2' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 570 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %bitcast_ln42_6, i32 %bitcast_ln42_15" [src/conv1.cpp:42]   --->   Operation 570 'fmul' 'mul_6' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 571 [1/2] (1.23ns)   --->   "%input_ftmap_load_7 = load i16 %input_ftmap_addr_7" [src/conv1.cpp:42]   --->   Operation 571 'load' 'input_ftmap_load_7' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_25 : Operation 572 [1/1] (0.00ns)   --->   "%bitcast_ln488_10 = bitcast i64 %x_assign_19_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 572 'bitcast' 'bitcast_ln488_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln488_10, i32 63" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:489->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 573 'bitselect' 'tmp_66' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 574 [1/1] (0.00ns)   --->   "%xs_exp_3_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln488_10, i32 52, i32 62" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:490->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 574 'partselect' 'xs_exp_3_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln534_16 = trunc i64 %bitcast_ln488_10" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:534->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 575 'trunc' 'trunc_ln534_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln515_27_cast = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534_16, i1 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 576 'bitconcatenate' 'zext_ln515_27_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln515_27 = zext i54 %zext_ln515_27_cast" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 577 'zext' 'zext_ln515_27' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln515_28 = zext i11 %xs_exp_3_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 578 'zext' 'zext_ln515_28' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 579 [1/1] (0.79ns)   --->   "%add_ln515_14 = add i12 %zext_ln515_28, i12 3073" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 579 'add' 'add_ln515_14' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515_14, i32 11" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 580 'bitselect' 'tmp_67' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 581 [1/1] (0.79ns)   --->   "%sub_ln18_14 = sub i11 1023, i11 %xs_exp_3_7" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 581 'sub' 'sub_ln18_14' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln18_29 = sext i11 %sub_ln18_14" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 582 'sext' 'sext_ln18_29' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 583 [1/1] (0.37ns)   --->   "%select_ln18_29 = select i1 %tmp_67, i12 %sext_ln18_29, i12 %add_ln515_14" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 583 'select' 'select_ln18_29' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln18_30 = sext i12 %select_ln18_29" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 584 'sext' 'sext_ln18_30' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln18_14 = zext i32 %sext_ln18_30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 585 'zext' 'zext_ln18_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_25 : Operation 586 [1/1] (1.50ns)   --->   "%lshr_ln18_14 = lshr i137 %zext_ln515_27, i137 %zext_ln18_14" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 586 'lshr' 'lshr_ln18_14' <Predicate = (!icmp_ln14)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %lshr_ln18_14, i32 53" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 587 'bitselect' 'tmp_68' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 7.01>
ST_26 : Operation 588 [1/4] (6.43ns)   --->   "%convolution_2 = fadd i32 %convolution_1, i32 %mul_2" [src/conv1.cpp:42]   --->   Operation 588 'fadd' 'convolution_2' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 589 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %bitcast_ln42_6, i32 %bitcast_ln42_15" [src/conv1.cpp:42]   --->   Operation 589 'fmul' 'mul_6' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 590 [1/1] (0.00ns)   --->   "%bitcast_ln42_7 = bitcast i32 %conv1_weights_load_7" [src/conv1.cpp:42]   --->   Operation 590 'bitcast' 'bitcast_ln42_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 591 [1/1] (0.00ns)   --->   "%bitcast_ln42_16 = bitcast i32 %input_ftmap_load_7" [src/conv1.cpp:42]   --->   Operation 591 'bitcast' 'bitcast_ln42_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : [1/1] (1.27ns)   --->   Input mux for Operation 592 '%mul_7 = fmul i32 %bitcast_ln42_7, i32 %bitcast_ln42_16'
ST_26 : Operation 592 [3/3] (5.73ns)   --->   "%mul_7 = fmul i32 %bitcast_ln42_7, i32 %bitcast_ln42_16" [src/conv1.cpp:42]   --->   Operation 592 'fmul' 'mul_7' <Predicate = (!icmp_ln14)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 593 [1/1] (1.50ns)   --->   "%shl_ln18_14 = shl i137 %zext_ln515_27, i137 %zext_ln18_14" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 593 'shl' 'shl_ln18_14' <Predicate = (!icmp_ln14 & !tmp_67)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln21_14 = zext i1 %tmp_68" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 594 'zext' 'zext_ln21_14' <Predicate = (!icmp_ln14 & tmp_67)> <Delay = 0.00>
ST_26 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i137.i32.i32, i137 %shl_ln18_14, i32 53, i32 60" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 595 'partselect' 'tmp_31' <Predicate = (!icmp_ln14 & !tmp_67)> <Delay = 0.00>
ST_26 : Operation 596 [1/1] (0.39ns)   --->   "%select_ln18_33 = select i1 %tmp_67, i8 %zext_ln21_14, i8 %tmp_31" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 596 'select' 'select_ln18_33' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 597 [1/1] (0.76ns)   --->   "%sub_ln59_12 = sub i8 0, i8 %select_ln18_33" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 597 'sub' 'sub_ln59_12' <Predicate = (!icmp_ln14 & tmp_66)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 598 [1/1] (0.39ns)   --->   "%select_ln59_12 = select i1 %tmp_66, i8 %sub_ln59_12, i8 %select_ln18_33" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->src/conv1.cpp:39]   --->   Operation 598 'select' 'select_ln59_12' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln42_27 = zext i8 %select_ln59_12" [src/conv1.cpp:42]   --->   Operation 599 'zext' 'zext_ln42_27' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln59_12, i8 0" [src/conv1.cpp:42]   --->   Operation 600 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 601 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42_8 = sub i16 %tmp_32, i16 %zext_ln42_27" [src/conv1.cpp:42]   --->   Operation 601 'sub' 'sub_ln42_8' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 602 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln42_25 = add i16 %sub_ln42_8, i16 %result" [src/conv1.cpp:42]   --->   Operation 602 'add' 'add_ln42_25' <Predicate = (!icmp_ln14)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln42_28 = zext i16 %add_ln42_25" [src/conv1.cpp:42]   --->   Operation 603 'zext' 'zext_ln42_28' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 604 [1/1] (0.00ns)   --->   "%input_ftmap_addr_8 = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln42_28" [src/conv1.cpp:42]   --->   Operation 604 'getelementptr' 'input_ftmap_addr_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_26 : Operation 605 [2/2] (1.23ns)   --->   "%input_ftmap_load_8 = load i16 %input_ftmap_addr_8" [src/conv1.cpp:42]   --->   Operation 605 'load' 'input_ftmap_load_8' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : [1/1] (1.30ns)   --->   Input mux for Operation 606 '%convolution_3 = fadd i32 %convolution_2, i32 %mul_3'
ST_27 : Operation 606 [4/4] (5.13ns)   --->   "%convolution_3 = fadd i32 %convolution_2, i32 %mul_3" [src/conv1.cpp:42]   --->   Operation 606 'fadd' 'convolution_3' <Predicate = (!icmp_ln14)> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 607 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %bitcast_ln42_7, i32 %bitcast_ln42_16" [src/conv1.cpp:42]   --->   Operation 607 'fmul' 'mul_7' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 608 [1/2] (1.23ns)   --->   "%input_ftmap_load_8 = load i16 %input_ftmap_addr_8" [src/conv1.cpp:42]   --->   Operation 608 'load' 'input_ftmap_load_8' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 609 [3/4] (6.43ns)   --->   "%convolution_3 = fadd i32 %convolution_2, i32 %mul_3" [src/conv1.cpp:42]   --->   Operation 609 'fadd' 'convolution_3' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 610 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %bitcast_ln42_7, i32 %bitcast_ln42_16" [src/conv1.cpp:42]   --->   Operation 610 'fmul' 'mul_7' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 611 [1/1] (0.00ns)   --->   "%bitcast_ln42_8 = bitcast i32 %conv1_weights_load_8" [src/conv1.cpp:42]   --->   Operation 611 'bitcast' 'bitcast_ln42_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_28 : Operation 612 [1/1] (0.00ns)   --->   "%bitcast_ln42_17 = bitcast i32 %input_ftmap_load_8" [src/conv1.cpp:42]   --->   Operation 612 'bitcast' 'bitcast_ln42_17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_28 : [1/1] (1.27ns)   --->   Input mux for Operation 613 '%mul_8 = fmul i32 %bitcast_ln42_8, i32 %bitcast_ln42_17'
ST_28 : Operation 613 [3/3] (5.73ns)   --->   "%mul_8 = fmul i32 %bitcast_ln42_8, i32 %bitcast_ln42_17" [src/conv1.cpp:42]   --->   Operation 613 'fmul' 'mul_8' <Predicate = (!icmp_ln14)> <Delay = 5.73> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 614 [2/4] (6.43ns)   --->   "%convolution_3 = fadd i32 %convolution_2, i32 %mul_3" [src/conv1.cpp:42]   --->   Operation 614 'fadd' 'convolution_3' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 615 [2/3] (7.01ns)   --->   "%mul_8 = fmul i32 %bitcast_ln42_8, i32 %bitcast_ln42_17" [src/conv1.cpp:42]   --->   Operation 615 'fmul' 'mul_8' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.01>
ST_30 : Operation 616 [1/4] (6.43ns)   --->   "%convolution_3 = fadd i32 %convolution_2, i32 %mul_3" [src/conv1.cpp:42]   --->   Operation 616 'fadd' 'convolution_3' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 617 [1/3] (7.01ns)   --->   "%mul_8 = fmul i32 %bitcast_ln42_8, i32 %bitcast_ln42_17" [src/conv1.cpp:42]   --->   Operation 617 'fmul' 'mul_8' <Predicate = (!icmp_ln14)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : [1/1] (1.30ns)   --->   Input mux for Operation 618 '%convolution_4 = fadd i32 %convolution_3, i32 %mul_4'
ST_31 : Operation 618 [4/4] (5.13ns)   --->   "%convolution_4 = fadd i32 %convolution_3, i32 %mul_4" [src/conv1.cpp:42]   --->   Operation 618 'fadd' 'convolution_4' <Predicate = (!icmp_ln14)> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 619 [3/4] (6.43ns)   --->   "%convolution_4 = fadd i32 %convolution_3, i32 %mul_4" [src/conv1.cpp:42]   --->   Operation 619 'fadd' 'convolution_4' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 620 [2/4] (6.43ns)   --->   "%convolution_4 = fadd i32 %convolution_3, i32 %mul_4" [src/conv1.cpp:42]   --->   Operation 620 'fadd' 'convolution_4' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 621 [1/4] (6.43ns)   --->   "%convolution_4 = fadd i32 %convolution_3, i32 %mul_4" [src/conv1.cpp:42]   --->   Operation 621 'fadd' 'convolution_4' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : [1/1] (1.30ns)   --->   Input mux for Operation 622 '%convolution_s = fadd i32 %convolution_4, i32 %mul_5'
ST_35 : Operation 622 [4/4] (5.13ns)   --->   "%convolution_s = fadd i32 %convolution_4, i32 %mul_5" [src/conv1.cpp:42]   --->   Operation 622 'fadd' 'convolution_s' <Predicate = (!icmp_ln14)> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 623 [3/4] (6.43ns)   --->   "%convolution_s = fadd i32 %convolution_4, i32 %mul_5" [src/conv1.cpp:42]   --->   Operation 623 'fadd' 'convolution_s' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 624 [2/4] (6.43ns)   --->   "%convolution_s = fadd i32 %convolution_4, i32 %mul_5" [src/conv1.cpp:42]   --->   Operation 624 'fadd' 'convolution_s' <Predicate = (!icmp_ln14)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 625 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %select_ln18_12, i4 1" [src/conv1.cpp:31]   --->   Operation 625 'add' 'add_ln31' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 626 [1/1] (0.79ns)   --->   "%ifzero = icmp_eq  i4 %add_ln31, i4 9" [src/conv1.cpp:31]   --->   Operation 626 'icmp' 'ifzero' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 627 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %ifzero, void %ifFalse, void %ifTrue" [src/conv1.cpp:31]   --->   Operation 627 'br' 'br_ln31' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_37 : Operation 628 [1/1] (0.80ns)   --->   "%add_ln18_1 = add i12 %indvar_flatten_load, i12 1" [src/conv1.cpp:18]   --->   Operation 628 'add' 'add_ln18_1' <Predicate = (!icmp_ln14 & !or_ln16)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 629 [1/1] (0.37ns)   --->   "%select_ln18_35 = select i1 %or_ln16, i12 1, i12 %add_ln18_1" [src/conv1.cpp:18]   --->   Operation 629 'select' 'select_ln18_35' <Predicate = (!icmp_ln14)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 630 [1/1] (0.42ns)   --->   "%store_ln18 = store i12 %select_ln18_35, i12 %indvar_flatten" [src/conv1.cpp:18]   --->   Operation 630 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.42>
ST_37 : Operation 631 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %kernel_x" [src/conv1.cpp:31]   --->   Operation 631 'store' 'store_ln31' <Predicate = (!icmp_ln14)> <Delay = 0.42>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i7 %select_ln14_1" [src/conv1.cpp:14]   --->   Operation 632 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i7 %select_ln14_1" [src/conv1.cpp:47]   --->   Operation 633 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 634 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %select_ln14_1, i8 0" [src/conv1.cpp:47]   --->   Operation 634 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i15 %tmp" [src/conv1.cpp:47]   --->   Operation 635 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 636 [1/1] (0.84ns)   --->   "%sub_ln47 = sub i16 %zext_ln47_1, i16 %zext_ln47" [src/conv1.cpp:47]   --->   Operation 636 'sub' 'sub_ln47' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %sub_ln47" [src/conv1.cpp:42]   --->   Operation 637 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 638 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln14" [src/conv1.cpp:14]   --->   Operation 638 'getelementptr' 'conv1_biases_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 639 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:14]   --->   Operation 639 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i8 %select_ln16_1" [src/conv1.cpp:47]   --->   Operation 640 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 641 [1/1] (0.85ns)   --->   "%add_ln47 = add i17 %sext_ln42, i17 %zext_ln47_2" [src/conv1.cpp:47]   --->   Operation 641 'add' 'add_ln47' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i17 %add_ln47" [src/conv1.cpp:47]   --->   Operation 642 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i17 %add_ln47" [src/conv1.cpp:47]   --->   Operation 643 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 644 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln47, i8 0" [src/conv1.cpp:47]   --->   Operation 644 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 645 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln47_1 = sub i22 %p_shl1, i22 %sext_ln47" [src/conv1.cpp:47]   --->   Operation 645 'sub' 'sub_ln47_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i8 %select_ln18_16" [src/conv1.cpp:47]   --->   Operation 646 'zext' 'zext_ln47_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 647 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln47_1 = add i22 %sub_ln47_1, i22 %zext_ln47_3" [src/conv1.cpp:47]   --->   Operation 647 'add' 'add_ln47_1' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 648 [1/4] (6.43ns)   --->   "%convolution_s = fadd i32 %convolution_4, i32 %mul_5" [src/conv1.cpp:42]   --->   Operation 648 'fadd' 'convolution_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 649 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:14]   --->   Operation 649 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : [1/1] (1.30ns)   --->   Input mux for Operation 650 '%convolution_5 = fadd i32 %convolution_s, i32 %mul_6'
ST_39 : Operation 650 [4/4] (5.13ns)   --->   "%convolution_5 = fadd i32 %convolution_s, i32 %mul_6" [src/conv1.cpp:42]   --->   Operation 650 'fadd' 'convolution_5' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 651 [3/4] (6.43ns)   --->   "%convolution_5 = fadd i32 %convolution_s, i32 %mul_6" [src/conv1.cpp:42]   --->   Operation 651 'fadd' 'convolution_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 652 [2/4] (6.43ns)   --->   "%convolution_5 = fadd i32 %convolution_s, i32 %mul_6" [src/conv1.cpp:42]   --->   Operation 652 'fadd' 'convolution_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 653 [1/4] (6.43ns)   --->   "%convolution_5 = fadd i32 %convolution_s, i32 %mul_6" [src/conv1.cpp:42]   --->   Operation 653 'fadd' 'convolution_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : [1/1] (1.30ns)   --->   Input mux for Operation 654 '%convolution_7 = fadd i32 %convolution_5, i32 %mul_7'
ST_43 : Operation 654 [4/4] (5.13ns)   --->   "%convolution_7 = fadd i32 %convolution_5, i32 %mul_7" [src/conv1.cpp:42]   --->   Operation 654 'fadd' 'convolution_7' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 655 [3/4] (6.43ns)   --->   "%convolution_7 = fadd i32 %convolution_5, i32 %mul_7" [src/conv1.cpp:42]   --->   Operation 655 'fadd' 'convolution_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 656 [2/4] (6.43ns)   --->   "%convolution_7 = fadd i32 %convolution_5, i32 %mul_7" [src/conv1.cpp:42]   --->   Operation 656 'fadd' 'convolution_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 657 [1/4] (6.43ns)   --->   "%convolution_7 = fadd i32 %convolution_5, i32 %mul_7" [src/conv1.cpp:42]   --->   Operation 657 'fadd' 'convolution_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : [1/1] (1.30ns)   --->   Input mux for Operation 658 '%convolution_8 = fadd i32 %convolution_7, i32 %mul_8'
ST_47 : Operation 658 [4/4] (5.13ns)   --->   "%convolution_8 = fadd i32 %convolution_7, i32 %mul_8" [src/conv1.cpp:42]   --->   Operation 658 'fadd' 'convolution_8' <Predicate = true> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : Operation 659 [3/4] (6.43ns)   --->   "%convolution_8 = fadd i32 %convolution_7, i32 %mul_8" [src/conv1.cpp:42]   --->   Operation 659 'fadd' 'convolution_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 660 [2/4] (6.43ns)   --->   "%convolution_8 = fadd i32 %convolution_7, i32 %mul_8" [src/conv1.cpp:42]   --->   Operation 660 'fadd' 'convolution_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.86>
ST_50 : Operation 661 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_14_1_VITIS_LOOP_18_3_VITIS_LOOP_31_5_str"   --->   Operation 661 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 662 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 37454400, i64 37454400, i64 37454400"   --->   Operation 662 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 663 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %conv1_biases_load" [src/conv1.cpp:14]   --->   Operation 663 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 664 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 664 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 665 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_16_2_VITIS_LOOP_18_3_VITIS_LOOP_31_5_str"   --->   Operation 665 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 666 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 666 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 667 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_18_3_VITIS_LOOP_31_5_str"   --->   Operation 667 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln47_4 = zext i22 %add_ln47_1" [src/conv1.cpp:47]   --->   Operation 668 'zext' 'zext_ln47_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 669 [1/1] (0.00ns)   --->   "%layer1_output_addr = getelementptr i32 %layer1_output, i64 0, i64 %zext_ln47_4" [src/conv1.cpp:47]   --->   Operation 669 'getelementptr' 'layer1_output_addr' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 670 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 670 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 671 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv1.cpp:31]   --->   Operation 671 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 672 [1/4] (6.43ns)   --->   "%convolution_8 = fadd i32 %convolution_7, i32 %mul_8" [src/conv1.cpp:42]   --->   Operation 672 'fadd' 'convolution_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 673 [1/1] (0.42ns)   --->   "%store_ln42 = store i32 %convolution_8, i32 %convolution" [src/conv1.cpp:42]   --->   Operation 673 'store' 'store_ln42' <Predicate = true> <Delay = 0.42>
ST_50 : Operation 674 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_34_6"   --->   Operation 674 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 51 <SV = 51> <Delay = 6.43>
ST_51 : [1/1] (1.30ns)   --->   Input mux for Operation 675 '%y_assign = fadd i32 %convolution_8, i32 %bitcast_ln14'
ST_51 : Operation 675 [4/4] (5.13ns)   --->   "%y_assign = fadd i32 %convolution_8, i32 %bitcast_ln14" [src/conv1.cpp:47]   --->   Operation 675 'fadd' 'y_assign' <Predicate = (ifzero)> <Delay = 5.13> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 52> <Delay = 6.43>
ST_52 : Operation 676 [3/4] (6.43ns)   --->   "%y_assign = fadd i32 %convolution_8, i32 %bitcast_ln14" [src/conv1.cpp:47]   --->   Operation 676 'fadd' 'y_assign' <Predicate = (ifzero)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 53> <Delay = 6.43>
ST_53 : Operation 677 [2/4] (6.43ns)   --->   "%y_assign = fadd i32 %convolution_8, i32 %bitcast_ln14" [src/conv1.cpp:47]   --->   Operation 677 'fadd' 'y_assign' <Predicate = (ifzero)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 54> <Delay = 6.43>
ST_54 : Operation 678 [1/4] (6.43ns)   --->   "%y_assign = fadd i32 %convolution_8, i32 %bitcast_ln14" [src/conv1.cpp:47]   --->   Operation 678 'fadd' 'y_assign' <Predicate = (ifzero)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 55> <Delay = 3.15>
ST_55 : Operation 679 [1/1] (0.00ns)   --->   "%data_28 = bitcast i32 %y_assign" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:22->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 679 'bitcast' 'data_28' <Predicate = (ifzero)> <Delay = 0.00>
ST_55 : Operation 680 [1/1] (0.00ns)   --->   "%y_fp_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_28, i32 23, i32 30" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:22->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 680 'partselect' 'y_fp_exp' <Predicate = (ifzero)> <Delay = 0.00>
ST_55 : Operation 681 [1/1] (0.00ns)   --->   "%y_fp_sig = trunc i32 %data_28" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:325->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:22->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 681 'trunc' 'y_fp_sig' <Predicate = (ifzero)> <Delay = 0.00>
ST_55 : Operation 682 [1/1] (0.76ns)   --->   "%icmp_ln25 = icmp_eq  i8 %y_fp_exp, i8 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 682 'icmp' 'icmp_ln25' <Predicate = (ifzero)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 683 [1/1] (0.92ns)   --->   "%icmp_ln25_8 = icmp_eq  i23 %y_fp_sig, i23 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 683 'icmp' 'icmp_ln25_8' <Predicate = (ifzero)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%and_ln25 = and i1 %icmp_ln25, i1 %icmp_ln25_8" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 684 'and' 'and_ln25' <Predicate = (ifzero)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 685 [1/1] (0.76ns)   --->   "%icmp_ln18_16 = icmp_eq  i8 %y_fp_exp, i8 255" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:28->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 685 'icmp' 'icmp_ln18_16' <Predicate = (ifzero)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node res_3)   --->   "%xor_ln18 = xor i1 %icmp_ln25_8, i1 1" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 686 'xor' 'xor_ln18' <Predicate = (ifzero)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 687 [1/1] (1.01ns)   --->   "%ymaggreater = icmp_sgt  i32 %data_28, i32 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 687 'icmp' 'ymaggreater' <Predicate = (ifzero)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%res = select i1 %ymaggreater, i32 %y_assign, i32 0" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:40->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 688 'select' 'res' <Predicate = (ifzero)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 689 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln25 = select i1 %and_ln25, i32 %y_assign, i32 %res" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 689 'select' 'select_ln25' <Predicate = (ifzero)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node res_3)   --->   "%and_ln18 = and i1 %icmp_ln18_16, i1 %xor_ln18" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 690 'and' 'and_ln18' <Predicate = (ifzero)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 691 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_3 = select i1 %and_ln18, i32 0, i32 %select_ln25" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47]   --->   Operation 691 'select' 'res_3' <Predicate = (ifzero)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 692 [1/1] (1.23ns)   --->   "%store_ln47 = store i32 %res_3, i22 %layer1_output_addr" [src/conv1.cpp:47]   --->   Operation 692 'store' 'store_ln47' <Predicate = (ifzero)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_55 : Operation 693 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 693 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>

State 56 <SV = 50> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten48') [12]  (0.000 ns)
	'store' operation ('store_ln14', src/conv1.cpp:14) of constant 0 on local variable 'indvar_flatten48' [16]  (0.427 ns)

 <State 2>: 5.621ns
The critical path consists of the following:
	'load' operation ('out_feat_y', src/conv1.cpp:39) on local variable 'out_feat_y' [27]  (0.000 ns)
	multiplexor before operation 'sitodp' with delay (0.723 ns)
'sitodp' operation ('x_assign_15_4', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39) [31]  (4.898 ns)

 <State 3>: 7.162ns
The critical path consists of the following:
	'add' operation ('add_ln1432_13', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40) [135]  (0.765 ns)
	'add' operation ('add_ln1432', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40) [137]  (0.776 ns)
	multiplexor before operation 'sitodp' with delay (0.721 ns)
'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40) [139]  (4.900 ns)

 <State 4>: 6.779ns
The critical path consists of the following:
	'select' operation ('select_ln16_1', src/conv1.cpp:16) [77]  (0.393 ns)
	'add' operation ('add_ln1432_5', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39) [164]  (0.765 ns)
	multiplexor before operation 'sitodp' with delay (0.721 ns)
'sitodp' operation ('x_assign_s', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39) [166]  (4.900 ns)

 <State 5>: 6.386ns
The critical path consists of the following:
	'add' operation ('add_ln1432_6', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39) [203]  (0.765 ns)
	multiplexor before operation 'sitodp' with delay (0.721 ns)
'sitodp' operation ('x_assign_15_1', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39) [205]  (4.900 ns)

 <State 6>: 7.146ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40) [139]  (5.621 ns)
	'call' operation ('__x', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:40) to 'generic_fmax<double>' [140]  (1.525 ns)

 <State 7>: 7.146ns
The critical path consists of the following:
	'sitodp' operation ('x_assign_s', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39) [166]  (5.621 ns)
	'call' operation ('p_x_assign_5', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39) to 'generic_fmax<double>' [167]  (1.525 ns)

 <State 8>: 7.146ns
The critical path consists of the following:
	'sitodp' operation ('x_assign_15_1', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39) [205]  (5.621 ns)
	'call' operation ('p_x_assign_5_1', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39) to 'generic_fmax<double>' [206]  (1.525 ns)

 <State 9>: 7.146ns
The critical path consists of the following:
	'sitodp' operation ('x_assign_15_2', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39) [244]  (5.621 ns)
	'call' operation ('p_x_assign_5_2', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39) to 'generic_fmax<double>' [245]  (1.525 ns)

 <State 10>: 7.146ns
The critical path consists of the following:
	'sitodp' operation ('x_assign_15_3', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39) [283]  (5.621 ns)
	'call' operation ('p_x_assign_5_3', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxdouble.cpp:7->C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39) to 'generic_fmax<double>' [284]  (1.525 ns)

 <State 11>: 6.386ns
The critical path consists of the following:
	'add' operation ('add_ln1432_11', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39) [434]  (0.765 ns)
	multiplexor before operation 'sitodp' with delay (0.723 ns)
'sitodp' operation ('x_assign_15_7', C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:1432->src/conv1.cpp:39) [436]  (4.898 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.278 ns)
'fmul' operation ('mul', src/conv1.cpp:42) [201]  (5.738 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:42) [201]  (7.016 ns)

 <State 14>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:42) [201]  (7.016 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1', src/conv1.cpp:42) [240]  (7.016 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1', src/conv1.cpp:42) [240]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2', src/conv1.cpp:42) [279]  (7.016 ns)

 <State 18>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2', src/conv1.cpp:42) [279]  (7.016 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3', src/conv1.cpp:42) [318]  (7.016 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3', src/conv1.cpp:42) [318]  (7.016 ns)

 <State 21>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4', src/conv1.cpp:42) [354]  (7.016 ns)

 <State 22>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4', src/conv1.cpp:42) [354]  (7.016 ns)

 <State 23>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_5', src/conv1.cpp:42) [393]  (7.016 ns)

 <State 24>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_5', src/conv1.cpp:42) [393]  (7.016 ns)

 <State 25>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_6', src/conv1.cpp:42) [432]  (7.016 ns)

 <State 26>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_6', src/conv1.cpp:42) [432]  (7.016 ns)

 <State 27>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_7', src/conv1.cpp:42) [471]  (7.016 ns)

 <State 28>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_7', src/conv1.cpp:42) [471]  (7.016 ns)

 <State 29>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_8', src/conv1.cpp:42) [510]  (7.016 ns)

 <State 30>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_8', src/conv1.cpp:42) [510]  (7.016 ns)

 <State 31>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_4', src/conv1.cpp:42) [355]  (5.134 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4', src/conv1.cpp:42) [355]  (6.437 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4', src/conv1.cpp:42) [355]  (6.437 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_4', src/conv1.cpp:42) [355]  (6.437 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_s', src/conv1.cpp:42) [394]  (5.134 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_s', src/conv1.cpp:42) [394]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_s', src/conv1.cpp:42) [394]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_s', src/conv1.cpp:42) [394]  (6.437 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_5', src/conv1.cpp:42) [433]  (5.134 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_5', src/conv1.cpp:42) [433]  (6.437 ns)

 <State 41>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_5', src/conv1.cpp:42) [433]  (6.437 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_5', src/conv1.cpp:42) [433]  (6.437 ns)

 <State 43>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_7', src/conv1.cpp:42) [472]  (5.134 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_7', src/conv1.cpp:42) [472]  (6.437 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_7', src/conv1.cpp:42) [472]  (6.437 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_7', src/conv1.cpp:42) [472]  (6.437 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('convolution_8', src/conv1.cpp:42) [511]  (5.134 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_8', src/conv1.cpp:42) [511]  (6.437 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('convolution_8', src/conv1.cpp:42) [511]  (6.437 ns)

 <State 50>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('convolution_8', src/conv1.cpp:42) [511]  (6.437 ns)
	'store' operation ('store_ln42', src/conv1.cpp:42) of variable 'convolution_8', src/conv1.cpp:42 on local variable 'convolution' [544]  (0.427 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.303 ns)
'fadd' operation ('y', src/conv1.cpp:47) [516]  (5.134 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('y', src/conv1.cpp:47) [516]  (6.437 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('y', src/conv1.cpp:47) [516]  (6.437 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('y', src/conv1.cpp:47) [516]  (6.437 ns)

 <State 55>: 3.151ns
The critical path consists of the following:
	'icmp' operation ('ymaggreater', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:38->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47) [525]  (1.016 ns)
	'select' operation ('res', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:40->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47) [526]  (0.000 ns)
	'select' operation ('select_ln25', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:25->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47) [527]  (0.449 ns)
	'select' operation ('res', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47) [529]  (0.449 ns)
	'store' operation ('store_ln47', src/conv1.cpp:47) of variable 'res', C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_fmax.h:34->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fmaxfloat.cpp:7->src/conv1.cpp:47 on array 'layer1_output' [530]  (1.237 ns)

 <State 56>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
