Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:49:03 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : mcml
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.127ns  (arrival time - required time)
  Source:                 r_const__103_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            r_const__99_reg[23]_srl4___r_const__99_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.087ns (28.390%)  route 0.219ns (71.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.970ns (routing 0.698ns, distribution 1.272ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.764ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     0.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     0.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     0.798    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.857 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.970     2.827    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  r_const__103_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.087     2.914 r  r_const__103_reg[23]/Q
                         net (fo=2, estimated)        0.219     3.133    n_0_r_const__103_reg[23]
    SLICE_X61Y60         SRL16E                                       r  r_const__99_reg[23]_srl4___r_const__99_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    2.217     3.236    clk_IBUF_BUFG
    SLICE_X61Y60                                                      r  r_const__99_reg[23]_srl4___r_const__99_reg_r/CLK
                         clock pessimism             -0.228     3.008    
    SLICE_X61Y60         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.252     3.260    r_const__99_reg[23]_srl4___r_const__99_reg_r
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                 -0.127    

Slack (VIOLATED) :        -0.116ns  (arrival time - required time)
  Source:                 r_const__103_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            r_const__99_reg[7]_srl4___r_const__99_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.087ns (36.402%)  route 0.152ns (63.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Net Delay (Source):      1.974ns (routing 0.698ns, distribution 1.276ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.764ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     0.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     0.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     0.798    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.857 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.974     2.831    clk_IBUF_BUFG
    SLICE_X60Y65                                                      r  r_const__103_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_FDRE_C_Q)         0.087     2.918 r  r_const__103_reg[7]/Q
                         net (fo=2, estimated)        0.152     3.070    n_0_r_const__103_reg[7]
    SLICE_X61Y65         SRL16E                                       r  r_const__99_reg[7]_srl4___r_const__99_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    2.217     3.236    clk_IBUF_BUFG
    SLICE_X61Y65                                                      r  r_const__99_reg[7]_srl4___r_const__99_reg_r/CLK
                         clock pessimism             -0.302     2.934    
    SLICE_X61Y65         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.252     3.186    r_const__99_reg[7]_srl4___r_const__99_reg_r
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.085ns  (arrival time - required time)
  Source:                 r_const__93_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            r_const__87_reg[22]_srl6___r_const__97_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.087ns (30.166%)  route 0.201ns (69.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.976ns (routing 0.698ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.224ns (routing 0.764ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     0.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     0.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     0.798    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.857 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.976     2.833    clk_IBUF_BUFG
    SLICE_X63Y59                                                      r  r_const__93_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_FDRE_C_Q)         0.087     2.920 r  r_const__93_reg[22]/Q
                         net (fo=2, estimated)        0.201     3.121    r_const__93[22]
    SLICE_X64Y60         SRL16E                                       r  r_const__87_reg[22]_srl6___r_const__97_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    2.224     3.243    clk_IBUF_BUFG
    SLICE_X64Y60                                                      r  r_const__87_reg[22]_srl6___r_const__97_reg_r/CLK
                         clock pessimism             -0.228     3.015    
    SLICE_X64Y60         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.191     3.206    r_const__87_reg[22]_srl6___r_const__97_reg_r
  -------------------------------------------------------------------
                         required time                         -3.206    
                         arrival time                           3.121    
  -------------------------------------------------------------------
                         slack                                 -0.085    

Slack (VIOLATED) :        -0.080ns  (arrival time - required time)
  Source:                 r_const__103_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            r_const__99_reg[22]_srl4___r_const__99_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.087ns (29.774%)  route 0.205ns (70.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.970ns (routing 0.698ns, distribution 1.272ns)
  Clock Net Delay (Destination): 2.217ns (routing 0.764ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     0.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     0.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     0.798    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.857 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.970     2.827    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  r_const__103_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.087     2.914 r  r_const__103_reg[22]/Q
                         net (fo=2, estimated)        0.205     3.119    n_0_r_const__103_reg[22]
    SLICE_X61Y60         SRL16E                                       r  r_const__99_reg[22]_srl4___r_const__99_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    2.217     3.236    clk_IBUF_BUFG
    SLICE_X61Y60                                                      r  r_const__99_reg[22]_srl4___r_const__99_reg_r/CLK
                         clock pessimism             -0.228     3.008    
    SLICE_X61Y60         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.191     3.199    r_const__99_reg[22]_srl4___r_const__99_reg_r
  -------------------------------------------------------------------
                         required time                         -3.199    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                 -0.080    

Slack (VIOLATED) :        -0.074ns  (arrival time - required time)
  Source:                 r_const__69_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            r_const__63_reg[13]_srl6___r_const__97_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.088ns (29.725%)  route 0.208ns (70.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.979ns (routing 0.698ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.224ns (routing 0.764ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     0.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     0.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     0.798    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.857 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.979     2.836    clk_IBUF_BUFG
    SLICE_X65Y59                                                      r  r_const__69_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_FDRE_C_Q)         0.088     2.924 r  r_const__69_reg[13]/Q
                         net (fo=3, estimated)        0.208     3.132    r_const__69[13]
    SLICE_X64Y61         SRL16E                                       r  r_const__63_reg[13]_srl6___r_const__97_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    2.224     3.243    clk_IBUF_BUFG
    SLICE_X64Y61                                                      r  r_const__63_reg[13]_srl6___r_const__97_reg_r/CLK
                         clock pessimism             -0.228     3.015    
    SLICE_X64Y61         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.191     3.206    r_const__63_reg[13]_srl6___r_const__97_reg_r
  -------------------------------------------------------------------
                         required time                         -3.206    
                         arrival time                           3.132    
  -------------------------------------------------------------------
                         slack                                 -0.074    

Slack (VIOLATED) :        -0.065ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/absorb/photon4/o_x_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/absorb/photon15/o_x_reg[15]_srl11___u_calc_boundaryChecker_r_sleftz__41_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.088ns (36.236%)  route 0.155ns (63.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Net Delay (Source):      1.737ns (routing 0.698ns, distribution 1.039ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.764ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     0.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     0.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     0.798    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.857 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.737     2.594    u_calc/dropSpin/absorb/photon4/clk_IBUF_BUFG
    SLICE_X36Y65                                                      r  u_calc/dropSpin/absorb/photon4/o_x_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_FDRE_C_Q)         0.088     2.682 r  u_calc/dropSpin/absorb/photon4/o_x_reg[15]/Q
                         net (fo=2, estimated)        0.155     2.836    u_calc/dropSpin/absorb/photon15/Q[15]
    SLICE_X36Y67         SRL16E                                       r  u_calc/dropSpin/absorb/photon15/o_x_reg[15]_srl11___u_calc_boundaryChecker_r_sleftz__41_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.954     2.973    u_calc/dropSpin/absorb/photon15/clk_IBUF_BUFG
    SLICE_X36Y67                                                      r  u_calc/dropSpin/absorb/photon15/o_x_reg[15]_srl11___u_calc_boundaryChecker_r_sleftz__41_reg_r/CLK
                         clock pessimism             -0.323     2.650    
    SLICE_X36Y67         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.252     2.902    u_calc/dropSpin/absorb/photon15/o_x_reg[15]_srl11___u_calc_boundaryChecker_r_sleftz__41_reg_r
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/scattererReflector/divide1_16/div_temp/denom12_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/scattererReflector/divide1_16/div_temp/denom13_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.051ns (32.585%)  route 0.106ns (67.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.358ns (routing 0.478ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.540ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.358     1.956    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/clk_IBUF_BUFG
    SLICE_X93Y60                                                      r  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/denom12_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y60         FDRE (Prop_FDRE_C_Q)         0.051     2.007 r  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/denom12_reg[30]/Q
                         net (fo=13, estimated)       0.106     2.113    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/denom12[30]
    SLICE_X93Y58         FDRE                                         r  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/denom13_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.577     2.333    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/clk_IBUF_BUFG
    SLICE_X93Y58                                                      r  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/denom13_reg[30]/C
                         clock pessimism             -0.220     2.113    
    SLICE_X93Y58         FDRE (Hold_FDRE_C_D)         0.056     2.169    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/denom13_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.051ns  (arrival time - required time)
  Source:                 u_calc/dropSpin/photon2/o_y_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/dropSpin/photon34/o_y_reg[26]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.088ns (37.257%)  route 0.148ns (62.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.320ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      2.051ns (routing 0.698ns, distribution 1.353ns)
  Clock Net Delay (Destination): 2.301ns (routing 0.764ns, distribution 1.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     0.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     0.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     0.798    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.857 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    2.051     2.908    u_calc/dropSpin/photon2/clk_IBUF_BUFG
    SLICE_X77Y95                                                      r  u_calc/dropSpin/photon2/o_y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y95         FDRE (Prop_FDRE_C_Q)         0.088     2.996 r  u_calc/dropSpin/photon2/o_y_reg[26]/Q
                         net (fo=5, estimated)        0.148     3.144    u_calc/dropSpin/photon34/O70[26]
    SLICE_X78Y95         SRLC32E                                      r  u_calc/dropSpin/photon34/o_y_reg[26]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    2.301     3.320    u_calc/dropSpin/photon34/clk_IBUF_BUFG
    SLICE_X78Y95                                                      r  u_calc/dropSpin/photon34/o_y_reg[26]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r/CLK
                         clock pessimism             -0.316     3.003    
    SLICE_X78Y95         SRLC32E (Hold_SRLC32E_CLK_D)
                                                      0.191     3.194    u_calc/dropSpin/photon34/o_y_reg[26]_srl32___u_calc_dropSpin_photon2_o_sleftz_reg_r
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.040ns  (arrival time - required time)
  Source:                 r_const__69_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            r_const__63_reg[15]_srl6___r_const__97_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.088ns (22.893%)  route 0.296ns (77.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    2.843ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      1.986ns (routing 0.698ns, distribution 1.288ns)
  Clock Net Delay (Destination): 2.224ns (routing 0.764ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.451     0.451 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.480    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.023     0.503 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     0.798    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.059     0.857 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.986     2.843    clk_IBUF_BUFG
    SLICE_X68Y59                                                      r  r_const__69_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y59         FDRE (Prop_FDRE_C_Q)         0.088     2.931 r  r_const__69_reg[15]/Q
                         net (fo=3, estimated)        0.296     3.227    r_const__69[15]
    SLICE_X64Y61         SRL16E                                       r  r_const__63_reg[15]_srl6___r_const__97_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.559     0.559 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.594    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.039     0.633 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.952    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.067     1.019 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    2.224     3.243    clk_IBUF_BUFG
    SLICE_X64Y61                                                      r  r_const__63_reg[15]_srl6___r_const__97_reg_r/CLK
                         clock pessimism             -0.228     3.015    
    SLICE_X64Y61         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.252     3.267    r_const__63_reg[15]_srl6___r_const__97_reg_r
  -------------------------------------------------------------------
                         required time                         -3.267    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (VIOLATED) :        -0.037ns  (arrival time - required time)
  Source:                 r_const__88_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            r_const__87_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.052ns (32.362%)  route 0.109ns (67.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.247ns (routing 0.478ns, distribution 0.769ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.540ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.247     1.845    clk_IBUF_BUFG
    SLICE_X61Y61                                                      r  r_const__88_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDRE (Prop_FDRE_C_Q)         0.052     1.897 r  r_const__88_reg[31]/Q
                         net (fo=2, estimated)        0.109     2.006    r_const__88[31]
    SLICE_X61Y59         FDRE                                         r  r_const__87_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.451     2.207    clk_IBUF_BUFG
    SLICE_X61Y59                                                      r  r_const__87_reg[31]/C
                         clock pessimism             -0.220     1.987    
    SLICE_X61Y59         FDRE (Hold_FDRE_C_D)         0.056     2.043    r_const__87_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s1_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.052ns (12.835%)  route 0.353ns (87.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.263ns (routing 0.478ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.540ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.263     1.861    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.052     1.913 f  reset_calculator_reg/Q
                         net (fo=4550, estimated)     0.353     2.266    u_calc/rand_u5/reset_calculator
    SLICE_X57Y80         FDCE                                         f  u_calc/rand_u5/r_s1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.411     2.167    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X57Y80                                                      r  u_calc/rand_u5/r_s1_reg[0]/C
                         clock pessimism             -0.220     1.947    
    SLICE_X57Y80         FDCE (Remov_FDCE_C_CLR)     -0.043     1.904    u_calc/rand_u5/r_s1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s1_reg[31]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.052ns (12.835%)  route 0.353ns (87.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.263ns (routing 0.478ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.540ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.263     1.861    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.052     1.913 f  reset_calculator_reg/Q
                         net (fo=4550, estimated)     0.353     2.266    u_calc/rand_u5/reset_calculator
    SLICE_X57Y80         FDCE                                         f  u_calc/rand_u5/r_s1_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.411     2.167    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X57Y80                                                      r  u_calc/rand_u5/r_s1_reg[31]/C
                         clock pessimism             -0.220     1.947    
    SLICE_X57Y80         FDCE (Remov_FDCE_C_CLR)     -0.043     1.904    u_calc/rand_u5/r_s1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s1_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.052ns (12.835%)  route 0.353ns (87.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.263ns (routing 0.478ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.540ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.263     1.861    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.052     1.913 f  reset_calculator_reg/Q
                         net (fo=4550, estimated)     0.353     2.266    u_calc/rand_u5/reset_calculator
    SLICE_X57Y80         FDCE                                         f  u_calc/rand_u5/r_s1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.411     2.167    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X57Y80                                                      r  u_calc/rand_u5/r_s1_reg[6]/C
                         clock pessimism             -0.220     1.947    
    SLICE_X57Y80         FDCE (Remov_FDCE_C_CLR)     -0.043     1.904    u_calc/rand_u5/r_s1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s2_reg[20]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.052ns (12.835%)  route 0.353ns (87.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.263ns (routing 0.478ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.540ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.263     1.861    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.052     1.913 f  reset_calculator_reg/Q
                         net (fo=4550, estimated)     0.353     2.266    u_calc/rand_u5/reset_calculator
    SLICE_X57Y80         FDCE                                         f  u_calc/rand_u5/r_s2_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.411     2.167    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X57Y80                                                      r  u_calc/rand_u5/r_s2_reg[20]/C
                         clock pessimism             -0.220     1.947    
    SLICE_X57Y80         FDCE (Remov_FDCE_C_CLR)     -0.043     1.904    u_calc/rand_u5/r_s2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s2_reg[29]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.052ns (12.835%)  route 0.353ns (87.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.263ns (routing 0.478ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.540ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.263     1.861    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.052     1.913 f  reset_calculator_reg/Q
                         net (fo=4550, estimated)     0.353     2.266    u_calc/rand_u5/reset_calculator
    SLICE_X57Y80         FDCE                                         f  u_calc/rand_u5/r_s2_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.411     2.167    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X57Y80                                                      r  u_calc/rand_u5/r_s2_reg[29]/C
                         clock pessimism             -0.220     1.947    
    SLICE_X57Y80         FDCE (Remov_FDCE_C_CLR)     -0.043     1.904    u_calc/rand_u5/r_s2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s3_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.052ns (12.835%)  route 0.353ns (87.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.263ns (routing 0.478ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.540ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.263     1.861    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.052     1.913 f  reset_calculator_reg/Q
                         net (fo=4550, estimated)     0.353     2.266    u_calc/rand_u5/reset_calculator
    SLICE_X57Y80         FDCE                                         f  u_calc/rand_u5/r_s3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.411     2.167    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X57Y80                                                      r  u_calc/rand_u5/r_s3_reg[0]/C
                         clock pessimism             -0.220     1.947    
    SLICE_X57Y80         FDCE (Remov_FDCE_C_CLR)     -0.043     1.904    u_calc/rand_u5/r_s3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s3_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.052ns (12.835%)  route 0.353ns (87.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.263ns (routing 0.478ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.540ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.263     1.861    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.052     1.913 f  reset_calculator_reg/Q
                         net (fo=4550, estimated)     0.353     2.266    u_calc/rand_u5/reset_calculator
    SLICE_X57Y80         FDCE                                         f  u_calc/rand_u5/r_s3_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.411     2.167    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X57Y80                                                      r  u_calc/rand_u5/r_s3_reg[11]/C
                         clock pessimism             -0.220     1.947    
    SLICE_X57Y80         FDCE (Remov_FDCE_C_CLR)     -0.043     1.904    u_calc/rand_u5/r_s3_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s3_reg[22]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.052ns (12.835%)  route 0.353ns (87.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.263ns (routing 0.478ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.540ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.263     1.861    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.052     1.913 f  reset_calculator_reg/Q
                         net (fo=4550, estimated)     0.353     2.266    u_calc/rand_u5/reset_calculator
    SLICE_X57Y80         FDCE                                         f  u_calc/rand_u5/r_s3_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.411     2.167    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X57Y80                                                      r  u_calc/rand_u5/r_s3_reg[22]/C
                         clock pessimism             -0.220     1.947    
    SLICE_X57Y80         FDCE (Remov_FDCE_C_CLR)     -0.043     1.904    u_calc/rand_u5/r_s3_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s2_reg[26]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.052ns (12.253%)  route 0.372ns (87.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.263ns (routing 0.478ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.540ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.263     1.861    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.052     1.913 f  reset_calculator_reg/Q
                         net (fo=4550, estimated)     0.372     2.286    u_calc/rand_u5/reset_calculator
    SLICE_X58Y80         FDCE                                         f  u_calc/rand_u5/r_s2_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.417     2.173    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X58Y80                                                      r  u_calc/rand_u5/r_s2_reg[26]/C
                         clock pessimism             -0.220     1.953    
    SLICE_X58Y80         FDCE (Remov_FDCE_C_CLR)     -0.043     1.910    u_calc/rand_u5/r_s2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Destination:            u_calc/rand_u5/r_s3_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@9.250ns period=18.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.052ns (12.253%)  route 0.372ns (87.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Net Delay (Source):      1.263ns (routing 0.478ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.540ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.353     0.353 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.382    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.397 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.571    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.263     1.861    clk_IBUF_BUFG
    SLICE_X60Y58                                                      r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_FDRE_C_Q)         0.052     1.913 f  reset_calculator_reg/Q
                         net (fo=4550, estimated)     0.372     2.286    u_calc/rand_u5/reset_calculator
    SLICE_X58Y80         FDCE                                         f  u_calc/rand_u5/r_s3_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AG12                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AG12                                                              r  clk_IBUF_inst/INBUF_INST/PAD
    AG12                 INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.512    clk_IBUF_inst/OUT
    AG12                                                              r  clk_IBUF_inst/IBUFCTRL_INST/I
    AG12                 IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.536 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.725    clk_IBUF
    BUFGCE_X1Y0                                                       r  clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y0          BUFGCE (Prop_BUFGCE_I_O)     0.031     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=17250, estimated)    1.417     2.173    u_calc/rand_u5/clk_IBUF_BUFG
    SLICE_X58Y80                                                      r  u_calc/rand_u5/r_s3_reg[8]/C
                         clock pessimism             -0.220     1.953    
    SLICE_X58Y80         FDCE (Remov_FDCE_C_CLR)     -0.043     1.910    u_calc/rand_u5/r_s3_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.375    




