\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 34 2 0000
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 1 01
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) tmi 1
\!(Delay(2500)) reg write 3 4 28 2 0000
\!(Delay(2500)) reg write 3 4 34 2 0000
