{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575648696851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575648696851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 13:11:36 2019 " "Processing started: Fri Dec 06 13:11:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575648696851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575648696851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575648696851 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575648697555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do regfile/reg64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do regfile/reg64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg64-projeto " "Found design unit 1: reg64-projeto" {  } { { "../Elementos/elementos do regfile/reg64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/reg64.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698026 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg64 " "Found entity 1: reg64" {  } { { "../Elementos/elementos do regfile/reg64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/reg64.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do regfile/mux4to1_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do regfile/mux4to1_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1_64-projeto " "Found design unit 1: mux4to1_64-projeto" {  } { { "../Elementos/elementos do regfile/mux4to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux4to1_64.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698026 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_64 " "Found entity 1: mux4to1_64" {  } { { "../Elementos/elementos do regfile/mux4to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux4to1_64.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do regfile/mux2to1_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do regfile/mux2to1_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_64-projeto " "Found design unit 1: mux2to1_64-projeto" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698034 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_64 " "Found entity 1: mux2to1_64" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do regfile/load_controler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do regfile/load_controler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 load_controler-projeto " "Found design unit 1: load_controler-projeto" {  } { { "../Elementos/elementos do regfile/load_controler.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/load_controler.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698034 ""} { "Info" "ISGN_ENTITY_NAME" "1 load_controler " "Found entity 1: load_controler" {  } { { "../Elementos/elementos do regfile/load_controler.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/load_controler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do regfile/banco_muxes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do regfile/banco_muxes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_muxes-projeto " "Found design unit 1: banco_muxes-projeto" {  } { { "../Elementos/elementos do regfile/banco_muxes.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/banco_muxes.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698034 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_muxes " "Found entity 1: banco_muxes" {  } { { "../Elementos/elementos do regfile/banco_muxes.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/banco_muxes.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-hardware " "Found design unit 1: datapath-hardware" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698044 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-ctrl " "Found design unit 1: controlador-ctrl" {  } { { "../Elementos/controlador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/controlador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698044 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "../Elementos/controlador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/controlador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do regfile/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do regfile/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-projeto " "Found design unit 1: regfile-projeto" {  } { { "../Elementos/elementos do regfile/regfile.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/regfile.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698044 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../Elementos/elementos do regfile/regfile.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/regfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698044 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Elementos/elementos do regfile/reg32.vhd " "Can't analyze file -- file ../Elementos/elementos do regfile/reg32.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1575648698044 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Elementos/elementos do regfile/mux32to1.vhd " "Can't analyze file -- file ../Elementos/elementos do regfile/mux32to1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1575648698060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do datapath/ri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do datapath/ri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RI-hardware " "Found design unit 1: RI-hardware" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698060 ""} { "Info" "ISGN_ENTITY_NAME" "1 RI " "Found entity 1: RI" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do datapath/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do datapath/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-hardware " "Found design unit 1: PC-hardware" {  } { { "../Elementos/elementos do datapath/PC.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698060 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../Elementos/elementos do datapath/PC.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do datapath/outcheck.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do datapath/outcheck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outCheck-hardware " "Found design unit 1: outCheck-hardware" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698060 ""} { "Info" "ISGN_ENTITY_NAME" "1 outCheck " "Found entity 1: outCheck" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do datapath/mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do datapath/mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-hardware " "Found design unit 1: mux3-hardware" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698060 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do datapath/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do datapath/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-hardware " "Found design unit 1: mux2-hardware" {  } { { "../Elementos/elementos do datapath/mux2.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698076 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../Elementos/elementos do datapath/mux2.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do datapath/mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do datapath/mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-hardware " "Found design unit 1: mux1-hardware" {  } { { "../Elementos/elementos do datapath/mux1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698076 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "../Elementos/elementos do datapath/mux1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do datapath/mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do datapath/mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux0-hardware " "Found design unit 1: mux0-hardware" {  } { { "../Elementos/elementos do datapath/mux0.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux0.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698076 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux0 " "Found entity 1: mux0" {  } { { "../Elementos/elementos do datapath/mux0.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do datapath/incheck.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do datapath/incheck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inCheck-hardware " "Found design unit 1: inCheck-hardware" {  } { { "../Elementos/elementos do datapath/inCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/inCheck.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698076 ""} { "Info" "ISGN_ENTITY_NAME" "1 inCheck " "Found entity 1: inCheck" {  } { { "../Elementos/elementos do datapath/inCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/inCheck.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do datapath/branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do datapath/branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch-hardware " "Found design unit 1: branch-hardware" {  } { { "../Elementos/elementos do datapath/branch.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/branch.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698091 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "../Elementos/elementos do datapath/branch.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/branch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do datapath/addresssignal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do datapath/addresssignal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressSignal-hardware " "Found design unit 1: addressSignal-hardware" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698091 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressSignal " "Found entity 1: addressSignal" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos da alu/alu1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos da alu/alu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu1-hardware " "Found design unit 1: alu1-hardware" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698091 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu1 " "Found entity 1: alu1" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos da memória/writercontroler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos da memória/writercontroler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 writerControler-design " "Found design unit 1: writerControler-design" {  } { { "../Elementos/elementos da memória/writerControler.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/writerControler.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698091 ""} { "Info" "ISGN_ENTITY_NAME" "1 writerControler " "Found entity 1: writerControler" {  } { { "../Elementos/elementos da memória/writerControler.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/writerControler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos da memória/unidadedememoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos da memória/unidadedememoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadedememoria-SYN " "Found design unit 1: unidadedememoria-SYN" {  } { { "../Elementos/elementos da memória/UnidadeDeMemoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/UnidadeDeMemoria.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698091 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeMemoria " "Found entity 1: UnidadeDeMemoria" {  } { { "../Elementos/elementos da memória/UnidadeDeMemoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/UnidadeDeMemoria.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos da memória/mux2to1_11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos da memória/mux2to1_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_11-design " "Found design unit 1: mux2to1_11-design" {  } { { "../Elementos/elementos da memória/mux2to1_11.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/mux2to1_11.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698107 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_11 " "Found entity 1: mux2to1_11" {  } { { "../Elementos/elementos da memória/mux2to1_11.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/mux2to1_11.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos da memória/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos da memória/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-design " "Found design unit 1: mux2to1-design" {  } { { "../Elementos/elementos da memória/mux2to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/mux2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698107 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../Elementos/elementos da memória/mux2to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/mux2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos da memória/mult8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos da memória/mult8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult8-design " "Found design unit 1: mult8-design" {  } { { "../Elementos/elementos da memória/mult8.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/mult8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698107 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult8 " "Found entity 1: mult8" {  } { { "../Elementos/elementos da memória/mult8.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/mult8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos da memória/macromemoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos da memória/macromemoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 macroMemoria-design " "Found design unit 1: macroMemoria-design" {  } { { "../Elementos/elementos da memória/macroMemoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/macroMemoria.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698107 ""} { "Info" "ISGN_ENTITY_NAME" "1 macroMemoria " "Found entity 1: macroMemoria" {  } { { "../Elementos/elementos da memória/macroMemoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/macroMemoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos da memória/deslocador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos da memória/deslocador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador-design " "Found design unit 1: deslocador-design" {  } { { "../Elementos/elementos da memória/deslocador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/deslocador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698107 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador " "Found entity 1: deslocador" {  } { { "../Elementos/elementos da memória/deslocador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/deslocador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos da memória/concatenador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos da memória/concatenador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenador-design " "Found design unit 1: concatenador-design" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698122 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenador " "Found entity 1: concatenador" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos da memória/addresscontroler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos da memória/addresscontroler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressControler-design " "Found design unit 1: addressControler-design" {  } { { "../Elementos/elementos da memória/addressControler.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/addressControler.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698122 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressControler " "Found entity 1: addressControler" {  } { { "../Elementos/elementos da memória/addressControler.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/addressControler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575648698160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inCheck inCheck:checkIn " "Elaborating entity \"inCheck\" for hierarchy \"inCheck:checkIn\"" {  } { { "../Elementos/datapath.vhd" "checkIn" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outCheck outCheck:checkOut " "Elaborating entity \"outCheck\" for hierarchy \"outCheck:checkOut\"" {  } { { "../Elementos/datapath.vhd" "checkOut" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698176 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] outCheck.vhd(17) " "Inferred latch for \"S\[0\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] outCheck.vhd(17) " "Inferred latch for \"S\[1\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] outCheck.vhd(17) " "Inferred latch for \"S\[2\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] outCheck.vhd(17) " "Inferred latch for \"S\[3\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] outCheck.vhd(17) " "Inferred latch for \"S\[4\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] outCheck.vhd(17) " "Inferred latch for \"S\[5\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] outCheck.vhd(17) " "Inferred latch for \"S\[6\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] outCheck.vhd(17) " "Inferred latch for \"S\[7\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] outCheck.vhd(17) " "Inferred latch for \"S\[8\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] outCheck.vhd(17) " "Inferred latch for \"S\[9\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] outCheck.vhd(17) " "Inferred latch for \"S\[10\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] outCheck.vhd(17) " "Inferred latch for \"S\[11\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] outCheck.vhd(17) " "Inferred latch for \"S\[12\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] outCheck.vhd(17) " "Inferred latch for \"S\[13\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[14\] outCheck.vhd(17) " "Inferred latch for \"S\[14\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[15\] outCheck.vhd(17) " "Inferred latch for \"S\[15\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[16\] outCheck.vhd(17) " "Inferred latch for \"S\[16\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[17\] outCheck.vhd(17) " "Inferred latch for \"S\[17\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[18\] outCheck.vhd(17) " "Inferred latch for \"S\[18\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[19\] outCheck.vhd(17) " "Inferred latch for \"S\[19\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[20\] outCheck.vhd(17) " "Inferred latch for \"S\[20\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[21\] outCheck.vhd(17) " "Inferred latch for \"S\[21\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[22\] outCheck.vhd(17) " "Inferred latch for \"S\[22\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[23\] outCheck.vhd(17) " "Inferred latch for \"S\[23\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[24\] outCheck.vhd(17) " "Inferred latch for \"S\[24\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[25\] outCheck.vhd(17) " "Inferred latch for \"S\[25\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[26\] outCheck.vhd(17) " "Inferred latch for \"S\[26\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[27\] outCheck.vhd(17) " "Inferred latch for \"S\[27\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[28\] outCheck.vhd(17) " "Inferred latch for \"S\[28\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[29\] outCheck.vhd(17) " "Inferred latch for \"S\[29\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[30\] outCheck.vhd(17) " "Inferred latch for \"S\[30\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[31\] outCheck.vhd(17) " "Inferred latch for \"S\[31\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[32\] outCheck.vhd(17) " "Inferred latch for \"S\[32\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[33\] outCheck.vhd(17) " "Inferred latch for \"S\[33\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[34\] outCheck.vhd(17) " "Inferred latch for \"S\[34\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[35\] outCheck.vhd(17) " "Inferred latch for \"S\[35\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[36\] outCheck.vhd(17) " "Inferred latch for \"S\[36\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[37\] outCheck.vhd(17) " "Inferred latch for \"S\[37\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[38\] outCheck.vhd(17) " "Inferred latch for \"S\[38\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[39\] outCheck.vhd(17) " "Inferred latch for \"S\[39\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[40\] outCheck.vhd(17) " "Inferred latch for \"S\[40\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[41\] outCheck.vhd(17) " "Inferred latch for \"S\[41\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[42\] outCheck.vhd(17) " "Inferred latch for \"S\[42\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[43\] outCheck.vhd(17) " "Inferred latch for \"S\[43\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[44\] outCheck.vhd(17) " "Inferred latch for \"S\[44\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[45\] outCheck.vhd(17) " "Inferred latch for \"S\[45\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[46\] outCheck.vhd(17) " "Inferred latch for \"S\[46\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[47\] outCheck.vhd(17) " "Inferred latch for \"S\[47\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[48\] outCheck.vhd(17) " "Inferred latch for \"S\[48\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[49\] outCheck.vhd(17) " "Inferred latch for \"S\[49\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[50\] outCheck.vhd(17) " "Inferred latch for \"S\[50\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[51\] outCheck.vhd(17) " "Inferred latch for \"S\[51\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[52\] outCheck.vhd(17) " "Inferred latch for \"S\[52\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[53\] outCheck.vhd(17) " "Inferred latch for \"S\[53\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[54\] outCheck.vhd(17) " "Inferred latch for \"S\[54\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[55\] outCheck.vhd(17) " "Inferred latch for \"S\[55\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[56\] outCheck.vhd(17) " "Inferred latch for \"S\[56\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[57\] outCheck.vhd(17) " "Inferred latch for \"S\[57\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[58\] outCheck.vhd(17) " "Inferred latch for \"S\[58\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[59\] outCheck.vhd(17) " "Inferred latch for \"S\[59\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[60\] outCheck.vhd(17) " "Inferred latch for \"S\[60\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[61\] outCheck.vhd(17) " "Inferred latch for \"S\[61\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[62\] outCheck.vhd(17) " "Inferred latch for \"S\[62\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[63\] outCheck.vhd(17) " "Inferred latch for \"S\[63\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|outCheck:checkOut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressSignal addressSignal:addressSignal_1 " "Elaborating entity \"addressSignal\" for hierarchy \"addressSignal:addressSignal_1\"" {  } { { "../Elementos/datapath.vhd" "addressSignal_1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698176 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] addressSignal.vhd(18) " "Inferred latch for \"S\[0\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] addressSignal.vhd(18) " "Inferred latch for \"S\[1\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] addressSignal.vhd(18) " "Inferred latch for \"S\[2\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] addressSignal.vhd(18) " "Inferred latch for \"S\[3\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] addressSignal.vhd(18) " "Inferred latch for \"S\[4\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] addressSignal.vhd(18) " "Inferred latch for \"S\[5\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] addressSignal.vhd(18) " "Inferred latch for \"S\[6\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] addressSignal.vhd(18) " "Inferred latch for \"S\[7\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] addressSignal.vhd(18) " "Inferred latch for \"S\[8\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] addressSignal.vhd(18) " "Inferred latch for \"S\[9\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] addressSignal.vhd(18) " "Inferred latch for \"S\[10\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] addressSignal.vhd(18) " "Inferred latch for \"S\[11\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] addressSignal.vhd(18) " "Inferred latch for \"S\[12\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] addressSignal.vhd(18) " "Inferred latch for \"S\[13\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698176 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "macroMemoria macroMemoria:memoriaPrograma " "Elaborating entity \"macroMemoria\" for hierarchy \"macroMemoria:memoriaPrograma\"" {  } { { "../Elementos/datapath.vhd" "memoriaPrograma" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador macroMemoria:memoriaPrograma\|deslocador:deslocador1 " "Elaborating entity \"deslocador\" for hierarchy \"macroMemoria:memoriaPrograma\|deslocador:deslocador1\"" {  } { { "../Elementos/elementos da memória/macroMemoria.vhd" "deslocador1" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/macroMemoria.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult8 macroMemoria:memoriaPrograma\|deslocador:deslocador1\|mult8:mult " "Elaborating entity \"mult8\" for hierarchy \"macroMemoria:memoriaPrograma\|deslocador:deslocador1\|mult8:mult\"" {  } { { "../Elementos/elementos da memória/deslocador.vhd" "mult" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/deslocador.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698191 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "aux mult8.vhd(13) " "VHDL Signal Declaration warning at mult8.vhd(13): used explicit default value for signal \"aux\" because signal was never assigned a value" {  } { { "../Elementos/elementos da memória/mult8.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/mult8.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1575648698191 "|datapath|macroMemoria:memoriaPrograma|deslocador:deslocador1|mult8:mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressControler macroMemoria:memoriaPrograma\|addressControler:controlador_endereco " "Elaborating entity \"addressControler\" for hierarchy \"macroMemoria:memoriaPrograma\|addressControler:controlador_endereco\"" {  } { { "../Elementos/elementos da memória/macroMemoria.vhd" "controlador_endereco" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/macroMemoria.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_11 macroMemoria:memoriaPrograma\|addressControler:controlador_endereco\|mux2to1_11:mux0 " "Elaborating entity \"mux2to1_11\" for hierarchy \"macroMemoria:memoriaPrograma\|addressControler:controlador_endereco\|mux2to1_11:mux0\"" {  } { { "../Elementos/elementos da memória/addressControler.vhd" "mux0" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/addressControler.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writerControler macroMemoria:memoriaPrograma\|writerControler:controlador_escrita " "Elaborating entity \"writerControler\" for hierarchy \"macroMemoria:memoriaPrograma\|writerControler:controlador_escrita\"" {  } { { "../Elementos/elementos da memória/macroMemoria.vhd" "controlador_escrita" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/macroMemoria.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeMemoria macroMemoria:memoriaPrograma\|UnidadeDeMemoria:memoria0 " "Elaborating entity \"UnidadeDeMemoria\" for hierarchy \"macroMemoria:memoriaPrograma\|UnidadeDeMemoria:memoria0\"" {  } { { "../Elementos/elementos da memória/macroMemoria.vhd" "memoria0" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/macroMemoria.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram macroMemoria:memoriaPrograma\|UnidadeDeMemoria:memoria0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"macroMemoria:memoriaPrograma\|UnidadeDeMemoria:memoria0\|altsyncram:altsyncram_component\"" {  } { { "../Elementos/elementos da memória/UnidadeDeMemoria.vhd" "altsyncram_component" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/UnidadeDeMemoria.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "macroMemoria:memoriaPrograma\|UnidadeDeMemoria:memoria0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"macroMemoria:memoriaPrograma\|UnidadeDeMemoria:memoria0\|altsyncram:altsyncram_component\"" {  } { { "../Elementos/elementos da memória/UnidadeDeMemoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/UnidadeDeMemoria.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575648698245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "macroMemoria:memoriaPrograma\|UnidadeDeMemoria:memoria0\|altsyncram:altsyncram_component " "Instantiated megafunction \"macroMemoria:memoriaPrograma\|UnidadeDeMemoria:memoria0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698245 ""}  } { { "../Elementos/elementos da memória/UnidadeDeMemoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/UnidadeDeMemoria.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575648698245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7a1 " "Found entity 1: altsyncram_m7a1" {  } { { "db/altsyncram_m7a1.tdf" "" { Text "D:/jygos/Projeto Risc V/Datapath/db/altsyncram_m7a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575648698307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575648698307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m7a1 macroMemoria:memoriaPrograma\|UnidadeDeMemoria:memoria0\|altsyncram:altsyncram_component\|altsyncram_m7a1:auto_generated " "Elaborating entity \"altsyncram_m7a1\" for hierarchy \"macroMemoria:memoriaPrograma\|UnidadeDeMemoria:memoria0\|altsyncram:altsyncram_component\|altsyncram_m7a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenador macroMemoria:memoriaPrograma\|concatenador:concatenador1 " "Elaborating entity \"concatenador\" for hierarchy \"macroMemoria:memoriaPrograma\|concatenador:concatenador1\"" {  } { { "../Elementos/elementos da memória/macroMemoria.vhd" "concatenador1" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/macroMemoria.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698376 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "aux concatenador.vhd(16) " "VHDL Signal Declaration warning at concatenador.vhd(16): used explicit default value for signal \"aux\" because signal was never assigned a value" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] concatenador.vhd(24) " "Inferred latch for \"saida\[0\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] concatenador.vhd(24) " "Inferred latch for \"saida\[1\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] concatenador.vhd(24) " "Inferred latch for \"saida\[2\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] concatenador.vhd(24) " "Inferred latch for \"saida\[3\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] concatenador.vhd(24) " "Inferred latch for \"saida\[4\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] concatenador.vhd(24) " "Inferred latch for \"saida\[5\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] concatenador.vhd(24) " "Inferred latch for \"saida\[6\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] concatenador.vhd(24) " "Inferred latch for \"saida\[7\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] concatenador.vhd(24) " "Inferred latch for \"saida\[8\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] concatenador.vhd(24) " "Inferred latch for \"saida\[9\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] concatenador.vhd(24) " "Inferred latch for \"saida\[10\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] concatenador.vhd(24) " "Inferred latch for \"saida\[11\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] concatenador.vhd(24) " "Inferred latch for \"saida\[12\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] concatenador.vhd(24) " "Inferred latch for \"saida\[13\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] concatenador.vhd(24) " "Inferred latch for \"saida\[14\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] concatenador.vhd(24) " "Inferred latch for \"saida\[15\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] concatenador.vhd(24) " "Inferred latch for \"saida\[16\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] concatenador.vhd(24) " "Inferred latch for \"saida\[17\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] concatenador.vhd(24) " "Inferred latch for \"saida\[18\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] concatenador.vhd(24) " "Inferred latch for \"saida\[19\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] concatenador.vhd(24) " "Inferred latch for \"saida\[20\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] concatenador.vhd(24) " "Inferred latch for \"saida\[21\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] concatenador.vhd(24) " "Inferred latch for \"saida\[22\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] concatenador.vhd(24) " "Inferred latch for \"saida\[23\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] concatenador.vhd(24) " "Inferred latch for \"saida\[24\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] concatenador.vhd(24) " "Inferred latch for \"saida\[25\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] concatenador.vhd(24) " "Inferred latch for \"saida\[26\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] concatenador.vhd(24) " "Inferred latch for \"saida\[27\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] concatenador.vhd(24) " "Inferred latch for \"saida\[28\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] concatenador.vhd(24) " "Inferred latch for \"saida\[29\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] concatenador.vhd(24) " "Inferred latch for \"saida\[30\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] concatenador.vhd(24) " "Inferred latch for \"saida\[31\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[32\] concatenador.vhd(24) " "Inferred latch for \"saida\[32\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[33\] concatenador.vhd(24) " "Inferred latch for \"saida\[33\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[34\] concatenador.vhd(24) " "Inferred latch for \"saida\[34\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[35\] concatenador.vhd(24) " "Inferred latch for \"saida\[35\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[36\] concatenador.vhd(24) " "Inferred latch for \"saida\[36\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[37\] concatenador.vhd(24) " "Inferred latch for \"saida\[37\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[38\] concatenador.vhd(24) " "Inferred latch for \"saida\[38\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[39\] concatenador.vhd(24) " "Inferred latch for \"saida\[39\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[40\] concatenador.vhd(24) " "Inferred latch for \"saida\[40\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[41\] concatenador.vhd(24) " "Inferred latch for \"saida\[41\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[42\] concatenador.vhd(24) " "Inferred latch for \"saida\[42\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[43\] concatenador.vhd(24) " "Inferred latch for \"saida\[43\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[44\] concatenador.vhd(24) " "Inferred latch for \"saida\[44\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[45\] concatenador.vhd(24) " "Inferred latch for \"saida\[45\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[46\] concatenador.vhd(24) " "Inferred latch for \"saida\[46\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[47\] concatenador.vhd(24) " "Inferred latch for \"saida\[47\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[48\] concatenador.vhd(24) " "Inferred latch for \"saida\[48\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[49\] concatenador.vhd(24) " "Inferred latch for \"saida\[49\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[50\] concatenador.vhd(24) " "Inferred latch for \"saida\[50\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[51\] concatenador.vhd(24) " "Inferred latch for \"saida\[51\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[52\] concatenador.vhd(24) " "Inferred latch for \"saida\[52\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[53\] concatenador.vhd(24) " "Inferred latch for \"saida\[53\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[54\] concatenador.vhd(24) " "Inferred latch for \"saida\[54\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[55\] concatenador.vhd(24) " "Inferred latch for \"saida\[55\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[56\] concatenador.vhd(24) " "Inferred latch for \"saida\[56\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[57\] concatenador.vhd(24) " "Inferred latch for \"saida\[57\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[58\] concatenador.vhd(24) " "Inferred latch for \"saida\[58\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[59\] concatenador.vhd(24) " "Inferred latch for \"saida\[59\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[60\] concatenador.vhd(24) " "Inferred latch for \"saida\[60\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[61\] concatenador.vhd(24) " "Inferred latch for \"saida\[61\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[62\] concatenador.vhd(24) " "Inferred latch for \"saida\[62\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[63\] concatenador.vhd(24) " "Inferred latch for \"saida\[63\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RI RI:RI1 " "Elaborating entity \"RI\" for hierarchy \"RI:RI1\"" {  } { { "../Elementos/datapath.vhd" "RI1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"regfile:regfile1\"" {  } { { "../Elementos/datapath.vhd" "regfile1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698392 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero64 regfile.vhd(18) " "VHDL Signal Declaration warning at regfile.vhd(18): used explicit default value for signal \"zero64\" because signal was never assigned a value" {  } { { "../Elementos/elementos do regfile/regfile.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/regfile.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1575648698392 "|datapath|regfile:regfile1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg64 regfile:regfile1\|reg64:regx0 " "Elaborating entity \"reg64\" for hierarchy \"regfile:regfile1\|reg64:regx0\"" {  } { { "../Elementos/elementos do regfile/regfile.vhd" "regx0" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/regfile.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_controler regfile:regfile1\|load_controler:controlador_loads " "Elaborating entity \"load_controler\" for hierarchy \"regfile:regfile1\|load_controler:controlador_loads\"" {  } { { "../Elementos/elementos do regfile/regfile.vhd" "controlador_loads" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/regfile.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698447 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "valor load_controler.vhd(14) " "VHDL Signal Declaration warning at load_controler.vhd(14): used explicit default value for signal \"valor\" because signal was never assigned a value" {  } { { "../Elementos/elementos do regfile/load_controler.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/load_controler.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1575648698447 "|datapath|regfile:regfile1|load_controler:controlador_loads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_muxes regfile:regfile1\|banco_muxes:muxes_rs1 " "Elaborating entity \"banco_muxes\" for hierarchy \"regfile:regfile1\|banco_muxes:muxes_rs1\"" {  } { { "../Elementos/elementos do regfile/regfile.vhd" "muxes_rs1" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/regfile.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1_64 regfile:regfile1\|banco_muxes:muxes_rs1\|mux4to1_64:mux0 " "Elaborating entity \"mux4to1_64\" for hierarchy \"regfile:regfile1\|banco_muxes:muxes_rs1\|mux4to1_64:mux0\"" {  } { { "../Elementos/elementos do regfile/banco_muxes.vhd" "mux0" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/banco_muxes.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_64 regfile:regfile1\|banco_muxes:muxes_rs1\|mux2to1_64:mux10 " "Elaborating entity \"mux2to1_64\" for hierarchy \"regfile:regfile1\|banco_muxes:muxes_rs1\|mux2to1_64:mux10\"" {  } { { "../Elementos/elementos do regfile/banco_muxes.vhd" "mux10" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/banco_muxes.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC1 " "Elaborating entity \"PC\" for hierarchy \"PC:PC1\"" {  } { { "../Elementos/datapath.vhd" "PC1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:mux3_1 " "Elaborating entity \"mux3\" for hierarchy \"mux3:mux3_1\"" {  } { { "../Elementos/datapath.vhd" "mux3_1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698488 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] mux3.vhd(21) " "Inferred latch for \"S\[0\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698488 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] mux3.vhd(21) " "Inferred latch for \"S\[1\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698488 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] mux3.vhd(21) " "Inferred latch for \"S\[2\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698488 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] mux3.vhd(21) " "Inferred latch for \"S\[3\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698488 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] mux3.vhd(21) " "Inferred latch for \"S\[4\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698488 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] mux3.vhd(21) " "Inferred latch for \"S\[5\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698488 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] mux3.vhd(21) " "Inferred latch for \"S\[6\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698488 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] mux3.vhd(21) " "Inferred latch for \"S\[7\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698488 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] mux3.vhd(21) " "Inferred latch for \"S\[8\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698488 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] mux3.vhd(21) " "Inferred latch for \"S\[9\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698488 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] mux3.vhd(21) " "Inferred latch for \"S\[10\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698488 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] mux3.vhd(21) " "Inferred latch for \"S\[11\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698496 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] mux3.vhd(21) " "Inferred latch for \"S\[12\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698496 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] mux3.vhd(21) " "Inferred latch for \"S\[13\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698496 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[14\] mux3.vhd(21) " "Inferred latch for \"S\[14\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698496 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[15\] mux3.vhd(21) " "Inferred latch for \"S\[15\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698496 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[16\] mux3.vhd(21) " "Inferred latch for \"S\[16\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698496 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[17\] mux3.vhd(21) " "Inferred latch for \"S\[17\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698496 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[18\] mux3.vhd(21) " "Inferred latch for \"S\[18\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698496 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[19\] mux3.vhd(21) " "Inferred latch for \"S\[19\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698496 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[20\] mux3.vhd(21) " "Inferred latch for \"S\[20\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698496 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[21\] mux3.vhd(21) " "Inferred latch for \"S\[21\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698496 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[22\] mux3.vhd(21) " "Inferred latch for \"S\[22\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698496 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[23\] mux3.vhd(21) " "Inferred latch for \"S\[23\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698496 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[24\] mux3.vhd(21) " "Inferred latch for \"S\[24\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698496 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[25\] mux3.vhd(21) " "Inferred latch for \"S\[25\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698496 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[26\] mux3.vhd(21) " "Inferred latch for \"S\[26\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698496 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[27\] mux3.vhd(21) " "Inferred latch for \"S\[27\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698496 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[28\] mux3.vhd(21) " "Inferred latch for \"S\[28\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698496 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[29\] mux3.vhd(21) " "Inferred latch for \"S\[29\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698496 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[30\] mux3.vhd(21) " "Inferred latch for \"S\[30\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698496 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[31\] mux3.vhd(21) " "Inferred latch for \"S\[31\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698496 "|datapath|mux3:mux3_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux2_1 " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux2_1\"" {  } { { "../Elementos/datapath.vhd" "mux2_1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 mux1:mux1_1 " "Elaborating entity \"mux1\" for hierarchy \"mux1:mux1_1\"" {  } { { "../Elementos/datapath.vhd" "mux1_1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux0 mux0:mux0_1 " "Elaborating entity \"mux0\" for hierarchy \"mux0:mux0_1\"" {  } { { "../Elementos/datapath.vhd" "mux0_1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:branch1 " "Elaborating entity \"branch\" for hierarchy \"branch:branch1\"" {  } { { "../Elementos/datapath.vhd" "branch1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu1 alu1:alu1_1 " "Elaborating entity \"alu1\" for hierarchy \"alu1:alu1_1\"" {  } { { "../Elementos/datapath.vhd" "alu1_1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575648698508 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux64 alu1.vhd(21) " "VHDL Process Statement warning at alu1.vhd(21): inferring latch(es) for signal or variable \"aux64\", which holds its previous value in one or more paths through the process" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575648698528 "|datapath|alu1:alu1_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux2_64 alu1.vhd(21) " "VHDL Process Statement warning at alu1.vhd(21): inferring latch(es) for signal or variable \"aux2_64\", which holds its previous value in one or more paths through the process" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575648698528 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[0\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[0\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698538 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[1\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[1\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698538 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[2\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[2\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698538 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[3\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[3\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698546 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[4\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[4\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698548 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[5\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[5\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698548 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[6\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[6\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698548 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[7\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[7\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698548 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[8\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[8\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698548 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[9\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[9\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698556 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[10\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[10\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698558 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[11\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[11\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698558 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[12\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[12\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698558 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[13\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[13\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698558 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[14\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[14\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698558 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[15\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[15\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698566 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[16\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[16\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698568 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[17\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[17\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698568 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[18\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[18\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698568 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[19\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[19\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698568 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[20\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[20\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698568 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[21\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[21\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698576 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[22\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[22\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698578 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[23\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[23\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698578 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[24\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[24\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698578 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[25\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[25\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698578 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[26\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[26\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698578 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[27\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[27\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698578 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[28\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[28\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698586 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[29\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[29\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698588 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[30\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[30\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698588 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[31\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[31\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698588 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[32\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[32\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698588 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[33\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[33\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698588 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[34\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[34\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698588 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[35\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[35\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698588 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[36\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[36\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698596 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[37\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[37\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698596 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[38\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[38\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698598 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[39\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[39\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698598 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[40\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[40\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698598 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[41\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[41\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698598 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[42\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[42\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698598 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[43\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[43\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698598 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[44\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[44\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698598 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[45\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[45\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698598 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[46\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[46\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698606 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[47\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[47\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698606 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[48\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[48\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698606 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[49\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[49\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698608 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[50\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[50\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698608 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[51\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[51\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698608 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[52\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[52\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698608 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[53\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[53\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698608 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[54\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[54\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698608 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[55\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[55\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698608 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[56\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[56\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698608 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[57\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[57\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698608 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[58\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[58\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698608 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[59\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[59\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698608 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[60\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[60\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698608 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[61\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[61\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698608 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[62\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[62\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698608 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[63\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[63\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698608 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[0\] alu1.vhd(21) " "Inferred latch for \"aux64\[0\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698608 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[1\] alu1.vhd(21) " "Inferred latch for \"aux64\[1\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698608 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[2\] alu1.vhd(21) " "Inferred latch for \"aux64\[2\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698608 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[3\] alu1.vhd(21) " "Inferred latch for \"aux64\[3\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698608 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[4\] alu1.vhd(21) " "Inferred latch for \"aux64\[4\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698608 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[5\] alu1.vhd(21) " "Inferred latch for \"aux64\[5\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698616 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[6\] alu1.vhd(21) " "Inferred latch for \"aux64\[6\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698616 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[7\] alu1.vhd(21) " "Inferred latch for \"aux64\[7\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698616 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[8\] alu1.vhd(21) " "Inferred latch for \"aux64\[8\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698616 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[9\] alu1.vhd(21) " "Inferred latch for \"aux64\[9\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698616 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[10\] alu1.vhd(21) " "Inferred latch for \"aux64\[10\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698616 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[11\] alu1.vhd(21) " "Inferred latch for \"aux64\[11\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[12\] alu1.vhd(21) " "Inferred latch for \"aux64\[12\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[13\] alu1.vhd(21) " "Inferred latch for \"aux64\[13\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[14\] alu1.vhd(21) " "Inferred latch for \"aux64\[14\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[15\] alu1.vhd(21) " "Inferred latch for \"aux64\[15\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[16\] alu1.vhd(21) " "Inferred latch for \"aux64\[16\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[17\] alu1.vhd(21) " "Inferred latch for \"aux64\[17\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[18\] alu1.vhd(21) " "Inferred latch for \"aux64\[18\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[19\] alu1.vhd(21) " "Inferred latch for \"aux64\[19\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[20\] alu1.vhd(21) " "Inferred latch for \"aux64\[20\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[21\] alu1.vhd(21) " "Inferred latch for \"aux64\[21\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[22\] alu1.vhd(21) " "Inferred latch for \"aux64\[22\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[23\] alu1.vhd(21) " "Inferred latch for \"aux64\[23\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[24\] alu1.vhd(21) " "Inferred latch for \"aux64\[24\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[25\] alu1.vhd(21) " "Inferred latch for \"aux64\[25\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[26\] alu1.vhd(21) " "Inferred latch for \"aux64\[26\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[27\] alu1.vhd(21) " "Inferred latch for \"aux64\[27\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[28\] alu1.vhd(21) " "Inferred latch for \"aux64\[28\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[29\] alu1.vhd(21) " "Inferred latch for \"aux64\[29\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[30\] alu1.vhd(21) " "Inferred latch for \"aux64\[30\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[31\] alu1.vhd(21) " "Inferred latch for \"aux64\[31\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[32\] alu1.vhd(21) " "Inferred latch for \"aux64\[32\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[33\] alu1.vhd(21) " "Inferred latch for \"aux64\[33\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[34\] alu1.vhd(21) " "Inferred latch for \"aux64\[34\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698618 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[35\] alu1.vhd(21) " "Inferred latch for \"aux64\[35\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698626 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[36\] alu1.vhd(21) " "Inferred latch for \"aux64\[36\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698626 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[37\] alu1.vhd(21) " "Inferred latch for \"aux64\[37\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698626 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[38\] alu1.vhd(21) " "Inferred latch for \"aux64\[38\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698626 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[39\] alu1.vhd(21) " "Inferred latch for \"aux64\[39\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698626 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[40\] alu1.vhd(21) " "Inferred latch for \"aux64\[40\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698626 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[41\] alu1.vhd(21) " "Inferred latch for \"aux64\[41\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698626 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[42\] alu1.vhd(21) " "Inferred latch for \"aux64\[42\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[43\] alu1.vhd(21) " "Inferred latch for \"aux64\[43\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[44\] alu1.vhd(21) " "Inferred latch for \"aux64\[44\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[45\] alu1.vhd(21) " "Inferred latch for \"aux64\[45\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[46\] alu1.vhd(21) " "Inferred latch for \"aux64\[46\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[47\] alu1.vhd(21) " "Inferred latch for \"aux64\[47\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[48\] alu1.vhd(21) " "Inferred latch for \"aux64\[48\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[49\] alu1.vhd(21) " "Inferred latch for \"aux64\[49\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[50\] alu1.vhd(21) " "Inferred latch for \"aux64\[50\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[51\] alu1.vhd(21) " "Inferred latch for \"aux64\[51\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[52\] alu1.vhd(21) " "Inferred latch for \"aux64\[52\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[53\] alu1.vhd(21) " "Inferred latch for \"aux64\[53\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[54\] alu1.vhd(21) " "Inferred latch for \"aux64\[54\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[55\] alu1.vhd(21) " "Inferred latch for \"aux64\[55\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[56\] alu1.vhd(21) " "Inferred latch for \"aux64\[56\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[57\] alu1.vhd(21) " "Inferred latch for \"aux64\[57\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[58\] alu1.vhd(21) " "Inferred latch for \"aux64\[58\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[59\] alu1.vhd(21) " "Inferred latch for \"aux64\[59\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[60\] alu1.vhd(21) " "Inferred latch for \"aux64\[60\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[61\] alu1.vhd(21) " "Inferred latch for \"aux64\[61\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[62\] alu1.vhd(21) " "Inferred latch for \"aux64\[62\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[63\] alu1.vhd(21) " "Inferred latch for \"aux64\[63\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575648698628 "|datapath|alu1:alu1_1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[0\] " "Latch outCheck:checkOut\|S\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[1\] " "Latch outCheck:checkOut\|S\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[2\] " "Latch outCheck:checkOut\|S\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[3\] " "Latch outCheck:checkOut\|S\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[4\] " "Latch outCheck:checkOut\|S\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[5\] " "Latch outCheck:checkOut\|S\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[6\] " "Latch outCheck:checkOut\|S\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[7\] " "Latch outCheck:checkOut\|S\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[8\] " "Latch outCheck:checkOut\|S\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[9\] " "Latch outCheck:checkOut\|S\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[10\] " "Latch outCheck:checkOut\|S\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[11\] " "Latch outCheck:checkOut\|S\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[12\] " "Latch outCheck:checkOut\|S\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[13\] " "Latch outCheck:checkOut\|S\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[14\] " "Latch outCheck:checkOut\|S\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[15\] " "Latch outCheck:checkOut\|S\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[16\] " "Latch outCheck:checkOut\|S\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[17\] " "Latch outCheck:checkOut\|S\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[18\] " "Latch outCheck:checkOut\|S\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[19\] " "Latch outCheck:checkOut\|S\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[20\] " "Latch outCheck:checkOut\|S\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[21\] " "Latch outCheck:checkOut\|S\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[22\] " "Latch outCheck:checkOut\|S\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[23\] " "Latch outCheck:checkOut\|S\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[24\] " "Latch outCheck:checkOut\|S\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[25\] " "Latch outCheck:checkOut\|S\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[26\] " "Latch outCheck:checkOut\|S\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[27\] " "Latch outCheck:checkOut\|S\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[28\] " "Latch outCheck:checkOut\|S\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[29\] " "Latch outCheck:checkOut\|S\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[30\] " "Latch outCheck:checkOut\|S\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[31\] " "Latch outCheck:checkOut\|S\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[31\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[31\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[32\] " "Latch outCheck:checkOut\|S\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[33\] " "Latch outCheck:checkOut\|S\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[34\] " "Latch outCheck:checkOut\|S\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[35\] " "Latch outCheck:checkOut\|S\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[36\] " "Latch outCheck:checkOut\|S\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[37\] " "Latch outCheck:checkOut\|S\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[38\] " "Latch outCheck:checkOut\|S\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[39\] " "Latch outCheck:checkOut\|S\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[40\] " "Latch outCheck:checkOut\|S\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[41\] " "Latch outCheck:checkOut\|S\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[42\] " "Latch outCheck:checkOut\|S\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[43\] " "Latch outCheck:checkOut\|S\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[44\] " "Latch outCheck:checkOut\|S\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[45\] " "Latch outCheck:checkOut\|S\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[46\] " "Latch outCheck:checkOut\|S\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[47\] " "Latch outCheck:checkOut\|S\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[48\] " "Latch outCheck:checkOut\|S\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[49\] " "Latch outCheck:checkOut\|S\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[50\] " "Latch outCheck:checkOut\|S\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[51\] " "Latch outCheck:checkOut\|S\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[52\] " "Latch outCheck:checkOut\|S\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[53\] " "Latch outCheck:checkOut\|S\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[54\] " "Latch outCheck:checkOut\|S\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[55\] " "Latch outCheck:checkOut\|S\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[56\] " "Latch outCheck:checkOut\|S\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[57\] " "Latch outCheck:checkOut\|S\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784793 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784793 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[58\] " "Latch outCheck:checkOut\|S\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784801 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[59\] " "Latch outCheck:checkOut\|S\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784801 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784801 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[60\] " "Latch outCheck:checkOut\|S\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784802 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[61\] " "Latch outCheck:checkOut\|S\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784802 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[62\] " "Latch outCheck:checkOut\|S\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[33\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784802 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[63\] " "Latch outCheck:checkOut\|S\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[63\]~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|banco_muxes:muxes_rs2\|mux2to1_64:mux10\|S\[63\]~synth" {  } { { "../Elementos/elementos do regfile/mux2to1_64.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux2to1_64.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784802 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[0\] " "Latch addressSignal:addressSignal_1\|S\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784802 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[1\] " "Latch addressSignal:addressSignal_1\|S\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784802 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[2\] " "Latch addressSignal:addressSignal_1\|S\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784802 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[3\] " "Latch addressSignal:addressSignal_1\|S\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784802 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[4\] " "Latch addressSignal:addressSignal_1\|S\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784802 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[5\] " "Latch addressSignal:addressSignal_1\|S\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784802 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[6\] " "Latch addressSignal:addressSignal_1\|S\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784802 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[7\] " "Latch addressSignal:addressSignal_1\|S\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784802 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784802 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[8\] " "Latch addressSignal:addressSignal_1\|S\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[9\] " "Latch addressSignal:addressSignal_1\|S\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[10\] " "Latch addressSignal:addressSignal_1\|S\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[11\] " "Latch addressSignal:addressSignal_1\|S\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[12\] " "Latch addressSignal:addressSignal_1\|S\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[13\] " "Latch addressSignal:addressSignal_1\|S\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[31\] " "Latch alu1:alu1_1\|aux64\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[31\] " "Latch alu1:alu1_1\|aux2_64\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[63\] " "Latch alu1:alu1_1\|aux64\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[62\] " "Latch alu1:alu1_1\|aux64\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[61\] " "Latch alu1:alu1_1\|aux64\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[60\] " "Latch alu1:alu1_1\|aux64\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[59\] " "Latch alu1:alu1_1\|aux64\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[58\] " "Latch alu1:alu1_1\|aux64\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[57\] " "Latch alu1:alu1_1\|aux64\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[56\] " "Latch alu1:alu1_1\|aux64\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[55\] " "Latch alu1:alu1_1\|aux64\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[54\] " "Latch alu1:alu1_1\|aux64\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[53\] " "Latch alu1:alu1_1\|aux64\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[52\] " "Latch alu1:alu1_1\|aux64\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[51\] " "Latch alu1:alu1_1\|aux64\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[50\] " "Latch alu1:alu1_1\|aux64\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[49\] " "Latch alu1:alu1_1\|aux64\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[48\] " "Latch alu1:alu1_1\|aux64\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[47\] " "Latch alu1:alu1_1\|aux64\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[46\] " "Latch alu1:alu1_1\|aux64\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[45\] " "Latch alu1:alu1_1\|aux64\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[44\] " "Latch alu1:alu1_1\|aux64\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[43\] " "Latch alu1:alu1_1\|aux64\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[42\] " "Latch alu1:alu1_1\|aux64\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[41\] " "Latch alu1:alu1_1\|aux64\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[40\] " "Latch alu1:alu1_1\|aux64\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[39\] " "Latch alu1:alu1_1\|aux64\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[38\] " "Latch alu1:alu1_1\|aux64\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[37\] " "Latch alu1:alu1_1\|aux64\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[36\] " "Latch alu1:alu1_1\|aux64\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[35\] " "Latch alu1:alu1_1\|aux64\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[34\] " "Latch alu1:alu1_1\|aux64\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[33\] " "Latch alu1:alu1_1\|aux64\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[32\] " "Latch alu1:alu1_1\|aux64\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[30\] " "Latch alu1:alu1_1\|aux64\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[29\] " "Latch alu1:alu1_1\|aux64\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[28\] " "Latch alu1:alu1_1\|aux64\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[27\] " "Latch alu1:alu1_1\|aux64\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[26\] " "Latch alu1:alu1_1\|aux64\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[25\] " "Latch alu1:alu1_1\|aux64\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[24\] " "Latch alu1:alu1_1\|aux64\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[23\] " "Latch alu1:alu1_1\|aux64\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[22\] " "Latch alu1:alu1_1\|aux64\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[21\] " "Latch alu1:alu1_1\|aux64\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[20\] " "Latch alu1:alu1_1\|aux64\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[19\] " "Latch alu1:alu1_1\|aux64\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[18\] " "Latch alu1:alu1_1\|aux64\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[17\] " "Latch alu1:alu1_1\|aux64\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[16\] " "Latch alu1:alu1_1\|aux64\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[15\] " "Latch alu1:alu1_1\|aux64\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[14\] " "Latch alu1:alu1_1\|aux64\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[13\] " "Latch alu1:alu1_1\|aux64\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[12\] " "Latch alu1:alu1_1\|aux64\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[11\] " "Latch alu1:alu1_1\|aux64\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[10\] " "Latch alu1:alu1_1\|aux64\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[9\] " "Latch alu1:alu1_1\|aux64\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[8\] " "Latch alu1:alu1_1\|aux64\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[7\] " "Latch alu1:alu1_1\|aux64\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[6\] " "Latch alu1:alu1_1\|aux64\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[5\] " "Latch alu1:alu1_1\|aux64\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784804 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[4\] " "Latch alu1:alu1_1\|aux64\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784812 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[3\] " "Latch alu1:alu1_1\|aux64\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784812 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[2\] " "Latch alu1:alu1_1\|aux64\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784812 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[1\] " "Latch alu1:alu1_1\|aux64\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784812 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[0\] " "Latch alu1:alu1_1\|aux64\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784812 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[63\] " "Latch alu1:alu1_1\|aux2_64\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784812 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[63\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784812 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[62\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784812 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[62\] " "Latch alu1:alu1_1\|aux2_64\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784812 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[61\] " "Latch alu1:alu1_1\|aux2_64\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784812 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[61\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784812 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[60\] " "Latch alu1:alu1_1\|aux2_64\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784812 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[60\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784812 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[59\] " "Latch alu1:alu1_1\|aux2_64\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784812 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[59\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784812 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[58\] " "Latch alu1:alu1_1\|aux2_64\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784812 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[58\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[57\] " "Latch alu1:alu1_1\|aux2_64\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[57\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[56\] " "Latch alu1:alu1_1\|aux2_64\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[56\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[55\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[55\] " "Latch alu1:alu1_1\|aux2_64\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[54\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[54\] " "Latch alu1:alu1_1\|aux2_64\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[53\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[53\] " "Latch alu1:alu1_1\|aux2_64\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[52\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[52\] " "Latch alu1:alu1_1\|aux2_64\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[51\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[51\] " "Latch alu1:alu1_1\|aux2_64\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[50\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[50\] " "Latch alu1:alu1_1\|aux2_64\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[49\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[49\] " "Latch alu1:alu1_1\|aux2_64\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[48\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[48\] " "Latch alu1:alu1_1\|aux2_64\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[47\] " "Latch alu1:alu1_1\|aux2_64\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[47\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[46\] " "Latch alu1:alu1_1\|aux2_64\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[46\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[45\] " "Latch alu1:alu1_1\|aux2_64\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[45\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[44\] " "Latch alu1:alu1_1\|aux2_64\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[44\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[43\] " "Latch alu1:alu1_1\|aux2_64\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[43\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[42\] " "Latch alu1:alu1_1\|aux2_64\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[42\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[41\] " "Latch alu1:alu1_1\|aux2_64\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[41\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[40\] " "Latch alu1:alu1_1\|aux2_64\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[40\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[39\] " "Latch alu1:alu1_1\|aux2_64\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[39\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[38\] " "Latch alu1:alu1_1\|aux2_64\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[38\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[37\] " "Latch alu1:alu1_1\|aux2_64\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[37\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[36\] " "Latch alu1:alu1_1\|aux2_64\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[36\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[35\] " "Latch alu1:alu1_1\|aux2_64\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[35\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[34\] " "Latch alu1:alu1_1\|aux2_64\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[34\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[33\] " "Latch alu1:alu1_1\|aux2_64\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[33\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[32\] " "Latch alu1:alu1_1\|aux2_64\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[32\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[31\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[30\] " "Latch alu1:alu1_1\|aux2_64\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[30\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[29\] " "Latch alu1:alu1_1\|aux2_64\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784814 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[29\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784822 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[28\] " "Latch alu1:alu1_1\|aux2_64\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784822 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[28\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784822 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[27\] " "Latch alu1:alu1_1\|aux2_64\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784822 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[27\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784822 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[26\] " "Latch alu1:alu1_1\|aux2_64\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784822 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[26\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784822 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[25\] " "Latch alu1:alu1_1\|aux2_64\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784822 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[25\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784822 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[24\] " "Latch alu1:alu1_1\|aux2_64\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784822 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[24\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784822 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[23\] " "Latch alu1:alu1_1\|aux2_64\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784822 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[23\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784822 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[22\] " "Latch alu1:alu1_1\|aux2_64\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784822 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[22\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784822 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[21\] " "Latch alu1:alu1_1\|aux2_64\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[21\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[20\] " "Latch alu1:alu1_1\|aux2_64\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[20\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[19\] " "Latch alu1:alu1_1\|aux2_64\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[19\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[18\] " "Latch alu1:alu1_1\|aux2_64\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[18\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[17\] " "Latch alu1:alu1_1\|aux2_64\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[17\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[16\] " "Latch alu1:alu1_1\|aux2_64\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[16\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[15\] " "Latch alu1:alu1_1\|aux2_64\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[15\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[13\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[13\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[14\] " "Latch alu1:alu1_1\|aux2_64\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[14\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[13\] " "Latch alu1:alu1_1\|aux2_64\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[13\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[12\] " "Latch alu1:alu1_1\|aux2_64\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[12\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[11\] " "Latch alu1:alu1_1\|aux2_64\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[11\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[10\] " "Latch alu1:alu1_1\|aux2_64\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[10\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[9\] " "Latch alu1:alu1_1\|aux2_64\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[9\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[8\] " "Latch alu1:alu1_1\|aux2_64\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[8\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[7\] " "Latch alu1:alu1_1\|aux2_64\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[7\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[6\] " "Latch alu1:alu1_1\|aux2_64\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[6\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[5\] " "Latch alu1:alu1_1\|aux2_64\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[5\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[4\] " "Latch alu1:alu1_1\|aux2_64\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[4\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[3\] " "Latch alu1:alu1_1\|aux2_64\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[3\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[2\] " "Latch alu1:alu1_1\|aux2_64\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[2\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[1\] " "Latch alu1:alu1_1\|aux2_64\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[1\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[0\] " "Latch alu1:alu1_1\|aux2_64\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[0\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[0\] " "Latch mux3:mux3_1\|S\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[1\] " "Latch mux3:mux3_1\|S\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[2\] " "Latch mux3:mux3_1\|S\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[3\] " "Latch mux3:mux3_1\|S\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[4\] " "Latch mux3:mux3_1\|S\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[5\] " "Latch mux3:mux3_1\|S\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[6\] " "Latch mux3:mux3_1\|S\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[7\] " "Latch mux3:mux3_1\|S\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[8\] " "Latch mux3:mux3_1\|S\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[9\] " "Latch mux3:mux3_1\|S\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[10\] " "Latch mux3:mux3_1\|S\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784824 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[11\] " "Latch mux3:mux3_1\|S\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575648784832 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575648784832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575648812354 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575648812354 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11947 " "Implemented 11947 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "115 " "Implemented 115 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575648813061 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575648813061 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11675 " "Implemented 11675 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575648813061 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1575648813061 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575648813061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 573 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 573 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575648813208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 13:13:33 2019 " "Processing ended: Fri Dec 06 13:13:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575648813208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:57 " "Elapsed time: 00:01:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575648813208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575648813208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575648813208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575648814525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575648814525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 13:13:34 2019 " "Processing started: Fri Dec 06 13:13:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575648814525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575648814525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off datapath -c datapath " "Command: quartus_fit --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575648814525 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575648814594 ""}
{ "Info" "0" "" "Project  = datapath" {  } {  } 0 0 "Project  = datapath" 0 0 "Fitter" 0 0 1575648814594 ""}
{ "Info" "0" "" "Revision = datapath" {  } {  } 0 0 "Revision = datapath" 0 0 "Fitter" 0 0 1575648814594 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1575648814955 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "datapath EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"datapath\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575648815042 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575648815077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575648815077 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575648815248 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575648815258 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575648815802 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575648815802 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575648815802 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 14603 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575648815855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 14604 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575648815855 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 14605 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575648815855 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575648815855 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575648815855 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "208 208 " "No exact pin location assignment(s) for 208 pins of 208 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[0\] " "Pin dataOUT\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[0] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[1\] " "Pin dataOUT\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[1] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[2\] " "Pin dataOUT\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[2] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[3\] " "Pin dataOUT\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[3] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[4\] " "Pin dataOUT\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[4] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[5\] " "Pin dataOUT\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[5] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[6\] " "Pin dataOUT\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[6] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[7\] " "Pin dataOUT\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[7] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[8\] " "Pin dataOUT\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[8] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[9\] " "Pin dataOUT\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[9] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[10\] " "Pin dataOUT\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[10] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[11\] " "Pin dataOUT\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[11] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[12\] " "Pin dataOUT\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[12] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[13\] " "Pin dataOUT\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[13] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[14\] " "Pin dataOUT\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[14] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[15\] " "Pin dataOUT\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[15] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[16\] " "Pin dataOUT\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[16] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[17\] " "Pin dataOUT\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[17] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[18\] " "Pin dataOUT\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[18] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[19\] " "Pin dataOUT\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[19] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[20\] " "Pin dataOUT\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[20] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[21\] " "Pin dataOUT\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[21] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[22\] " "Pin dataOUT\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[22] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[23\] " "Pin dataOUT\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[23] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[24\] " "Pin dataOUT\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[24] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[25\] " "Pin dataOUT\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[25] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[26\] " "Pin dataOUT\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[26] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[27\] " "Pin dataOUT\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[27] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[28\] " "Pin dataOUT\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[28] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[29\] " "Pin dataOUT\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[29] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[30\] " "Pin dataOUT\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[30] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[31\] " "Pin dataOUT\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[31] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[32\] " "Pin dataOUT\[32\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[32] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[33\] " "Pin dataOUT\[33\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[33] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[34\] " "Pin dataOUT\[34\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[34] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[35\] " "Pin dataOUT\[35\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[35] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[36\] " "Pin dataOUT\[36\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[36] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[37\] " "Pin dataOUT\[37\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[37] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[38\] " "Pin dataOUT\[38\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[38] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[39\] " "Pin dataOUT\[39\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[39] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[40\] " "Pin dataOUT\[40\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[40] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[41\] " "Pin dataOUT\[41\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[41] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[42\] " "Pin dataOUT\[42\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[42] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[43\] " "Pin dataOUT\[43\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[43] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[44\] " "Pin dataOUT\[44\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[44] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[45\] " "Pin dataOUT\[45\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[45] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[46\] " "Pin dataOUT\[46\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[46] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[47\] " "Pin dataOUT\[47\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[47] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[48\] " "Pin dataOUT\[48\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[48] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[49\] " "Pin dataOUT\[49\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[49] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[50\] " "Pin dataOUT\[50\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[50] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[51\] " "Pin dataOUT\[51\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[51] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[52\] " "Pin dataOUT\[52\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[52] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[53\] " "Pin dataOUT\[53\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[53] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[54\] " "Pin dataOUT\[54\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[54] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[55\] " "Pin dataOUT\[55\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[55] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[56\] " "Pin dataOUT\[56\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[56] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[57\] " "Pin dataOUT\[57\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[57] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[58\] " "Pin dataOUT\[58\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[58] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[59\] " "Pin dataOUT\[59\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[59] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[60\] " "Pin dataOUT\[60\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[60] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[61\] " "Pin dataOUT\[61\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[61] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[62\] " "Pin dataOUT\[62\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[62] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataOUT\[63\] " "Pin dataOUT\[63\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataOUT[63] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataOUT[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branchOUT\[0\] " "Pin branchOUT\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { branchOUT[0] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 14 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branchOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branchOUT\[1\] " "Pin branchOUT\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { branchOUT[1] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 14 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branchOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branchOUT\[2\] " "Pin branchOUT\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { branchOUT[2] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 14 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { branchOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAddress\[0\] " "Pin outAddress\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAddress[0] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAddress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAddress\[1\] " "Pin outAddress\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAddress[1] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAddress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAddress\[2\] " "Pin outAddress\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAddress[2] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAddress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAddress\[3\] " "Pin outAddress\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAddress[3] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAddress[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAddress\[4\] " "Pin outAddress\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAddress[4] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAddress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAddress\[5\] " "Pin outAddress\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAddress[5] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAddress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAddress\[6\] " "Pin outAddress\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAddress[6] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAddress[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAddress\[7\] " "Pin outAddress\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAddress[7] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAddress[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAddress\[8\] " "Pin outAddress\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAddress[8] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAddress[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAddress\[9\] " "Pin outAddress\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAddress[9] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAddress[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAddress\[10\] " "Pin outAddress\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAddress[10] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAddress[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAddress\[11\] " "Pin outAddress\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAddress[11] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAddress[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAddress\[12\] " "Pin outAddress\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAddress[12] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAddress[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outAddress\[13\] " "Pin outAddress\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outAddress[13] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 17 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outAddress[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressMemProg\[0\] " "Pin addressMemProg\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressMemProg[0] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressMemProg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressMemProg\[1\] " "Pin addressMemProg\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressMemProg[1] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressMemProg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressMemProg\[2\] " "Pin addressMemProg\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressMemProg[2] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressMemProg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressMemProg\[3\] " "Pin addressMemProg\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressMemProg[3] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressMemProg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressMemProg\[4\] " "Pin addressMemProg\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressMemProg[4] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressMemProg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressMemProg\[5\] " "Pin addressMemProg\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressMemProg[5] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressMemProg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressMemProg\[6\] " "Pin addressMemProg\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressMemProg[6] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressMemProg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressMemProg\[7\] " "Pin addressMemProg\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressMemProg[7] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressMemProg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressMemProg\[8\] " "Pin addressMemProg\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressMemProg[8] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressMemProg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressMemProg\[9\] " "Pin addressMemProg\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressMemProg[9] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressMemProg[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressMemProg\[10\] " "Pin addressMemProg\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressMemProg[10] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressMemProg[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addressMemProg\[11\] " "Pin addressMemProg\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { addressMemProg[11] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressMemProg[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enableOUTcheck " "Pin enableOUTcheck not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { enableOUTcheck } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enableOUTcheck } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selAlu\[0\] " "Pin selAlu\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { selAlu[0] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selAlu[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selMUX1 " "Pin selMUX1 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { selMUX1 } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 8 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selMUX1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selMUX2 " "Pin selMUX2 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { selMUX2 } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 8 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selMUX2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selAlu\[4\] " "Pin selAlu\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { selAlu[4] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selAlu[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selAlu\[1\] " "Pin selAlu\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { selAlu[1] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selAlu[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selAlu\[3\] " "Pin selAlu\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { selAlu[3] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selAlu[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selAlu\[2\] " "Pin selAlu\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { selAlu[2] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selAlu[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selMUX0\[1\] " "Pin selMUX0\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { selMUX0[1] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selMUX0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selMUX0\[0\] " "Pin selMUX0\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { selMUX0[0] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selMUX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[63\] " "Pin dataIN\[63\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[63] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enableINcheck " "Pin enableINcheck not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { enableINcheck } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 16 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enableINcheck } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enableRegfile " "Pin enableRegfile not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { enableRegfile } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 7 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enableRegfile } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[15\] " "Pin outMemProg\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[15] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selRI " "Pin selRI not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { selRI } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 9 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selRI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[16\] " "Pin outMemProg\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[16] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[19\] " "Pin outMemProg\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[19] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[17\] " "Pin outMemProg\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[17] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[18\] " "Pin outMemProg\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[18] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[20\] " "Pin outMemProg\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[20] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[21\] " "Pin outMemProg\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[21] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[24\] " "Pin outMemProg\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[24] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[22\] " "Pin outMemProg\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[22] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[23\] " "Pin outMemProg\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[23] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[62\] " "Pin dataIN\[62\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[62] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[61\] " "Pin dataIN\[61\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[61] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[60\] " "Pin dataIN\[60\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[60] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[59\] " "Pin dataIN\[59\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[59] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[58\] " "Pin dataIN\[58\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[58] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[57\] " "Pin dataIN\[57\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[57] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[56\] " "Pin dataIN\[56\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[56] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[55\] " "Pin dataIN\[55\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[55] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[54\] " "Pin dataIN\[54\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[54] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[53\] " "Pin dataIN\[53\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[53] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[52\] " "Pin dataIN\[52\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[52] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[51\] " "Pin dataIN\[51\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[51] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[50\] " "Pin dataIN\[50\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[50] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[49\] " "Pin dataIN\[49\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[49] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[48\] " "Pin dataIN\[48\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[48] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[47\] " "Pin dataIN\[47\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[47] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[46\] " "Pin dataIN\[46\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[46] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[45\] " "Pin dataIN\[45\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[45] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[44\] " "Pin dataIN\[44\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[44] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[43\] " "Pin dataIN\[43\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[43] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[42\] " "Pin dataIN\[42\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[42] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[41\] " "Pin dataIN\[41\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[41] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[40\] " "Pin dataIN\[40\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[40] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[39\] " "Pin dataIN\[39\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[39] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[38\] " "Pin dataIN\[38\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[38] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[37\] " "Pin dataIN\[37\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[37] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[36\] " "Pin dataIN\[36\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[36] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[35\] " "Pin dataIN\[35\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[35] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[34\] " "Pin dataIN\[34\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[34] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[33\] " "Pin dataIN\[33\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[33] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[32\] " "Pin dataIN\[32\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[32] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[31\] " "Pin dataIN\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[31] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[30\] " "Pin dataIN\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[30] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[29\] " "Pin dataIN\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[29] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[28\] " "Pin dataIN\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[28] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[27\] " "Pin dataIN\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[27] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[26\] " "Pin dataIN\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[26] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[25\] " "Pin dataIN\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[25] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[24\] " "Pin dataIN\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[24] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[23\] " "Pin dataIN\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[23] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[22\] " "Pin dataIN\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[22] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[21\] " "Pin dataIN\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[21] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[20\] " "Pin dataIN\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[20] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[19\] " "Pin dataIN\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[19] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[18\] " "Pin dataIN\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[18] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[17\] " "Pin dataIN\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[17] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[16\] " "Pin dataIN\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[16] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[15\] " "Pin dataIN\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[15] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[14\] " "Pin dataIN\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[14] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[13\] " "Pin dataIN\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[13] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[12\] " "Pin dataIN\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[12] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[11\] " "Pin dataIN\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[11] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[10\] " "Pin dataIN\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[10] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[9\] " "Pin dataIN\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[9] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[8\] " "Pin dataIN\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[8] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[7\] " "Pin dataIN\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[7] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[6\] " "Pin dataIN\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[6] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[5\] " "Pin dataIN\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[5] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[4\] " "Pin dataIN\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[4] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[3\] " "Pin dataIN\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[3] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[2\] " "Pin dataIN\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[2] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[1\] " "Pin dataIN\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[1] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataIN\[0\] " "Pin dataIN\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dataIN[0] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataIN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selPC\[1\] " "Pin selPC\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { selPC[1] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selPC\[0\] " "Pin selPC\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { selPC[0] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[31\] " "Pin outMemProg\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[31] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[30\] " "Pin outMemProg\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[30] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[29\] " "Pin outMemProg\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[29] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[28\] " "Pin outMemProg\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[28] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[27\] " "Pin outMemProg\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[27] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[26\] " "Pin outMemProg\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[26] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[25\] " "Pin outMemProg\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[25] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[14\] " "Pin outMemProg\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[14] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[13\] " "Pin outMemProg\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[13] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[12\] " "Pin outMemProg\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[12] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[11\] " "Pin outMemProg\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[11] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[10\] " "Pin outMemProg\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[10] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[9\] " "Pin outMemProg\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[9] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[8\] " "Pin outMemProg\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[8] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[7\] " "Pin outMemProg\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[7] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[6\] " "Pin outMemProg\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[6] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[5\] " "Pin outMemProg\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[5] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[4\] " "Pin outMemProg\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[4] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[3\] " "Pin outMemProg\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[3] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[2\] " "Pin outMemProg\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[2] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[1\] " "Pin outMemProg\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[1] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMemProg\[0\] " "Pin outMemProg\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMemProg[0] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 19 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMemProg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr " "Pin wr not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { wr } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selMUX3\[1\] " "Pin selMUX3\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { selMUX3[1] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selMUX3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selMUX3\[0\] " "Pin selMUX3\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { selMUX3[0] } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { selMUX3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1575648816148 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1575648816148 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "282 " "TimeQuest Timing Analyzer is analyzing 282 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1575648816980 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "datapath.sdc " "Synopsys Design Constraints File file not found: 'datapath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575648816990 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575648816990 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~100  from: cin  to: combout " "Cell: alu1_1\|Add0~100  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~100  from: dataa  to: combout " "Cell: alu1_1\|Add0~100  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~102  from: cin  to: combout " "Cell: alu1_1\|Add0~102  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~102  from: dataa  to: combout " "Cell: alu1_1\|Add0~102  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~104  from: cin  to: combout " "Cell: alu1_1\|Add0~104  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~104  from: dataa  to: combout " "Cell: alu1_1\|Add0~104  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~106  from: cin  to: combout " "Cell: alu1_1\|Add0~106  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~106  from: dataa  to: combout " "Cell: alu1_1\|Add0~106  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~108  from: cin  to: combout " "Cell: alu1_1\|Add0~108  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~108  from: dataa  to: combout " "Cell: alu1_1\|Add0~108  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~110  from: cin  to: combout " "Cell: alu1_1\|Add0~110  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~110  from: dataa  to: combout " "Cell: alu1_1\|Add0~110  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~112  from: cin  to: combout " "Cell: alu1_1\|Add0~112  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~112  from: dataa  to: combout " "Cell: alu1_1\|Add0~112  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~114  from: cin  to: combout " "Cell: alu1_1\|Add0~114  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~114  from: dataa  to: combout " "Cell: alu1_1\|Add0~114  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~116  from: cin  to: combout " "Cell: alu1_1\|Add0~116  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~116  from: dataa  to: combout " "Cell: alu1_1\|Add0~116  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~118  from: cin  to: combout " "Cell: alu1_1\|Add0~118  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~118  from: dataa  to: combout " "Cell: alu1_1\|Add0~118  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~120  from: cin  to: combout " "Cell: alu1_1\|Add0~120  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~120  from: dataa  to: combout " "Cell: alu1_1\|Add0~120  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~122  from: cin  to: combout " "Cell: alu1_1\|Add0~122  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~122  from: dataa  to: combout " "Cell: alu1_1\|Add0~122  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~124  from: cin  to: combout " "Cell: alu1_1\|Add0~124  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~124  from: dataa  to: combout " "Cell: alu1_1\|Add0~124  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~126  from: cin  to: combout " "Cell: alu1_1\|Add0~126  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~126  from: dataa  to: combout " "Cell: alu1_1\|Add0~126  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~22  from: dataa  to: combout " "Cell: alu1_1\|Add0~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~24  from: cin  to: combout " "Cell: alu1_1\|Add0~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~24  from: dataa  to: combout " "Cell: alu1_1\|Add0~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~26  from: cin  to: combout " "Cell: alu1_1\|Add0~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~26  from: dataa  to: combout " "Cell: alu1_1\|Add0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~28  from: cin  to: combout " "Cell: alu1_1\|Add0~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~28  from: dataa  to: combout " "Cell: alu1_1\|Add0~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~30  from: cin  to: combout " "Cell: alu1_1\|Add0~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~30  from: dataa  to: combout " "Cell: alu1_1\|Add0~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~32  from: cin  to: combout " "Cell: alu1_1\|Add0~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~32  from: dataa  to: combout " "Cell: alu1_1\|Add0~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~34  from: cin  to: combout " "Cell: alu1_1\|Add0~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~34  from: dataa  to: combout " "Cell: alu1_1\|Add0~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~36  from: cin  to: combout " "Cell: alu1_1\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~36  from: dataa  to: combout " "Cell: alu1_1\|Add0~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~38  from: cin  to: combout " "Cell: alu1_1\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~38  from: dataa  to: combout " "Cell: alu1_1\|Add0~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~40  from: cin  to: combout " "Cell: alu1_1\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~40  from: dataa  to: combout " "Cell: alu1_1\|Add0~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~42  from: cin  to: combout " "Cell: alu1_1\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~42  from: dataa  to: combout " "Cell: alu1_1\|Add0~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~44  from: cin  to: combout " "Cell: alu1_1\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~44  from: dataa  to: combout " "Cell: alu1_1\|Add0~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~46  from: cin  to: combout " "Cell: alu1_1\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~46  from: dataa  to: combout " "Cell: alu1_1\|Add0~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~48  from: cin  to: combout " "Cell: alu1_1\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~48  from: dataa  to: combout " "Cell: alu1_1\|Add0~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~50  from: cin  to: combout " "Cell: alu1_1\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~50  from: dataa  to: combout " "Cell: alu1_1\|Add0~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~52  from: cin  to: combout " "Cell: alu1_1\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~52  from: dataa  to: combout " "Cell: alu1_1\|Add0~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~54  from: cin  to: combout " "Cell: alu1_1\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~54  from: dataa  to: combout " "Cell: alu1_1\|Add0~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~56  from: cin  to: combout " "Cell: alu1_1\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~56  from: dataa  to: combout " "Cell: alu1_1\|Add0~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~58  from: cin  to: combout " "Cell: alu1_1\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~58  from: dataa  to: combout " "Cell: alu1_1\|Add0~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~60  from: cin  to: combout " "Cell: alu1_1\|Add0~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~60  from: dataa  to: combout " "Cell: alu1_1\|Add0~60  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~62  from: cin  to: combout " "Cell: alu1_1\|Add0~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~62  from: dataa  to: combout " "Cell: alu1_1\|Add0~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~64  from: cin  to: combout " "Cell: alu1_1\|Add0~64  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~64  from: dataa  to: combout " "Cell: alu1_1\|Add0~64  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~66  from: cin  to: combout " "Cell: alu1_1\|Add0~66  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~66  from: dataa  to: combout " "Cell: alu1_1\|Add0~66  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~68  from: cin  to: combout " "Cell: alu1_1\|Add0~68  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~68  from: dataa  to: combout " "Cell: alu1_1\|Add0~68  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~70  from: cin  to: combout " "Cell: alu1_1\|Add0~70  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~70  from: dataa  to: combout " "Cell: alu1_1\|Add0~70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~72  from: cin  to: combout " "Cell: alu1_1\|Add0~72  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~72  from: dataa  to: combout " "Cell: alu1_1\|Add0~72  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~74  from: cin  to: combout " "Cell: alu1_1\|Add0~74  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~74  from: dataa  to: combout " "Cell: alu1_1\|Add0~74  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~76  from: cin  to: combout " "Cell: alu1_1\|Add0~76  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~76  from: dataa  to: combout " "Cell: alu1_1\|Add0~76  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~78  from: cin  to: combout " "Cell: alu1_1\|Add0~78  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~78  from: dataa  to: combout " "Cell: alu1_1\|Add0~78  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~80  from: cin  to: combout " "Cell: alu1_1\|Add0~80  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~80  from: dataa  to: combout " "Cell: alu1_1\|Add0~80  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~82  from: cin  to: combout " "Cell: alu1_1\|Add0~82  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~82  from: dataa  to: combout " "Cell: alu1_1\|Add0~82  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~84  from: cin  to: combout " "Cell: alu1_1\|Add0~84  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~84  from: dataa  to: combout " "Cell: alu1_1\|Add0~84  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~86  from: cin  to: combout " "Cell: alu1_1\|Add0~86  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~86  from: dataa  to: combout " "Cell: alu1_1\|Add0~86  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~88  from: cin  to: combout " "Cell: alu1_1\|Add0~88  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~88  from: dataa  to: combout " "Cell: alu1_1\|Add0~88  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~90  from: cin  to: combout " "Cell: alu1_1\|Add0~90  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~90  from: dataa  to: combout " "Cell: alu1_1\|Add0~90  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~92  from: cin  to: combout " "Cell: alu1_1\|Add0~92  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~92  from: dataa  to: combout " "Cell: alu1_1\|Add0~92  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~94  from: cin  to: combout " "Cell: alu1_1\|Add0~94  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~94  from: dataa  to: combout " "Cell: alu1_1\|Add0~94  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~96  from: cin  to: combout " "Cell: alu1_1\|Add0~96  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~96  from: dataa  to: combout " "Cell: alu1_1\|Add0~96  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~98  from: cin  to: combout " "Cell: alu1_1\|Add0~98  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add0~98  from: dataa  to: combout " "Cell: alu1_1\|Add0~98  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~100  from: cin  to: combout " "Cell: alu1_1\|Add2~100  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~100  from: dataa  to: combout " "Cell: alu1_1\|Add2~100  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~102  from: cin  to: combout " "Cell: alu1_1\|Add2~102  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~102  from: dataa  to: combout " "Cell: alu1_1\|Add2~102  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~104  from: cin  to: combout " "Cell: alu1_1\|Add2~104  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~104  from: dataa  to: combout " "Cell: alu1_1\|Add2~104  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~106  from: cin  to: combout " "Cell: alu1_1\|Add2~106  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~106  from: dataa  to: combout " "Cell: alu1_1\|Add2~106  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~108  from: cin  to: combout " "Cell: alu1_1\|Add2~108  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~108  from: dataa  to: combout " "Cell: alu1_1\|Add2~108  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~110  from: cin  to: combout " "Cell: alu1_1\|Add2~110  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~110  from: dataa  to: combout " "Cell: alu1_1\|Add2~110  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~112  from: cin  to: combout " "Cell: alu1_1\|Add2~112  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~112  from: dataa  to: combout " "Cell: alu1_1\|Add2~112  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~114  from: cin  to: combout " "Cell: alu1_1\|Add2~114  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~114  from: dataa  to: combout " "Cell: alu1_1\|Add2~114  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~116  from: cin  to: combout " "Cell: alu1_1\|Add2~116  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~116  from: dataa  to: combout " "Cell: alu1_1\|Add2~116  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~118  from: cin  to: combout " "Cell: alu1_1\|Add2~118  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~118  from: dataa  to: combout " "Cell: alu1_1\|Add2~118  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~120  from: cin  to: combout " "Cell: alu1_1\|Add2~120  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~120  from: dataa  to: combout " "Cell: alu1_1\|Add2~120  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~122  from: cin  to: combout " "Cell: alu1_1\|Add2~122  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~122  from: dataa  to: combout " "Cell: alu1_1\|Add2~122  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~124  from: cin  to: combout " "Cell: alu1_1\|Add2~124  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~124  from: dataa  to: combout " "Cell: alu1_1\|Add2~124  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~38  from: dataa  to: combout " "Cell: alu1_1\|Add2~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~40  from: cin  to: combout " "Cell: alu1_1\|Add2~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~40  from: dataa  to: combout " "Cell: alu1_1\|Add2~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~42  from: cin  to: combout " "Cell: alu1_1\|Add2~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~42  from: dataa  to: combout " "Cell: alu1_1\|Add2~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~44  from: cin  to: combout " "Cell: alu1_1\|Add2~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~44  from: dataa  to: combout " "Cell: alu1_1\|Add2~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~46  from: cin  to: combout " "Cell: alu1_1\|Add2~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~46  from: dataa  to: combout " "Cell: alu1_1\|Add2~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~48  from: cin  to: combout " "Cell: alu1_1\|Add2~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~48  from: dataa  to: combout " "Cell: alu1_1\|Add2~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~50  from: cin  to: combout " "Cell: alu1_1\|Add2~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~50  from: dataa  to: combout " "Cell: alu1_1\|Add2~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~52  from: cin  to: combout " "Cell: alu1_1\|Add2~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~52  from: dataa  to: combout " "Cell: alu1_1\|Add2~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~54  from: cin  to: combout " "Cell: alu1_1\|Add2~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~54  from: dataa  to: combout " "Cell: alu1_1\|Add2~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~56  from: cin  to: combout " "Cell: alu1_1\|Add2~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~56  from: dataa  to: combout " "Cell: alu1_1\|Add2~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~58  from: cin  to: combout " "Cell: alu1_1\|Add2~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~58  from: dataa  to: combout " "Cell: alu1_1\|Add2~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~60  from: cin  to: combout " "Cell: alu1_1\|Add2~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~60  from: dataa  to: combout " "Cell: alu1_1\|Add2~60  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~62  from: cin  to: combout " "Cell: alu1_1\|Add2~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~62  from: dataa  to: combout " "Cell: alu1_1\|Add2~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~64  from: cin  to: combout " "Cell: alu1_1\|Add2~64  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~64  from: dataa  to: combout " "Cell: alu1_1\|Add2~64  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~66  from: cin  to: combout " "Cell: alu1_1\|Add2~66  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~66  from: dataa  to: combout " "Cell: alu1_1\|Add2~66  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~68  from: cin  to: combout " "Cell: alu1_1\|Add2~68  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~68  from: dataa  to: combout " "Cell: alu1_1\|Add2~68  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~70  from: cin  to: combout " "Cell: alu1_1\|Add2~70  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~70  from: dataa  to: combout " "Cell: alu1_1\|Add2~70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~72  from: cin  to: combout " "Cell: alu1_1\|Add2~72  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~72  from: dataa  to: combout " "Cell: alu1_1\|Add2~72  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~74  from: cin  to: combout " "Cell: alu1_1\|Add2~74  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~74  from: dataa  to: combout " "Cell: alu1_1\|Add2~74  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~76  from: cin  to: combout " "Cell: alu1_1\|Add2~76  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~76  from: dataa  to: combout " "Cell: alu1_1\|Add2~76  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~78  from: cin  to: combout " "Cell: alu1_1\|Add2~78  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~78  from: dataa  to: combout " "Cell: alu1_1\|Add2~78  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~80  from: cin  to: combout " "Cell: alu1_1\|Add2~80  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~80  from: dataa  to: combout " "Cell: alu1_1\|Add2~80  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~82  from: cin  to: combout " "Cell: alu1_1\|Add2~82  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~82  from: dataa  to: combout " "Cell: alu1_1\|Add2~82  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~84  from: cin  to: combout " "Cell: alu1_1\|Add2~84  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~84  from: dataa  to: combout " "Cell: alu1_1\|Add2~84  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~86  from: cin  to: combout " "Cell: alu1_1\|Add2~86  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~86  from: dataa  to: combout " "Cell: alu1_1\|Add2~86  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~88  from: cin  to: combout " "Cell: alu1_1\|Add2~88  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~88  from: dataa  to: combout " "Cell: alu1_1\|Add2~88  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~90  from: cin  to: combout " "Cell: alu1_1\|Add2~90  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~90  from: dataa  to: combout " "Cell: alu1_1\|Add2~90  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~92  from: cin  to: combout " "Cell: alu1_1\|Add2~92  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~92  from: dataa  to: combout " "Cell: alu1_1\|Add2~92  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~94  from: cin  to: combout " "Cell: alu1_1\|Add2~94  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~94  from: dataa  to: combout " "Cell: alu1_1\|Add2~94  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~96  from: cin  to: combout " "Cell: alu1_1\|Add2~96  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~96  from: dataa  to: combout " "Cell: alu1_1\|Add2~96  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~98  from: cin  to: combout " "Cell: alu1_1\|Add2~98  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add2~98  from: dataa  to: combout " "Cell: alu1_1\|Add2~98  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~100  from: cin  to: combout " "Cell: alu1_1\|Add3~100  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~100  from: dataa  to: combout " "Cell: alu1_1\|Add3~100  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~102  from: cin  to: combout " "Cell: alu1_1\|Add3~102  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~102  from: dataa  to: combout " "Cell: alu1_1\|Add3~102  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~104  from: cin  to: combout " "Cell: alu1_1\|Add3~104  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~104  from: dataa  to: combout " "Cell: alu1_1\|Add3~104  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~106  from: cin  to: combout " "Cell: alu1_1\|Add3~106  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~106  from: dataa  to: combout " "Cell: alu1_1\|Add3~106  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~108  from: cin  to: combout " "Cell: alu1_1\|Add3~108  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~108  from: dataa  to: combout " "Cell: alu1_1\|Add3~108  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~110  from: cin  to: combout " "Cell: alu1_1\|Add3~110  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~110  from: dataa  to: combout " "Cell: alu1_1\|Add3~110  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~112  from: cin  to: combout " "Cell: alu1_1\|Add3~112  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~112  from: dataa  to: combout " "Cell: alu1_1\|Add3~112  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~114  from: cin  to: combout " "Cell: alu1_1\|Add3~114  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~114  from: dataa  to: combout " "Cell: alu1_1\|Add3~114  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~116  from: cin  to: combout " "Cell: alu1_1\|Add3~116  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~116  from: dataa  to: combout " "Cell: alu1_1\|Add3~116  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~118  from: cin  to: combout " "Cell: alu1_1\|Add3~118  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~118  from: dataa  to: combout " "Cell: alu1_1\|Add3~118  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~120  from: cin  to: combout " "Cell: alu1_1\|Add3~120  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~120  from: dataa  to: combout " "Cell: alu1_1\|Add3~120  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~122  from: cin  to: combout " "Cell: alu1_1\|Add3~122  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~122  from: dataa  to: combout " "Cell: alu1_1\|Add3~122  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~124  from: cin  to: combout " "Cell: alu1_1\|Add3~124  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~124  from: dataa  to: combout " "Cell: alu1_1\|Add3~124  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~126  from: cin  to: combout " "Cell: alu1_1\|Add3~126  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~126  from: dataa  to: combout " "Cell: alu1_1\|Add3~126  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~22  from: dataa  to: combout " "Cell: alu1_1\|Add3~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~24  from: cin  to: combout " "Cell: alu1_1\|Add3~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~24  from: dataa  to: combout " "Cell: alu1_1\|Add3~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~26  from: cin  to: combout " "Cell: alu1_1\|Add3~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~26  from: dataa  to: combout " "Cell: alu1_1\|Add3~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~28  from: cin  to: combout " "Cell: alu1_1\|Add3~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~28  from: dataa  to: combout " "Cell: alu1_1\|Add3~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~30  from: cin  to: combout " "Cell: alu1_1\|Add3~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~30  from: dataa  to: combout " "Cell: alu1_1\|Add3~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~32  from: cin  to: combout " "Cell: alu1_1\|Add3~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~32  from: dataa  to: combout " "Cell: alu1_1\|Add3~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~34  from: cin  to: combout " "Cell: alu1_1\|Add3~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~34  from: dataa  to: combout " "Cell: alu1_1\|Add3~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~36  from: cin  to: combout " "Cell: alu1_1\|Add3~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~36  from: dataa  to: combout " "Cell: alu1_1\|Add3~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~38  from: cin  to: combout " "Cell: alu1_1\|Add3~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~38  from: dataa  to: combout " "Cell: alu1_1\|Add3~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~40  from: cin  to: combout " "Cell: alu1_1\|Add3~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~40  from: dataa  to: combout " "Cell: alu1_1\|Add3~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~42  from: cin  to: combout " "Cell: alu1_1\|Add3~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~42  from: dataa  to: combout " "Cell: alu1_1\|Add3~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~44  from: cin  to: combout " "Cell: alu1_1\|Add3~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~44  from: dataa  to: combout " "Cell: alu1_1\|Add3~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~46  from: cin  to: combout " "Cell: alu1_1\|Add3~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~46  from: dataa  to: combout " "Cell: alu1_1\|Add3~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~48  from: cin  to: combout " "Cell: alu1_1\|Add3~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~48  from: dataa  to: combout " "Cell: alu1_1\|Add3~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~50  from: cin  to: combout " "Cell: alu1_1\|Add3~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~50  from: dataa  to: combout " "Cell: alu1_1\|Add3~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~52  from: cin  to: combout " "Cell: alu1_1\|Add3~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~52  from: dataa  to: combout " "Cell: alu1_1\|Add3~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~54  from: cin  to: combout " "Cell: alu1_1\|Add3~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~54  from: dataa  to: combout " "Cell: alu1_1\|Add3~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~56  from: cin  to: combout " "Cell: alu1_1\|Add3~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~56  from: dataa  to: combout " "Cell: alu1_1\|Add3~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~58  from: cin  to: combout " "Cell: alu1_1\|Add3~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~58  from: dataa  to: combout " "Cell: alu1_1\|Add3~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~60  from: cin  to: combout " "Cell: alu1_1\|Add3~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~60  from: dataa  to: combout " "Cell: alu1_1\|Add3~60  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~62  from: cin  to: combout " "Cell: alu1_1\|Add3~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~62  from: dataa  to: combout " "Cell: alu1_1\|Add3~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~64  from: cin  to: combout " "Cell: alu1_1\|Add3~64  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~64  from: dataa  to: combout " "Cell: alu1_1\|Add3~64  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~66  from: cin  to: combout " "Cell: alu1_1\|Add3~66  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~66  from: dataa  to: combout " "Cell: alu1_1\|Add3~66  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~68  from: cin  to: combout " "Cell: alu1_1\|Add3~68  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~68  from: dataa  to: combout " "Cell: alu1_1\|Add3~68  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~70  from: cin  to: combout " "Cell: alu1_1\|Add3~70  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~70  from: dataa  to: combout " "Cell: alu1_1\|Add3~70  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~72  from: cin  to: combout " "Cell: alu1_1\|Add3~72  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~72  from: dataa  to: combout " "Cell: alu1_1\|Add3~72  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~74  from: cin  to: combout " "Cell: alu1_1\|Add3~74  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~74  from: dataa  to: combout " "Cell: alu1_1\|Add3~74  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~76  from: cin  to: combout " "Cell: alu1_1\|Add3~76  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~76  from: dataa  to: combout " "Cell: alu1_1\|Add3~76  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~78  from: cin  to: combout " "Cell: alu1_1\|Add3~78  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~78  from: dataa  to: combout " "Cell: alu1_1\|Add3~78  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~80  from: cin  to: combout " "Cell: alu1_1\|Add3~80  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~80  from: dataa  to: combout " "Cell: alu1_1\|Add3~80  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~82  from: cin  to: combout " "Cell: alu1_1\|Add3~82  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~82  from: dataa  to: combout " "Cell: alu1_1\|Add3~82  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~84  from: cin  to: combout " "Cell: alu1_1\|Add3~84  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~84  from: dataa  to: combout " "Cell: alu1_1\|Add3~84  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~86  from: cin  to: combout " "Cell: alu1_1\|Add3~86  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~86  from: dataa  to: combout " "Cell: alu1_1\|Add3~86  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~88  from: cin  to: combout " "Cell: alu1_1\|Add3~88  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~88  from: dataa  to: combout " "Cell: alu1_1\|Add3~88  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~90  from: cin  to: combout " "Cell: alu1_1\|Add3~90  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~90  from: dataa  to: combout " "Cell: alu1_1\|Add3~90  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~92  from: cin  to: combout " "Cell: alu1_1\|Add3~92  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~92  from: dataa  to: combout " "Cell: alu1_1\|Add3~92  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~94  from: cin  to: combout " "Cell: alu1_1\|Add3~94  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~94  from: dataa  to: combout " "Cell: alu1_1\|Add3~94  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~96  from: cin  to: combout " "Cell: alu1_1\|Add3~96  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~96  from: dataa  to: combout " "Cell: alu1_1\|Add3~96  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~98  from: cin  to: combout " "Cell: alu1_1\|Add3~98  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Add3~98  from: dataa  to: combout " "Cell: alu1_1\|Add3~98  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Mux128~1  from: datac  to: combout " "Cell: alu1_1\|Mux128~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Mux128~3  from: datac  to: combout " "Cell: alu1_1\|Mux128~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Mux160~13  from: datad  to: combout " "Cell: alu1_1\|Mux160~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Mux160~14  from: datac  to: combout " "Cell: alu1_1\|Mux160~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Mux160~15  from: datad  to: combout " "Cell: alu1_1\|Mux160~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Mux160~2  from: datab  to: combout " "Cell: alu1_1\|Mux160~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Mux160~6  from: dataa  to: combout " "Cell: alu1_1\|Mux160~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Mux160~7  from: datad  to: combout " "Cell: alu1_1\|Mux160~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Mux160~8  from: datac  to: combout " "Cell: alu1_1\|Mux160~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Mux160~9  from: datac  to: combout " "Cell: alu1_1\|Mux160~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Mux2550~0  from: dataa  to: combout " "Cell: alu1_1\|Mux2550~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Mux2583~0  from: dataa  to: combout " "Cell: alu1_1\|Mux2583~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|Mux350~0  from: dataa  to: combout " "Cell: alu1_1\|Mux350~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|S~36  from: datab  to: combout " "Cell: alu1_1\|S~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu1_1\|S~36  from: datac  to: combout " "Cell: alu1_1\|S~36  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1575648817081 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1575648817081 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575648817164 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575648818040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RI:RI1\|riOUT\[0\] " "Destination node RI:RI1\|riOUT\[0\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI:RI1|riOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 1175 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575648818040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RI:RI1\|riOUT\[1\] " "Destination node RI:RI1\|riOUT\[1\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI:RI1|riOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 1176 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575648818040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RI:RI1\|riOUT\[2\] " "Destination node RI:RI1\|riOUT\[2\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI:RI1|riOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 1177 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575648818040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RI:RI1\|riOUT\[3\] " "Destination node RI:RI1\|riOUT\[3\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI:RI1|riOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 1178 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575648818040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RI:RI1\|riOUT\[4\] " "Destination node RI:RI1\|riOUT\[4\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI:RI1|riOUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 1179 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575648818040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RI:RI1\|riOUT\[5\] " "Destination node RI:RI1\|riOUT\[5\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI:RI1|riOUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 1180 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575648818040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RI:RI1\|riOUT\[6\] " "Destination node RI:RI1\|riOUT\[6\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI:RI1|riOUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 1181 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575648818040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RI:RI1\|riOUT\[7\] " "Destination node RI:RI1\|riOUT\[7\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI:RI1|riOUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 1182 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575648818040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RI:RI1\|riOUT\[8\] " "Destination node RI:RI1\|riOUT\[8\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI:RI1|riOUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 1183 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575648818040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RI:RI1\|riOUT\[9\] " "Destination node RI:RI1\|riOUT\[9\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RI:RI1|riOUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 1184 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575648818040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1575648818040 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575648818040 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575648818040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[63\]~12  " "Automatically promoted node macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[63\]~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575648818048 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { macroMemoria:memoriaPrograma|concatenador:concatenador1|saida[63]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 11079 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575648818048 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "outCheck:checkOut\|check  " "Automatically promoted node outCheck:checkOut\|check " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575648818048 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 13 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outCheck:checkOut|check } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 1405 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575648818048 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "addressSignal:addressSignal_1\|check~0  " "Automatically promoted node addressSignal:addressSignal_1\|check~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575648818048 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 14 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addressSignal:addressSignal_1|check~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 9840 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575648818048 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux3:mux3_1\|Mux32~0  " "Automatically promoted node mux3:mux3_1\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575648818048 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 20 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux3:mux3_1|Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 0 { 0 ""} 0 13017 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575648818048 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575648818919 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575648818929 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575648818929 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575648818939 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575648818949 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575648818959 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575648818959 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575648818961 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575648819976 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1575648819986 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575648819986 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "207 unused 3.3V 114 93 0 " "Number of I/O pins in group: 207 (unused VREF, 3.3V VCCIO, 114 input, 93 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1575648819996 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1575648819996 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1575648819996 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575648819996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575648819996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575648819996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575648819996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575648819996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575648819996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575648819996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1575648819996 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1575648819996 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1575648819996 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575648820208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575648822408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575648829265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575648829328 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575648880923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:52 " "Fitter placement operations ending: elapsed time is 00:00:52" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575648880923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575648882792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 2.6% " "2e+03 ns of routing delay (approximately 2.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1575648909387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "25 " "Router estimated average interconnect usage is 25% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "95 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 95% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "D:/jygos/Projeto Risc V/Datapath/" { { 1 { 0 "Router estimated peak interconnect usage is 95% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 95% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1575648916986 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575648916986 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1575648956407 ""}
