#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b006340250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001b0063b7360_0 .net "PC", 31 0, v000001b006379fe0_0;  1 drivers
v000001b0063b6dc0_0 .var "clk", 0 0;
v000001b0063b6e60_0 .net "clkout", 0 0, L_000001b0063b8d70;  1 drivers
v000001b0063b86c0_0 .net "cycles_consumed", 31 0, v000001b0063b6c80_0;  1 drivers
v000001b0063b81c0_0 .var "rst", 0 0;
S_000001b006340570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001b006340250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001b006355930 .param/l "RType" 0 4 2, C4<000000>;
P_000001b006355968 .param/l "add" 0 4 5, C4<100000>;
P_000001b0063559a0 .param/l "addi" 0 4 8, C4<001000>;
P_000001b0063559d8 .param/l "addu" 0 4 5, C4<100001>;
P_000001b006355a10 .param/l "and_" 0 4 5, C4<100100>;
P_000001b006355a48 .param/l "andi" 0 4 8, C4<001100>;
P_000001b006355a80 .param/l "beq" 0 4 10, C4<000100>;
P_000001b006355ab8 .param/l "bne" 0 4 10, C4<000101>;
P_000001b006355af0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b006355b28 .param/l "j" 0 4 12, C4<000010>;
P_000001b006355b60 .param/l "jal" 0 4 12, C4<000011>;
P_000001b006355b98 .param/l "jr" 0 4 6, C4<001000>;
P_000001b006355bd0 .param/l "lw" 0 4 8, C4<100011>;
P_000001b006355c08 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b006355c40 .param/l "or_" 0 4 5, C4<100101>;
P_000001b006355c78 .param/l "ori" 0 4 8, C4<001101>;
P_000001b006355cb0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b006355ce8 .param/l "sll" 0 4 6, C4<000000>;
P_000001b006355d20 .param/l "slt" 0 4 5, C4<101010>;
P_000001b006355d58 .param/l "slti" 0 4 8, C4<101010>;
P_000001b006355d90 .param/l "srl" 0 4 6, C4<000010>;
P_000001b006355dc8 .param/l "sub" 0 4 5, C4<100010>;
P_000001b006355e00 .param/l "subu" 0 4 5, C4<100011>;
P_000001b006355e38 .param/l "sw" 0 4 8, C4<101011>;
P_000001b006355e70 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b006355ea8 .param/l "xori" 0 4 8, C4<001110>;
L_000001b0063b8f30 .functor NOT 1, v000001b0063b81c0_0, C4<0>, C4<0>, C4<0>;
L_000001b0063b9080 .functor NOT 1, v000001b0063b81c0_0, C4<0>, C4<0>, C4<0>;
L_000001b0063b9b70 .functor NOT 1, v000001b0063b81c0_0, C4<0>, C4<0>, C4<0>;
L_000001b0063b8ec0 .functor NOT 1, v000001b0063b81c0_0, C4<0>, C4<0>, C4<0>;
L_000001b0063b9780 .functor NOT 1, v000001b0063b81c0_0, C4<0>, C4<0>, C4<0>;
L_000001b0063b9710 .functor NOT 1, v000001b0063b81c0_0, C4<0>, C4<0>, C4<0>;
L_000001b0063b9390 .functor NOT 1, v000001b0063b81c0_0, C4<0>, C4<0>, C4<0>;
L_000001b0063b9470 .functor NOT 1, v000001b0063b81c0_0, C4<0>, C4<0>, C4<0>;
L_000001b0063b8d70 .functor OR 1, v000001b0063b6dc0_0, v000001b006347fa0_0, C4<0>, C4<0>;
L_000001b0063b8de0 .functor OR 1, L_000001b006402930, L_000001b006403970, C4<0>, C4<0>;
L_000001b0063b9320 .functor AND 1, L_000001b006401cb0, L_000001b006401f30, C4<1>, C4<1>;
L_000001b0063b8e50 .functor NOT 1, v000001b0063b81c0_0, C4<0>, C4<0>, C4<0>;
L_000001b0063b9860 .functor OR 1, L_000001b006401e90, L_000001b006402390, C4<0>, C4<0>;
L_000001b0063b98d0 .functor OR 1, L_000001b0063b9860, L_000001b006402d90, C4<0>, C4<0>;
L_000001b0063b9940 .functor OR 1, L_000001b006403010, L_000001b006414770, C4<0>, C4<0>;
L_000001b0063b8c90 .functor AND 1, L_000001b006402f70, L_000001b0063b9940, C4<1>, C4<1>;
L_000001b0063b9010 .functor OR 1, L_000001b006413cd0, L_000001b0064149f0, C4<0>, C4<0>;
L_000001b0063b95c0 .functor AND 1, L_000001b006414590, L_000001b0063b9010, C4<1>, C4<1>;
L_000001b0063b92b0 .functor NOT 1, L_000001b0063b8d70, C4<0>, C4<0>, C4<0>;
v000001b00637ba20_0 .net "ALUOp", 3 0, v000001b0063491c0_0;  1 drivers
v000001b00637bac0_0 .net "ALUResult", 31 0, v000001b00637a760_0;  1 drivers
v000001b00637a080_0 .net "ALUSrc", 0 0, v000001b006347dc0_0;  1 drivers
v000001b00637ce50_0 .net "ALUin2", 31 0, L_000001b006413f50;  1 drivers
v000001b00637ca90_0 .net "MemReadEn", 0 0, v000001b006347a00_0;  1 drivers
v000001b00637cc70_0 .net "MemWriteEn", 0 0, v000001b006348540_0;  1 drivers
v000001b00637cb30_0 .net "MemtoReg", 0 0, v000001b006347f00_0;  1 drivers
v000001b00637d530_0 .net "PC", 31 0, v000001b006379fe0_0;  alias, 1 drivers
v000001b00637dc10_0 .net "PCPlus1", 31 0, L_000001b006402430;  1 drivers
v000001b00637cef0_0 .net "PCsrc", 0 0, v000001b00637a800_0;  1 drivers
v000001b00637da30_0 .net "RegDst", 0 0, v000001b006348ea0_0;  1 drivers
v000001b00637d3f0_0 .net "RegWriteEn", 0 0, v000001b006348900_0;  1 drivers
v000001b00637d490_0 .net "WriteRegister", 4 0, L_000001b006402cf0;  1 drivers
v000001b00637c310_0 .net *"_ivl_0", 0 0, L_000001b0063b8f30;  1 drivers
L_000001b0063b9ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b00637cd10_0 .net/2u *"_ivl_10", 4 0, L_000001b0063b9ca0;  1 drivers
L_000001b0063ba090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b00637c770_0 .net *"_ivl_101", 15 0, L_000001b0063ba090;  1 drivers
v000001b00637d710_0 .net *"_ivl_102", 31 0, L_000001b006403ab0;  1 drivers
L_000001b0063ba0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b00637c1d0_0 .net *"_ivl_105", 25 0, L_000001b0063ba0d8;  1 drivers
L_000001b0063ba120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b00637c630_0 .net/2u *"_ivl_106", 31 0, L_000001b0063ba120;  1 drivers
v000001b00637c270_0 .net *"_ivl_108", 0 0, L_000001b006401cb0;  1 drivers
L_000001b0063ba168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001b00637db70_0 .net/2u *"_ivl_110", 5 0, L_000001b0063ba168;  1 drivers
v000001b00637bff0_0 .net *"_ivl_112", 0 0, L_000001b006401f30;  1 drivers
v000001b00637dad0_0 .net *"_ivl_115", 0 0, L_000001b0063b9320;  1 drivers
v000001b00637cbd0_0 .net *"_ivl_116", 47 0, L_000001b006402070;  1 drivers
L_000001b0063ba1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b00637cf90_0 .net *"_ivl_119", 15 0, L_000001b0063ba1b0;  1 drivers
L_000001b0063b9ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b00637d0d0_0 .net/2u *"_ivl_12", 5 0, L_000001b0063b9ce8;  1 drivers
v000001b00637d2b0_0 .net *"_ivl_120", 47 0, L_000001b006402610;  1 drivers
L_000001b0063ba1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b00637c090_0 .net *"_ivl_123", 15 0, L_000001b0063ba1f8;  1 drivers
v000001b00637d350_0 .net *"_ivl_125", 0 0, L_000001b006402e30;  1 drivers
v000001b00637c130_0 .net *"_ivl_126", 31 0, L_000001b0064022f0;  1 drivers
v000001b00637c950_0 .net *"_ivl_128", 47 0, L_000001b006402110;  1 drivers
v000001b00637d030_0 .net *"_ivl_130", 47 0, L_000001b006403b50;  1 drivers
v000001b00637d5d0_0 .net *"_ivl_132", 47 0, L_000001b006403a10;  1 drivers
v000001b00637dcb0_0 .net *"_ivl_134", 47 0, L_000001b006402a70;  1 drivers
v000001b00637c590_0 .net *"_ivl_14", 0 0, L_000001b0063b6f00;  1 drivers
v000001b00637dd50_0 .net *"_ivl_140", 0 0, L_000001b0063b8e50;  1 drivers
L_000001b0063ba288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b00637d170_0 .net/2u *"_ivl_142", 31 0, L_000001b0063ba288;  1 drivers
L_000001b0063ba360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001b00637c810_0 .net/2u *"_ivl_146", 5 0, L_000001b0063ba360;  1 drivers
v000001b00637ddf0_0 .net *"_ivl_148", 0 0, L_000001b006401e90;  1 drivers
L_000001b0063ba3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001b00637c3b0_0 .net/2u *"_ivl_150", 5 0, L_000001b0063ba3a8;  1 drivers
v000001b00637c450_0 .net *"_ivl_152", 0 0, L_000001b006402390;  1 drivers
v000001b00637c6d0_0 .net *"_ivl_155", 0 0, L_000001b0063b9860;  1 drivers
L_000001b0063ba3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001b00637d670_0 .net/2u *"_ivl_156", 5 0, L_000001b0063ba3f0;  1 drivers
v000001b00637c4f0_0 .net *"_ivl_158", 0 0, L_000001b006402d90;  1 drivers
L_000001b0063b9d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001b00637d7b0_0 .net/2u *"_ivl_16", 4 0, L_000001b0063b9d30;  1 drivers
v000001b00637d850_0 .net *"_ivl_161", 0 0, L_000001b0063b98d0;  1 drivers
L_000001b0063ba438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b00637cdb0_0 .net/2u *"_ivl_162", 15 0, L_000001b0063ba438;  1 drivers
v000001b00637d210_0 .net *"_ivl_164", 31 0, L_000001b006403790;  1 drivers
v000001b00637d8f0_0 .net *"_ivl_167", 0 0, L_000001b0064024d0;  1 drivers
v000001b00637d990_0 .net *"_ivl_168", 15 0, L_000001b006403830;  1 drivers
v000001b00637c8b0_0 .net *"_ivl_170", 31 0, L_000001b006402570;  1 drivers
v000001b00637de90_0 .net *"_ivl_174", 31 0, L_000001b006402ed0;  1 drivers
L_000001b0063ba480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b00637c9f0_0 .net *"_ivl_177", 25 0, L_000001b0063ba480;  1 drivers
L_000001b0063ba4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0063b5030_0 .net/2u *"_ivl_178", 31 0, L_000001b0063ba4c8;  1 drivers
v000001b0063b5210_0 .net *"_ivl_180", 0 0, L_000001b006402f70;  1 drivers
L_000001b0063ba510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b0063b55d0_0 .net/2u *"_ivl_182", 5 0, L_000001b0063ba510;  1 drivers
v000001b0063b66b0_0 .net *"_ivl_184", 0 0, L_000001b006403010;  1 drivers
L_000001b0063ba558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b0063b5990_0 .net/2u *"_ivl_186", 5 0, L_000001b0063ba558;  1 drivers
v000001b0063b6750_0 .net *"_ivl_188", 0 0, L_000001b006414770;  1 drivers
v000001b0063b6390_0 .net *"_ivl_19", 4 0, L_000001b0063b8800;  1 drivers
v000001b0063b4ef0_0 .net *"_ivl_191", 0 0, L_000001b0063b9940;  1 drivers
v000001b0063b4db0_0 .net *"_ivl_193", 0 0, L_000001b0063b8c90;  1 drivers
L_000001b0063ba5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b0063b61b0_0 .net/2u *"_ivl_194", 5 0, L_000001b0063ba5a0;  1 drivers
v000001b0063b62f0_0 .net *"_ivl_196", 0 0, L_000001b006414b30;  1 drivers
L_000001b0063ba5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b0063b4f90_0 .net/2u *"_ivl_198", 31 0, L_000001b0063ba5e8;  1 drivers
L_000001b0063b9c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b0063b6110_0 .net/2u *"_ivl_2", 5 0, L_000001b0063b9c58;  1 drivers
v000001b0063b67f0_0 .net *"_ivl_20", 4 0, L_000001b0063b88a0;  1 drivers
v000001b0063b6890_0 .net *"_ivl_200", 31 0, L_000001b0064144f0;  1 drivers
v000001b0063b6930_0 .net *"_ivl_204", 31 0, L_000001b006414130;  1 drivers
L_000001b0063ba630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0063b4e50_0 .net *"_ivl_207", 25 0, L_000001b0063ba630;  1 drivers
L_000001b0063ba678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0063b6a70_0 .net/2u *"_ivl_208", 31 0, L_000001b0063ba678;  1 drivers
v000001b0063b50d0_0 .net *"_ivl_210", 0 0, L_000001b006414590;  1 drivers
L_000001b0063ba6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b0063b6b10_0 .net/2u *"_ivl_212", 5 0, L_000001b0063ba6c0;  1 drivers
v000001b0063b4d10_0 .net *"_ivl_214", 0 0, L_000001b006413cd0;  1 drivers
L_000001b0063ba708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b0063b69d0_0 .net/2u *"_ivl_216", 5 0, L_000001b0063ba708;  1 drivers
v000001b0063b5350_0 .net *"_ivl_218", 0 0, L_000001b0064149f0;  1 drivers
v000001b0063b4c70_0 .net *"_ivl_221", 0 0, L_000001b0063b9010;  1 drivers
v000001b0063b6430_0 .net *"_ivl_223", 0 0, L_000001b0063b95c0;  1 drivers
L_000001b0063ba750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b0063b6250_0 .net/2u *"_ivl_224", 5 0, L_000001b0063ba750;  1 drivers
v000001b0063b5170_0 .net *"_ivl_226", 0 0, L_000001b006414450;  1 drivers
v000001b0063b5a30_0 .net *"_ivl_228", 31 0, L_000001b006415670;  1 drivers
v000001b0063b52b0_0 .net *"_ivl_24", 0 0, L_000001b0063b9b70;  1 drivers
L_000001b0063b9d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b0063b53f0_0 .net/2u *"_ivl_26", 4 0, L_000001b0063b9d78;  1 drivers
v000001b0063b5df0_0 .net *"_ivl_29", 4 0, L_000001b0063b6fa0;  1 drivers
v000001b0063b5490_0 .net *"_ivl_32", 0 0, L_000001b0063b8ec0;  1 drivers
L_000001b0063b9dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b0063b58f0_0 .net/2u *"_ivl_34", 4 0, L_000001b0063b9dc0;  1 drivers
v000001b0063b5530_0 .net *"_ivl_37", 4 0, L_000001b0063b8a80;  1 drivers
v000001b0063b5ad0_0 .net *"_ivl_40", 0 0, L_000001b0063b9780;  1 drivers
L_000001b0063b9e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0063b5670_0 .net/2u *"_ivl_42", 15 0, L_000001b0063b9e08;  1 drivers
v000001b0063b5710_0 .net *"_ivl_45", 15 0, L_000001b006402750;  1 drivers
v000001b0063b64d0_0 .net *"_ivl_48", 0 0, L_000001b0063b9710;  1 drivers
v000001b0063b57b0_0 .net *"_ivl_5", 5 0, L_000001b0063b7400;  1 drivers
L_000001b0063b9e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0063b5850_0 .net/2u *"_ivl_50", 36 0, L_000001b0063b9e50;  1 drivers
L_000001b0063b9e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0063b5b70_0 .net/2u *"_ivl_52", 31 0, L_000001b0063b9e98;  1 drivers
v000001b0063b5c10_0 .net *"_ivl_55", 4 0, L_000001b006401fd0;  1 drivers
v000001b0063b5cb0_0 .net *"_ivl_56", 36 0, L_000001b0064029d0;  1 drivers
v000001b0063b6070_0 .net *"_ivl_58", 36 0, L_000001b0064033d0;  1 drivers
v000001b0063b5d50_0 .net *"_ivl_62", 0 0, L_000001b0063b9390;  1 drivers
L_000001b0063b9ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b0063b6610_0 .net/2u *"_ivl_64", 5 0, L_000001b0063b9ee0;  1 drivers
v000001b0063b5e90_0 .net *"_ivl_67", 5 0, L_000001b006403290;  1 drivers
v000001b0063b5f30_0 .net *"_ivl_70", 0 0, L_000001b0063b9470;  1 drivers
L_000001b0063b9f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0063b5fd0_0 .net/2u *"_ivl_72", 57 0, L_000001b0063b9f28;  1 drivers
L_000001b0063b9f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b0063b6570_0 .net/2u *"_ivl_74", 31 0, L_000001b0063b9f70;  1 drivers
v000001b0063b8080_0 .net *"_ivl_77", 25 0, L_000001b006403510;  1 drivers
v000001b0063b8260_0 .net *"_ivl_78", 57 0, L_000001b006403470;  1 drivers
v000001b0063b7680_0 .net *"_ivl_8", 0 0, L_000001b0063b9080;  1 drivers
v000001b0063b7ae0_0 .net *"_ivl_80", 57 0, L_000001b006403150;  1 drivers
L_000001b0063b9fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b0063b7cc0_0 .net/2u *"_ivl_84", 31 0, L_000001b0063b9fb8;  1 drivers
L_000001b0063ba000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b0063b7ea0_0 .net/2u *"_ivl_88", 5 0, L_000001b0063ba000;  1 drivers
v000001b0063b8b20_0 .net *"_ivl_90", 0 0, L_000001b006402930;  1 drivers
L_000001b0063ba048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b0063b74a0_0 .net/2u *"_ivl_92", 5 0, L_000001b0063ba048;  1 drivers
v000001b0063b83a0_0 .net *"_ivl_94", 0 0, L_000001b006403970;  1 drivers
v000001b0063b8620_0 .net *"_ivl_97", 0 0, L_000001b0063b8de0;  1 drivers
v000001b0063b7220_0 .net *"_ivl_98", 47 0, L_000001b006401df0;  1 drivers
v000001b0063b7860_0 .net "adderResult", 31 0, L_000001b0064038d0;  1 drivers
v000001b0063b7e00_0 .net "address", 31 0, L_000001b0064035b0;  1 drivers
v000001b0063b8440_0 .net "clk", 0 0, L_000001b0063b8d70;  alias, 1 drivers
v000001b0063b6c80_0 .var "cycles_consumed", 31 0;
v000001b0063b84e0_0 .net "extImm", 31 0, L_000001b006402c50;  1 drivers
v000001b0063b7b80_0 .net "funct", 5 0, L_000001b0064026b0;  1 drivers
v000001b0063b7540_0 .net "hlt", 0 0, v000001b006347fa0_0;  1 drivers
v000001b0063b7900_0 .net "imm", 15 0, L_000001b006403650;  1 drivers
v000001b0063b79a0_0 .net "immediate", 31 0, L_000001b006414090;  1 drivers
v000001b0063b8580_0 .net "input_clk", 0 0, v000001b0063b6dc0_0;  1 drivers
v000001b0063b70e0_0 .net "instruction", 31 0, L_000001b006401d50;  1 drivers
v000001b0063b8120_0 .net "memoryReadData", 31 0, v000001b00637a1c0_0;  1 drivers
v000001b0063b7c20_0 .net "nextPC", 31 0, L_000001b006402b10;  1 drivers
v000001b0063b7f40_0 .net "opcode", 5 0, L_000001b0063b8760;  1 drivers
v000001b0063b7d60_0 .net "rd", 4 0, L_000001b0063b7040;  1 drivers
v000001b0063b8300_0 .net "readData1", 31 0, L_000001b0063b90f0;  1 drivers
v000001b0063b7fe0_0 .net "readData1_w", 31 0, L_000001b0064141d0;  1 drivers
v000001b0063b8940_0 .net "readData2", 31 0, L_000001b0063b8fa0;  1 drivers
v000001b0063b7a40_0 .net "rs", 4 0, L_000001b0063b89e0;  1 drivers
v000001b0063b7720_0 .net "rst", 0 0, v000001b0063b81c0_0;  1 drivers
v000001b0063b7180_0 .net "rt", 4 0, L_000001b006402890;  1 drivers
v000001b0063b72c0_0 .net "shamt", 31 0, L_000001b0064030b0;  1 drivers
v000001b0063b75e0_0 .net "wire_instruction", 31 0, L_000001b0063b97f0;  1 drivers
v000001b0063b77c0_0 .net "writeData", 31 0, L_000001b006414270;  1 drivers
v000001b0063b6d20_0 .net "zero", 0 0, L_000001b006414a90;  1 drivers
L_000001b0063b7400 .part L_000001b006401d50, 26, 6;
L_000001b0063b8760 .functor MUXZ 6, L_000001b0063b7400, L_000001b0063b9c58, L_000001b0063b8f30, C4<>;
L_000001b0063b6f00 .cmp/eq 6, L_000001b0063b8760, L_000001b0063b9ce8;
L_000001b0063b8800 .part L_000001b006401d50, 11, 5;
L_000001b0063b88a0 .functor MUXZ 5, L_000001b0063b8800, L_000001b0063b9d30, L_000001b0063b6f00, C4<>;
L_000001b0063b7040 .functor MUXZ 5, L_000001b0063b88a0, L_000001b0063b9ca0, L_000001b0063b9080, C4<>;
L_000001b0063b6fa0 .part L_000001b006401d50, 21, 5;
L_000001b0063b89e0 .functor MUXZ 5, L_000001b0063b6fa0, L_000001b0063b9d78, L_000001b0063b9b70, C4<>;
L_000001b0063b8a80 .part L_000001b006401d50, 16, 5;
L_000001b006402890 .functor MUXZ 5, L_000001b0063b8a80, L_000001b0063b9dc0, L_000001b0063b8ec0, C4<>;
L_000001b006402750 .part L_000001b006401d50, 0, 16;
L_000001b006403650 .functor MUXZ 16, L_000001b006402750, L_000001b0063b9e08, L_000001b0063b9780, C4<>;
L_000001b006401fd0 .part L_000001b006401d50, 6, 5;
L_000001b0064029d0 .concat [ 5 32 0 0], L_000001b006401fd0, L_000001b0063b9e98;
L_000001b0064033d0 .functor MUXZ 37, L_000001b0064029d0, L_000001b0063b9e50, L_000001b0063b9710, C4<>;
L_000001b0064030b0 .part L_000001b0064033d0, 0, 32;
L_000001b006403290 .part L_000001b006401d50, 0, 6;
L_000001b0064026b0 .functor MUXZ 6, L_000001b006403290, L_000001b0063b9ee0, L_000001b0063b9390, C4<>;
L_000001b006403510 .part L_000001b006401d50, 0, 26;
L_000001b006403470 .concat [ 26 32 0 0], L_000001b006403510, L_000001b0063b9f70;
L_000001b006403150 .functor MUXZ 58, L_000001b006403470, L_000001b0063b9f28, L_000001b0063b9470, C4<>;
L_000001b0064035b0 .part L_000001b006403150, 0, 32;
L_000001b006402430 .arith/sum 32, v000001b006379fe0_0, L_000001b0063b9fb8;
L_000001b006402930 .cmp/eq 6, L_000001b0063b8760, L_000001b0063ba000;
L_000001b006403970 .cmp/eq 6, L_000001b0063b8760, L_000001b0063ba048;
L_000001b006401df0 .concat [ 32 16 0 0], L_000001b0064035b0, L_000001b0063ba090;
L_000001b006403ab0 .concat [ 6 26 0 0], L_000001b0063b8760, L_000001b0063ba0d8;
L_000001b006401cb0 .cmp/eq 32, L_000001b006403ab0, L_000001b0063ba120;
L_000001b006401f30 .cmp/eq 6, L_000001b0064026b0, L_000001b0063ba168;
L_000001b006402070 .concat [ 32 16 0 0], L_000001b0063b90f0, L_000001b0063ba1b0;
L_000001b006402610 .concat [ 32 16 0 0], v000001b006379fe0_0, L_000001b0063ba1f8;
L_000001b006402e30 .part L_000001b006403650, 15, 1;
LS_000001b0064022f0_0_0 .concat [ 1 1 1 1], L_000001b006402e30, L_000001b006402e30, L_000001b006402e30, L_000001b006402e30;
LS_000001b0064022f0_0_4 .concat [ 1 1 1 1], L_000001b006402e30, L_000001b006402e30, L_000001b006402e30, L_000001b006402e30;
LS_000001b0064022f0_0_8 .concat [ 1 1 1 1], L_000001b006402e30, L_000001b006402e30, L_000001b006402e30, L_000001b006402e30;
LS_000001b0064022f0_0_12 .concat [ 1 1 1 1], L_000001b006402e30, L_000001b006402e30, L_000001b006402e30, L_000001b006402e30;
LS_000001b0064022f0_0_16 .concat [ 1 1 1 1], L_000001b006402e30, L_000001b006402e30, L_000001b006402e30, L_000001b006402e30;
LS_000001b0064022f0_0_20 .concat [ 1 1 1 1], L_000001b006402e30, L_000001b006402e30, L_000001b006402e30, L_000001b006402e30;
LS_000001b0064022f0_0_24 .concat [ 1 1 1 1], L_000001b006402e30, L_000001b006402e30, L_000001b006402e30, L_000001b006402e30;
LS_000001b0064022f0_0_28 .concat [ 1 1 1 1], L_000001b006402e30, L_000001b006402e30, L_000001b006402e30, L_000001b006402e30;
LS_000001b0064022f0_1_0 .concat [ 4 4 4 4], LS_000001b0064022f0_0_0, LS_000001b0064022f0_0_4, LS_000001b0064022f0_0_8, LS_000001b0064022f0_0_12;
LS_000001b0064022f0_1_4 .concat [ 4 4 4 4], LS_000001b0064022f0_0_16, LS_000001b0064022f0_0_20, LS_000001b0064022f0_0_24, LS_000001b0064022f0_0_28;
L_000001b0064022f0 .concat [ 16 16 0 0], LS_000001b0064022f0_1_0, LS_000001b0064022f0_1_4;
L_000001b006402110 .concat [ 16 32 0 0], L_000001b006403650, L_000001b0064022f0;
L_000001b006403b50 .arith/sum 48, L_000001b006402610, L_000001b006402110;
L_000001b006403a10 .functor MUXZ 48, L_000001b006403b50, L_000001b006402070, L_000001b0063b9320, C4<>;
L_000001b006402a70 .functor MUXZ 48, L_000001b006403a10, L_000001b006401df0, L_000001b0063b8de0, C4<>;
L_000001b0064038d0 .part L_000001b006402a70, 0, 32;
L_000001b006402b10 .functor MUXZ 32, L_000001b006402430, L_000001b0064038d0, v000001b00637a800_0, C4<>;
L_000001b006401d50 .functor MUXZ 32, L_000001b0063b97f0, L_000001b0063ba288, L_000001b0063b8e50, C4<>;
L_000001b006401e90 .cmp/eq 6, L_000001b0063b8760, L_000001b0063ba360;
L_000001b006402390 .cmp/eq 6, L_000001b0063b8760, L_000001b0063ba3a8;
L_000001b006402d90 .cmp/eq 6, L_000001b0063b8760, L_000001b0063ba3f0;
L_000001b006403790 .concat [ 16 16 0 0], L_000001b006403650, L_000001b0063ba438;
L_000001b0064024d0 .part L_000001b006403650, 15, 1;
LS_000001b006403830_0_0 .concat [ 1 1 1 1], L_000001b0064024d0, L_000001b0064024d0, L_000001b0064024d0, L_000001b0064024d0;
LS_000001b006403830_0_4 .concat [ 1 1 1 1], L_000001b0064024d0, L_000001b0064024d0, L_000001b0064024d0, L_000001b0064024d0;
LS_000001b006403830_0_8 .concat [ 1 1 1 1], L_000001b0064024d0, L_000001b0064024d0, L_000001b0064024d0, L_000001b0064024d0;
LS_000001b006403830_0_12 .concat [ 1 1 1 1], L_000001b0064024d0, L_000001b0064024d0, L_000001b0064024d0, L_000001b0064024d0;
L_000001b006403830 .concat [ 4 4 4 4], LS_000001b006403830_0_0, LS_000001b006403830_0_4, LS_000001b006403830_0_8, LS_000001b006403830_0_12;
L_000001b006402570 .concat [ 16 16 0 0], L_000001b006403650, L_000001b006403830;
L_000001b006402c50 .functor MUXZ 32, L_000001b006402570, L_000001b006403790, L_000001b0063b98d0, C4<>;
L_000001b006402ed0 .concat [ 6 26 0 0], L_000001b0063b8760, L_000001b0063ba480;
L_000001b006402f70 .cmp/eq 32, L_000001b006402ed0, L_000001b0063ba4c8;
L_000001b006403010 .cmp/eq 6, L_000001b0064026b0, L_000001b0063ba510;
L_000001b006414770 .cmp/eq 6, L_000001b0064026b0, L_000001b0063ba558;
L_000001b006414b30 .cmp/eq 6, L_000001b0063b8760, L_000001b0063ba5a0;
L_000001b0064144f0 .functor MUXZ 32, L_000001b006402c50, L_000001b0063ba5e8, L_000001b006414b30, C4<>;
L_000001b006414090 .functor MUXZ 32, L_000001b0064144f0, L_000001b0064030b0, L_000001b0063b8c90, C4<>;
L_000001b006414130 .concat [ 6 26 0 0], L_000001b0063b8760, L_000001b0063ba630;
L_000001b006414590 .cmp/eq 32, L_000001b006414130, L_000001b0063ba678;
L_000001b006413cd0 .cmp/eq 6, L_000001b0064026b0, L_000001b0063ba6c0;
L_000001b0064149f0 .cmp/eq 6, L_000001b0064026b0, L_000001b0063ba708;
L_000001b006414450 .cmp/eq 6, L_000001b0063b8760, L_000001b0063ba750;
L_000001b006415670 .functor MUXZ 32, L_000001b0063b90f0, v000001b006379fe0_0, L_000001b006414450, C4<>;
L_000001b0064141d0 .functor MUXZ 32, L_000001b006415670, L_000001b0063b8fa0, L_000001b0063b95c0, C4<>;
S_000001b006340700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001b006340570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b006334f30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b0063b9160 .functor NOT 1, v000001b006347dc0_0, C4<0>, C4<0>, C4<0>;
v000001b006348680_0 .net *"_ivl_0", 0 0, L_000001b0063b9160;  1 drivers
v000001b006348720_0 .net "in1", 31 0, L_000001b0063b8fa0;  alias, 1 drivers
v000001b0063484a0_0 .net "in2", 31 0, L_000001b006414090;  alias, 1 drivers
v000001b006348180_0 .net "out", 31 0, L_000001b006413f50;  alias, 1 drivers
v000001b006348e00_0 .net "s", 0 0, v000001b006347dc0_0;  alias, 1 drivers
L_000001b006413f50 .functor MUXZ 32, L_000001b006414090, L_000001b0063b8fa0, L_000001b0063b9160, C4<>;
S_000001b0062e4520 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001b006340570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001b0063b0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001b0063b00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001b0063b0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001b0063b0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001b0063b0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001b0063b01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001b0063b01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b0063b0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001b0063b0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b0063b0288 .param/l "j" 0 4 12, C4<000010>;
P_000001b0063b02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001b0063b02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001b0063b0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001b0063b0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b0063b03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001b0063b03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001b0063b0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b0063b0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001b0063b0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001b0063b04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001b0063b04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001b0063b0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001b0063b0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001b0063b0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001b0063b05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b0063b0608 .param/l "xori" 0 4 8, C4<001110>;
v000001b0063491c0_0 .var "ALUOp", 3 0;
v000001b006347dc0_0 .var "ALUSrc", 0 0;
v000001b006347a00_0 .var "MemReadEn", 0 0;
v000001b006348540_0 .var "MemWriteEn", 0 0;
v000001b006347f00_0 .var "MemtoReg", 0 0;
v000001b006348ea0_0 .var "RegDst", 0 0;
v000001b006348900_0 .var "RegWriteEn", 0 0;
v000001b006348860_0 .net "funct", 5 0, L_000001b0064026b0;  alias, 1 drivers
v000001b006347fa0_0 .var "hlt", 0 0;
v000001b006348040_0 .net "opcode", 5 0, L_000001b0063b8760;  alias, 1 drivers
v000001b006348fe0_0 .net "rst", 0 0, v000001b0063b81c0_0;  alias, 1 drivers
E_000001b006334e70 .event anyedge, v000001b006348fe0_0, v000001b006348040_0, v000001b006348860_0;
S_000001b0062e4770 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001b006340570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001b0063352b0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001b0063b97f0 .functor BUFZ 32, L_000001b0064021b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b006349080_0 .net "Data_Out", 31 0, L_000001b0063b97f0;  alias, 1 drivers
v000001b006347aa0 .array "InstMem", 0 1023, 31 0;
v000001b0063494e0_0 .net *"_ivl_0", 31 0, L_000001b0064021b0;  1 drivers
v000001b006347b40_0 .net *"_ivl_3", 9 0, L_000001b006402bb0;  1 drivers
v000001b0063482c0_0 .net *"_ivl_4", 11 0, L_000001b0064027f0;  1 drivers
L_000001b0063ba240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b006348360_0 .net *"_ivl_7", 1 0, L_000001b0063ba240;  1 drivers
v000001b006348b80_0 .net "addr", 31 0, v000001b006379fe0_0;  alias, 1 drivers
v000001b006348f40_0 .var/i "i", 31 0;
L_000001b0064021b0 .array/port v000001b006347aa0, L_000001b0064027f0;
L_000001b006402bb0 .part v000001b006379fe0_0, 0, 10;
L_000001b0064027f0 .concat [ 10 2 0 0], L_000001b006402bb0, L_000001b0063ba240;
S_000001b0062069c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001b006340570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001b0063b90f0 .functor BUFZ 32, L_000001b0064036f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b0063b8fa0 .functor BUFZ 32, L_000001b0064031f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b0063478c0_0 .net *"_ivl_0", 31 0, L_000001b0064036f0;  1 drivers
v000001b006347be0_0 .net *"_ivl_10", 6 0, L_000001b006403330;  1 drivers
L_000001b0063ba318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b0063246d0_0 .net *"_ivl_13", 1 0, L_000001b0063ba318;  1 drivers
v000001b006324770_0 .net *"_ivl_2", 6 0, L_000001b006402250;  1 drivers
L_000001b0063ba2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b00637a9e0_0 .net *"_ivl_5", 1 0, L_000001b0063ba2d0;  1 drivers
v000001b00637ab20_0 .net *"_ivl_8", 31 0, L_000001b0064031f0;  1 drivers
v000001b00637aa80_0 .net "clk", 0 0, L_000001b0063b8d70;  alias, 1 drivers
v000001b00637a3a0_0 .var/i "i", 31 0;
v000001b00637a4e0_0 .net "readData1", 31 0, L_000001b0063b90f0;  alias, 1 drivers
v000001b00637a300_0 .net "readData2", 31 0, L_000001b0063b8fa0;  alias, 1 drivers
v000001b00637a260_0 .net "readRegister1", 4 0, L_000001b0063b89e0;  alias, 1 drivers
v000001b00637a620_0 .net "readRegister2", 4 0, L_000001b006402890;  alias, 1 drivers
v000001b00637abc0 .array "registers", 31 0, 31 0;
v000001b00637b2a0_0 .net "rst", 0 0, v000001b0063b81c0_0;  alias, 1 drivers
v000001b00637bb60_0 .net "we", 0 0, v000001b006348900_0;  alias, 1 drivers
v000001b00637b480_0 .net "writeData", 31 0, L_000001b006414270;  alias, 1 drivers
v000001b00637af80_0 .net "writeRegister", 4 0, L_000001b006402cf0;  alias, 1 drivers
E_000001b006334f70/0 .event negedge, v000001b006348fe0_0;
E_000001b006334f70/1 .event posedge, v000001b00637aa80_0;
E_000001b006334f70 .event/or E_000001b006334f70/0, E_000001b006334f70/1;
L_000001b0064036f0 .array/port v000001b00637abc0, L_000001b006402250;
L_000001b006402250 .concat [ 5 2 0 0], L_000001b0063b89e0, L_000001b0063ba2d0;
L_000001b0064031f0 .array/port v000001b00637abc0, L_000001b006403330;
L_000001b006403330 .concat [ 5 2 0 0], L_000001b006402890, L_000001b0063ba318;
S_000001b006206b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001b0062069c0;
 .timescale 0 0;
v000001b006349300_0 .var/i "i", 31 0;
S_000001b0062e1bc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001b006340570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001b006335170 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001b0063b9a90 .functor NOT 1, v000001b006348ea0_0, C4<0>, C4<0>, C4<0>;
v000001b00637b660_0 .net *"_ivl_0", 0 0, L_000001b0063b9a90;  1 drivers
v000001b00637a120_0 .net "in1", 4 0, L_000001b006402890;  alias, 1 drivers
v000001b00637bc00_0 .net "in2", 4 0, L_000001b0063b7040;  alias, 1 drivers
v000001b00637b0c0_0 .net "out", 4 0, L_000001b006402cf0;  alias, 1 drivers
v000001b00637a580_0 .net "s", 0 0, v000001b006348ea0_0;  alias, 1 drivers
L_000001b006402cf0 .functor MUXZ 5, L_000001b0063b7040, L_000001b006402890, L_000001b0063b9a90, C4<>;
S_000001b0062e1d50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001b006340570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b0063358f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b0063b91d0 .functor NOT 1, v000001b006347f00_0, C4<0>, C4<0>, C4<0>;
v000001b00637bca0_0 .net *"_ivl_0", 0 0, L_000001b0063b91d0;  1 drivers
v000001b00637b5c0_0 .net "in1", 31 0, v000001b00637a760_0;  alias, 1 drivers
v000001b00637a6c0_0 .net "in2", 31 0, v000001b00637a1c0_0;  alias, 1 drivers
v000001b00637bd40_0 .net "out", 31 0, L_000001b006414270;  alias, 1 drivers
v000001b00637ac60_0 .net "s", 0 0, v000001b006347f00_0;  alias, 1 drivers
L_000001b006414270 .functor MUXZ 32, v000001b00637a1c0_0, v000001b00637a760_0, L_000001b0063b91d0, C4<>;
S_000001b0062cdd60 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001b006340570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001b0062cdef0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001b0062cdf28 .param/l "AND" 0 9 12, C4<0010>;
P_000001b0062cdf60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001b0062cdf98 .param/l "OR" 0 9 12, C4<0011>;
P_000001b0062cdfd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001b0062ce008 .param/l "SLL" 0 9 12, C4<1000>;
P_000001b0062ce040 .param/l "SLT" 0 9 12, C4<0110>;
P_000001b0062ce078 .param/l "SRL" 0 9 12, C4<1001>;
P_000001b0062ce0b0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001b0062ce0e8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001b0062ce120 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001b0062ce158 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001b0063ba798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b00637ad00_0 .net/2u *"_ivl_0", 31 0, L_000001b0063ba798;  1 drivers
v000001b00637ada0_0 .net "opSel", 3 0, v000001b0063491c0_0;  alias, 1 drivers
v000001b00637b340_0 .net "operand1", 31 0, L_000001b0064141d0;  alias, 1 drivers
v000001b00637b200_0 .net "operand2", 31 0, L_000001b006413f50;  alias, 1 drivers
v000001b00637a760_0 .var "result", 31 0;
v000001b00637b020_0 .net "zero", 0 0, L_000001b006414a90;  alias, 1 drivers
E_000001b006334bf0 .event anyedge, v000001b0063491c0_0, v000001b00637b340_0, v000001b006348180_0;
L_000001b006414a90 .cmp/eq 32, v000001b00637a760_0, L_000001b0063ba798;
S_000001b006314a20 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001b006340570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001b0063b0650 .param/l "RType" 0 4 2, C4<000000>;
P_000001b0063b0688 .param/l "add" 0 4 5, C4<100000>;
P_000001b0063b06c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001b0063b06f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001b0063b0730 .param/l "and_" 0 4 5, C4<100100>;
P_000001b0063b0768 .param/l "andi" 0 4 8, C4<001100>;
P_000001b0063b07a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b0063b07d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001b0063b0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b0063b0848 .param/l "j" 0 4 12, C4<000010>;
P_000001b0063b0880 .param/l "jal" 0 4 12, C4<000011>;
P_000001b0063b08b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001b0063b08f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001b0063b0928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b0063b0960 .param/l "or_" 0 4 5, C4<100101>;
P_000001b0063b0998 .param/l "ori" 0 4 8, C4<001101>;
P_000001b0063b09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b0063b0a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001b0063b0a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001b0063b0a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001b0063b0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001b0063b0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001b0063b0b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001b0063b0b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001b0063b0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b0063b0bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001b00637a800_0 .var "PCsrc", 0 0;
v000001b00637ae40_0 .net "funct", 5 0, L_000001b0064026b0;  alias, 1 drivers
v000001b00637bde0_0 .net "opcode", 5 0, L_000001b0063b8760;  alias, 1 drivers
v000001b00637aee0_0 .net "operand1", 31 0, L_000001b0063b90f0;  alias, 1 drivers
v000001b00637a940_0 .net "operand2", 31 0, L_000001b006413f50;  alias, 1 drivers
v000001b00637b160_0 .net "rst", 0 0, v000001b0063b81c0_0;  alias, 1 drivers
E_000001b0063351b0/0 .event anyedge, v000001b006348fe0_0, v000001b006348040_0, v000001b00637a4e0_0, v000001b006348180_0;
E_000001b0063351b0/1 .event anyedge, v000001b006348860_0;
E_000001b0063351b0 .event/or E_000001b0063351b0/0, E_000001b0063351b0/1;
S_000001b006314bb0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001b006340570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001b00637b700 .array "DataMem", 0 1023, 31 0;
v000001b00637a8a0_0 .net "address", 31 0, v000001b00637a760_0;  alias, 1 drivers
v000001b00637b3e0_0 .net "clock", 0 0, L_000001b0063b92b0;  1 drivers
v000001b00637b520_0 .net "data", 31 0, L_000001b0063b8fa0;  alias, 1 drivers
v000001b00637b7a0_0 .var/i "i", 31 0;
v000001b00637a1c0_0 .var "q", 31 0;
v000001b00637be80_0 .net "rden", 0 0, v000001b006347a00_0;  alias, 1 drivers
v000001b00637b840_0 .net "wren", 0 0, v000001b006348540_0;  alias, 1 drivers
E_000001b0063355b0 .event posedge, v000001b00637b3e0_0;
S_000001b0062fd0b0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001b006340570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001b0063355f0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001b00637b8e0_0 .net "PCin", 31 0, L_000001b006402b10;  alias, 1 drivers
v000001b006379fe0_0 .var "PCout", 31 0;
v000001b00637b980_0 .net "clk", 0 0, L_000001b0063b8d70;  alias, 1 drivers
v000001b00637a440_0 .net "rst", 0 0, v000001b0063b81c0_0;  alias, 1 drivers
    .scope S_000001b006314a20;
T_0 ;
    %wait E_000001b0063351b0;
    %load/vec4 v000001b00637b160_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b00637a800_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b00637bde0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001b00637aee0_0;
    %load/vec4 v000001b00637a940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001b00637bde0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001b00637aee0_0;
    %load/vec4 v000001b00637a940_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001b00637bde0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001b00637bde0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001b00637bde0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001b00637ae40_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001b00637a800_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b0062fd0b0;
T_1 ;
    %wait E_000001b006334f70;
    %load/vec4 v000001b00637a440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b006379fe0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b00637b8e0_0;
    %assign/vec4 v000001b006379fe0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b0062e4770;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b006348f40_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001b006348f40_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b006348f40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %load/vec4 v000001b006348f40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b006348f40_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b006347aa0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001b0062e4520;
T_3 ;
    %wait E_000001b006334e70;
    %load/vec4 v000001b006348fe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001b006347fa0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001b0063491c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b006347dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b006348900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b006348540_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b006347f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b006347a00_0, 0;
    %assign/vec4 v000001b006348ea0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001b006347fa0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001b0063491c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001b006347dc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b006348900_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b006348540_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b006347f00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b006347a00_0, 0, 1;
    %store/vec4 v000001b006348ea0_0, 0, 1;
    %load/vec4 v000001b006348040_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006347fa0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006348ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006348900_0, 0;
    %load/vec4 v000001b006348860_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b0063491c0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b0063491c0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b0063491c0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b0063491c0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b0063491c0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b0063491c0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b0063491c0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b0063491c0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b0063491c0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b0063491c0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006347dc0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b0063491c0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006347dc0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b0063491c0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b0063491c0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006348900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006348ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006347dc0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006348900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b006348ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006347dc0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b0063491c0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006348900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006347dc0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b0063491c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006348900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006347dc0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b0063491c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006348900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006347dc0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b0063491c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006348900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006347dc0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006347a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006348900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006347dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006347f00_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006348540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b006347dc0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b0063491c0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b0063491c0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b0062069c0;
T_4 ;
    %wait E_000001b006334f70;
    %fork t_1, S_000001b006206b50;
    %jmp t_0;
    .scope S_000001b006206b50;
t_1 ;
    %load/vec4 v000001b00637b2a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b006349300_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001b006349300_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b006349300_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b00637abc0, 0, 4;
    %load/vec4 v000001b006349300_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b006349300_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b00637bb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001b00637b480_0;
    %load/vec4 v000001b00637af80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b00637abc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b00637abc0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001b0062069c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b0062069c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b00637a3a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001b00637a3a0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001b00637a3a0_0;
    %ix/getv/s 4, v000001b00637a3a0_0;
    %load/vec4a v000001b00637abc0, 4;
    %ix/getv/s 4, v000001b00637a3a0_0;
    %load/vec4a v000001b00637abc0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b00637a3a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b00637a3a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001b0062cdd60;
T_6 ;
    %wait E_000001b006334bf0;
    %load/vec4 v000001b00637ada0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b00637a760_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001b00637b340_0;
    %load/vec4 v000001b00637b200_0;
    %add;
    %assign/vec4 v000001b00637a760_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001b00637b340_0;
    %load/vec4 v000001b00637b200_0;
    %sub;
    %assign/vec4 v000001b00637a760_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001b00637b340_0;
    %load/vec4 v000001b00637b200_0;
    %and;
    %assign/vec4 v000001b00637a760_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001b00637b340_0;
    %load/vec4 v000001b00637b200_0;
    %or;
    %assign/vec4 v000001b00637a760_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001b00637b340_0;
    %load/vec4 v000001b00637b200_0;
    %xor;
    %assign/vec4 v000001b00637a760_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001b00637b340_0;
    %load/vec4 v000001b00637b200_0;
    %or;
    %inv;
    %assign/vec4 v000001b00637a760_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001b00637b340_0;
    %load/vec4 v000001b00637b200_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001b00637a760_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001b00637b200_0;
    %load/vec4 v000001b00637b340_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001b00637a760_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001b00637b340_0;
    %ix/getv 4, v000001b00637b200_0;
    %shiftl 4;
    %assign/vec4 v000001b00637a760_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001b00637b340_0;
    %ix/getv 4, v000001b00637b200_0;
    %shiftr 4;
    %assign/vec4 v000001b00637a760_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b006314bb0;
T_7 ;
    %wait E_000001b0063355b0;
    %load/vec4 v000001b00637be80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001b00637a8a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001b00637b700, 4;
    %assign/vec4 v000001b00637a1c0_0, 0;
T_7.0 ;
    %load/vec4 v000001b00637b840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001b00637b520_0;
    %ix/getv 3, v000001b00637a8a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b00637b700, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b006314bb0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b00637b7a0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001b00637b7a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b00637b7a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b00637b700, 0, 4;
    %load/vec4 v000001b00637b7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b00637b7a0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b00637b700, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b00637b700, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b00637b700, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b00637b700, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b00637b700, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b00637b700, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b00637b700, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b00637b700, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b00637b700, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b00637b700, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001b006314bb0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b00637b7a0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001b00637b7a0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001b00637b7a0_0;
    %load/vec4a v000001b00637b700, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001b00637b7a0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b00637b7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b00637b7a0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001b006340570;
T_10 ;
    %wait E_000001b006334f70;
    %load/vec4 v000001b0063b7720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b0063b6c80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b0063b6c80_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b0063b6c80_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001b006340250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b0063b6dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b0063b81c0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001b006340250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001b0063b6dc0_0;
    %inv;
    %assign/vec4 v000001b0063b6dc0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b006340250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b0063b81c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b0063b81c0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001b0063b86c0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
