# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ENG631_CW1_T16_Milestone2.srcs/sources_1/new/Modulator.vhd" \
"../../../../ENG631_CW1_T16_Milestone2.srcs/sim_1/new/Mod_TB.vhd" \

# Do not sort compile order
nosort
