--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml wr_svec_tdc.twx wr_svec_tdc.ncd -o wr_svec_tdc.twr
wr_svec_tdc.pcf

Design file:              wr_svec_tdc.ncd
Physical constraint file: wr_svec_tdc.pcf
Device,package,speed:     xc6slx150t,fgg900,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_125m_gtp_n_i = PERIOD TIMEGRP "clk_125m_gtp_n_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_gtp_n_i = PERIOD TIMEGRP "clk_125m_gtp_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_CLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Location pin: GTPA1_DUAL_X1Y1.CLK11
  Clock network: clk_125m_gtp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_gtp_p_i = PERIOD TIMEGRP "clk_125m_gtp_p_i" 8 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_gtp_p_i = PERIOD TIMEGRP "clk_125m_gtp_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_CLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/CLK01
  Location pin: GTPA1_DUAL_X1Y1.CLK11
  Clock network: clk_125m_gtp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP 
"clk_125m_pllref_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.250ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_pllref_n_i = PERIOD TIMEGRP "clk_125m_pllref_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK20
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK21
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP 
"clk_125m_pllref_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9020 paths analyzed, 1709 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.023ns.
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_39 (SLICE_X70Y105.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.828ns (Levels of Logic = 1)
  Clock Path Skew:      -0.160ns (0.735 - 0.895)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y124.AQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_en/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X69Y82.D3      net (fanout=7)        3.483   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X69Y82.D       Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o1
    SLICE_X70Y105.SR     net (fanout=13)       2.195   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o
    SLICE_X70Y105.CLK    Tsrck                 0.444   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc<39>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_39
    -------------------------------------------------  ---------------------------
    Total                                      6.828ns (1.150ns logic, 5.678ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.346ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.824 - 0.802)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y73.AQ      Tcko                  0.408   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o
    SLICE_X69Y82.D4      net (fanout=2)        1.040   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o
    SLICE_X69Y82.D       Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o1
    SLICE_X70Y105.SR     net (fanout=13)       2.195   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o
    SLICE_X70Y105.CLK    Tsrck                 0.444   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc<39>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_39
    -------------------------------------------------  ---------------------------
    Total                                      4.346ns (1.111ns logic, 3.235ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_38 (SLICE_X69Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.805ns (Levels of Logic = 1)
  Clock Path Skew:      -0.157ns (0.738 - 0.895)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y124.AQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_en/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X69Y82.D3      net (fanout=7)        3.483   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X69Y82.D       Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o1
    SLICE_X69Y106.SR     net (fanout=13)       2.170   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o
    SLICE_X69Y106.CLK    Tsrck                 0.446   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc<38>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_38
    -------------------------------------------------  ---------------------------
    Total                                      6.805ns (1.152ns logic, 5.653ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.323ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.827 - 0.802)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y73.AQ      Tcko                  0.408   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o
    SLICE_X69Y82.D4      net (fanout=2)        1.040   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o
    SLICE_X69Y82.D       Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o1
    SLICE_X69Y106.SR     net (fanout=13)       2.170   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o
    SLICE_X69Y106.CLK    Tsrck                 0.446   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc<38>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_38
    -------------------------------------------------  ---------------------------
    Total                                      4.323ns (1.113ns logic, 3.210ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_28 (SLICE_X68Y106.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.801ns (Levels of Logic = 1)
  Clock Path Skew:      -0.157ns (0.738 - 0.895)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2 to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y124.AQ     Tcko                  0.447   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_TX_PCS/U_sync_tx_en/sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X69Y82.D3      net (fanout=7)        3.483   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/sync_reset_refclk/sync2
    SLICE_X69Y82.D       Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o1
    SLICE_X68Y106.SR     net (fanout=13)       2.170   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o
    SLICE_X68Y106.CLK    Tsrck                 0.442   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc<30>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_28
    -------------------------------------------------  ---------------------------
    Total                                      6.801ns (1.148ns logic, 5.653ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o (FF)
  Destination:          U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.319ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.827 - 0.802)
  Source Clock:         clk_125m_pllref_BUFG rising at 0.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o to U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y73.AQ      Tcko                  0.408   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_sync2
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o
    SLICE_X69Y82.D4      net (fanout=2)        1.040   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/ppsg_cr_cnt_rst_o
    SLICE_X69Y82.D       Tilo                  0.259   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o1
    SLICE_X68Y106.SR     net (fanout=13)       2.170   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/rst_synced_refclk_ppsg_cr_cnt_rst_OR_24_o
    SLICE_X68Y106.CLK    Tsrck                 0.442   U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc<30>
                                                       U_WR_CORE/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_utc_28
    -------------------------------------------------  ---------------------------
    Total                                      4.319ns (1.109ns logic, 3.210ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP "clk_125m_pllref_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_27 (SLICE_X68Y125.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_r/ppulse_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.428 - 0.337)
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_r/ppulse_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y130.AQ     Tcko                  0.234   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_r/ppulse_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_r/ppulse_o
    SLICE_X68Y125.CE     net (fanout=11)       0.276   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_r/ppulse_o
    SLICE_X68Y125.CLK    Tckce       (-Th)     0.108   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r<27>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_27
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.126ns logic, 0.276ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_26 (SLICE_X68Y125.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_r/ppulse_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.428 - 0.337)
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_r/ppulse_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y130.AQ     Tcko                  0.234   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_r/ppulse_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_r/ppulse_o
    SLICE_X68Y125.CE     net (fanout=11)       0.276   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_r/ppulse_o
    SLICE_X68Y125.CLK    Tckce       (-Th)     0.104   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r<27>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_26
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.130ns logic, 0.276ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_25 (SLICE_X68Y125.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_r/ppulse_o (FF)
  Destination:          U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.428 - 0.337)
  Source Clock:         clk_125m_pllref_BUFG rising at 8.000ns
  Destination Clock:    clk_125m_pllref_BUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_r/ppulse_o to U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y130.AQ     Tcko                  0.234   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_r/ppulse_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_r/ppulse_o
    SLICE_X68Y125.CE     net (fanout=11)       0.276   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/sync_ffs_tx_r/ppulse_o
    SLICE_X68Y125.CLK    Tckce       (-Th)     0.102   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r<27>
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/cntr_tx_r_25
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.132ns logic, 0.276ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_125m_pllref_p_i = PERIOD TIMEGRP "clk_125m_pllref_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK20
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 1.750ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK21
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK21
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------
Slack: 4.875ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Logical resource: U_GTP/U_GTP_TILE_INST/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: clk_125m_pllref_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc1_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc1_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y74.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y74.CLKB
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y70.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 458243 paths analyzed, 10007 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.745ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_2 (SLICE_X85Y168.B5), 773 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.688ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y164.DQ     Tcko                  0.391   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X86Y166.A6     net (fanout=13)       0.677   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X86Y166.A      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_0<19>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0570<7>11
    SLICE_X85Y166.B6     net (fanout=19)       0.720   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0570<7>1
    SLICE_X85Y166.B      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_9<29>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10931_SW0
    SLICE_X85Y166.A5     net (fanout=1)        0.187   N2096
    SLICE_X85Y166.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_9<29>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10911
    SLICE_X90Y169.A3     net (fanout=4)        1.594   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1091
    SLICE_X90Y169.A      Tilo                  0.203   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_10<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out108311_1
    SLICE_X88Y172.CX     net (fanout=10)       0.828   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out108311
    SLICE_X88Y172.CMUX   Tcxc                  0.163   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_8<1>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out27614_SW1
    SLICE_X85Y168.A6     net (fanout=1)        0.827   N2897
    SLICE_X85Y168.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<3>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out27615
    SLICE_X85Y168.B5     net (fanout=1)        0.794   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out27614
    SLICE_X85Y168.CLK    Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<3>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out27617
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_2
    -------------------------------------------------  ---------------------------
    Total                                      7.688ns (2.061ns logic, 5.627ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.641ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.233 - 0.252)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y165.CQ     Tcko                  0.408   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<0>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X86Y166.A2     net (fanout=13)       0.613   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X86Y166.A      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_0<19>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0570<7>11
    SLICE_X85Y166.B6     net (fanout=19)       0.720   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0570<7>1
    SLICE_X85Y166.B      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_9<29>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10931_SW0
    SLICE_X85Y166.A5     net (fanout=1)        0.187   N2096
    SLICE_X85Y166.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_9<29>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10911
    SLICE_X90Y169.A3     net (fanout=4)        1.594   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1091
    SLICE_X90Y169.A      Tilo                  0.203   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_10<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out108311_1
    SLICE_X88Y172.CX     net (fanout=10)       0.828   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out108311
    SLICE_X88Y172.CMUX   Tcxc                  0.163   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_8<1>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out27614_SW1
    SLICE_X85Y168.A6     net (fanout=1)        0.827   N2897
    SLICE_X85Y168.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<3>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out27615
    SLICE_X85Y168.B5     net (fanout=1)        0.794   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out27614
    SLICE_X85Y168.CLK    Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<3>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out27617
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_2
    -------------------------------------------------  ---------------------------
    Total                                      7.641ns (2.078ns logic, 5.563ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.625ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.233 - 0.255)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y164.DQ     Tcko                  0.391   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X86Y166.A6     net (fanout=13)       0.677   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X86Y166.A      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_0<19>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0570<7>11
    SLICE_X83Y170.C1     net (fanout=19)       1.752   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0570<7>1
    SLICE_X83Y170.C      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_10<3>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out27612_SW2
    SLICE_X82Y167.C3     net (fanout=1)        0.935   N2837
    SLICE_X82Y167.C      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_inputs_en<31>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out27612
    SLICE_X81Y168.B1     net (fanout=1)        0.734   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out27611
    SLICE_X81Y168.B      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_4<3>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out27613
    SLICE_X85Y168.A1     net (fanout=1)        0.833   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out27612
    SLICE_X85Y168.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<3>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out27615
    SLICE_X85Y168.B5     net (fanout=1)        0.794   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out27614
    SLICE_X85Y168.CLK    Tas                   0.322   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<3>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out27617
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_2
    -------------------------------------------------  ---------------------------
    Total                                      7.625ns (1.900ns logic, 5.725ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/data_engine_block/acam_ififo1_o_16 (SLICE_X82Y164.CE), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd1 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/data_engine_block/acam_ififo1_o_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.548ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.697 - 0.784)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd1 to cmp_tdc1/cmp_tdc_core/data_engine_block/acam_ififo1_o_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y176.AQ    Tcko                  0.391   cmp_tdc1/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd2
                                                       cmp_tdc1/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd1
    SLICE_X103Y178.D4    net (fanout=18)       0.719   cmp_tdc1/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd1
    SLICE_X103Y178.DMUX  Tilo                  0.313   cmp_tdc1/cmp_tdc_core/acam_data_block/acam_data_st_FSM_FFd3
                                                       cmp_tdc1/cmp_tdc_core/data_engine_block/engine_st__n0394<0>1
    SLICE_X105Y182.C4    net (fanout=6)        1.331   cmp_tdc1/cmp_tdc_core/acm_cyc
    SLICE_X105Y182.C     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_start01_o<31>
                                                       cmp_tdc1/cmp_tdc_core/data_engine_block/_n0329_inv11
    SLICE_X87Y172.B1     net (fanout=7)        2.660   cmp_tdc1/cmp_tdc_core/data_engine_block/_n0329_inv1
    SLICE_X87Y172.B      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_8<15>
                                                       cmp_tdc1/cmp_tdc_core/data_engine_block/_n0369_inv1
    SLICE_X82Y164.CE     net (fanout=8)        1.281   cmp_tdc1/cmp_tdc_core/data_engine_block/_n0369_inv
    SLICE_X82Y164.CLK    Tceck                 0.335   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_ififo1_o<19>
                                                       cmp_tdc1/cmp_tdc_core/data_engine_block/acam_ififo1_o_16
    -------------------------------------------------  ---------------------------
    Total                                      7.548ns (1.557ns logic, 5.991ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd3 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/data_engine_block/acam_ififo1_o_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.546ns (Levels of Logic = 3)
  Clock Path Skew:      -0.084ns (0.697 - 0.781)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd3 to cmp_tdc1/cmp_tdc_core/data_engine_block/acam_ififo1_o_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y179.BQ    Tcko                  0.391   cmp_tdc1/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd3
                                                       cmp_tdc1/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd3
    SLICE_X103Y178.D3    net (fanout=20)       0.717   cmp_tdc1/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd3
    SLICE_X103Y178.DMUX  Tilo                  0.313   cmp_tdc1/cmp_tdc_core/acam_data_block/acam_data_st_FSM_FFd3
                                                       cmp_tdc1/cmp_tdc_core/data_engine_block/engine_st__n0394<0>1
    SLICE_X105Y182.C4    net (fanout=6)        1.331   cmp_tdc1/cmp_tdc_core/acm_cyc
    SLICE_X105Y182.C     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_start01_o<31>
                                                       cmp_tdc1/cmp_tdc_core/data_engine_block/_n0329_inv11
    SLICE_X87Y172.B1     net (fanout=7)        2.660   cmp_tdc1/cmp_tdc_core/data_engine_block/_n0329_inv1
    SLICE_X87Y172.B      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_8<15>
                                                       cmp_tdc1/cmp_tdc_core/data_engine_block/_n0369_inv1
    SLICE_X82Y164.CE     net (fanout=8)        1.281   cmp_tdc1/cmp_tdc_core/data_engine_block/_n0369_inv
    SLICE_X82Y164.CLK    Tceck                 0.335   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_ififo1_o<19>
                                                       cmp_tdc1/cmp_tdc_core/data_engine_block/acam_ififo1_o_16
    -------------------------------------------------  ---------------------------
    Total                                      7.546ns (1.557ns logic, 5.989ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd4 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/data_engine_block/acam_ififo1_o_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.508ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.697 - 0.784)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd4 to cmp_tdc1/cmp_tdc_core/data_engine_block/acam_ififo1_o_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y177.BQ    Tcko                  0.391   cmp_tdc1/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd4
                                                       cmp_tdc1/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd4
    SLICE_X103Y178.D2    net (fanout=21)       0.679   cmp_tdc1/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd4
    SLICE_X103Y178.DMUX  Tilo                  0.313   cmp_tdc1/cmp_tdc_core/acam_data_block/acam_data_st_FSM_FFd3
                                                       cmp_tdc1/cmp_tdc_core/data_engine_block/engine_st__n0394<0>1
    SLICE_X105Y182.C4    net (fanout=6)        1.331   cmp_tdc1/cmp_tdc_core/acm_cyc
    SLICE_X105Y182.C     Tilo                  0.259   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_start01_o<31>
                                                       cmp_tdc1/cmp_tdc_core/data_engine_block/_n0329_inv11
    SLICE_X87Y172.B1     net (fanout=7)        2.660   cmp_tdc1/cmp_tdc_core/data_engine_block/_n0329_inv1
    SLICE_X87Y172.B      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_8<15>
                                                       cmp_tdc1/cmp_tdc_core/data_engine_block/_n0369_inv1
    SLICE_X82Y164.CE     net (fanout=8)        1.281   cmp_tdc1/cmp_tdc_core/data_engine_block/_n0369_inv
    SLICE_X82Y164.CLK    Tceck                 0.335   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_ififo1_o<19>
                                                       cmp_tdc1/cmp_tdc_core/data_engine_block/acam_ififo1_o_16
    -------------------------------------------------  ---------------------------
    Total                                      7.508ns (1.557ns logic, 5.951ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24 (SLICE_X82Y165.B6), 552 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.605ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.238 - 0.249)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y166.DQ     Tcko                  0.391   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1
    SLICE_X87Y165.A4     net (fanout=2)        0.607   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_0_1
    SLICE_X87Y165.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_0<16>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0579<7>11
    SLICE_X92Y170.C5     net (fanout=18)       1.398   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0579<7>1
    SLICE_X92Y170.CMUX   Tilo                  0.251   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_2<3>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10111
    SLICE_X93Y169.B5     net (fanout=30)       0.682   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1011
    SLICE_X93Y169.B      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_0<11>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out2047
    SLICE_X88Y171.B1     net (fanout=2)        1.703   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out2046
    SLICE_X88Y171.B      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_7<27>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out20414_SW0
    SLICE_X82Y165.A1     net (fanout=1)        1.186   N2890
    SLICE_X82Y165.A      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out20415
    SLICE_X82Y165.B6     net (fanout=1)        0.118   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out20414
    SLICE_X82Y165.CLK    Tas                   0.341   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out20417
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24
    -------------------------------------------------  ---------------------------
    Total                                      7.605ns (1.911ns logic, 5.694ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.514ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.238 - 0.255)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y164.DQ     Tcko                  0.391   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X87Y165.A6     net (fanout=13)       0.516   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X87Y165.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_0<16>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0579<7>11
    SLICE_X92Y170.C5     net (fanout=18)       1.398   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0579<7>1
    SLICE_X92Y170.CMUX   Tilo                  0.251   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_2<3>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10111
    SLICE_X93Y169.B5     net (fanout=30)       0.682   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1011
    SLICE_X93Y169.B      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_0<11>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out2047
    SLICE_X88Y171.B1     net (fanout=2)        1.703   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out2046
    SLICE_X88Y171.B      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_7<27>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out20414_SW0
    SLICE_X82Y165.A1     net (fanout=1)        1.186   N2890
    SLICE_X82Y165.A      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out20415
    SLICE_X82Y165.B6     net (fanout=1)        0.118   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out20414
    SLICE_X82Y165.CLK    Tas                   0.341   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out20417
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24
    -------------------------------------------------  ---------------------------
    Total                                      7.514ns (1.911ns logic, 5.603ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.504ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.238 - 0.252)
  Source Clock:         tdc1_125m_clk rising at 0.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y165.CQ     Tcko                  0.408   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<0>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X87Y165.A2     net (fanout=13)       0.489   cmp_tdc1/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X87Y165.A      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_0<16>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/_n0579<7>11
    SLICE_X92Y170.C5     net (fanout=18)       1.398   cmp_tdc1/cmp_tdc_core/reg_control_block/_n0579<7>1
    SLICE_X92Y170.CMUX   Tilo                  0.251   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_2<3>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out10111
    SLICE_X93Y169.B5     net (fanout=30)       0.682   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out1011
    SLICE_X93Y169.B      Tilo                  0.259   cmp_tdc1/cmp_tdc_core/reg_control_block/acam_config_0<11>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out2047
    SLICE_X88Y171.B1     net (fanout=2)        1.703   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out2046
    SLICE_X88Y171.B      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_7<27>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out20414_SW0
    SLICE_X82Y165.A1     net (fanout=1)        1.186   N2890
    SLICE_X82Y165.A      Tilo                  0.205   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out20415
    SLICE_X82Y165.B6     net (fanout=1)        0.118   cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out20414
    SLICE_X82Y165.CLK    Tas                   0.341   cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<25>
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/Mmux_dat_out20417
                                                       cmp_tdc1/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_24
    -------------------------------------------------  ---------------------------
    Total                                      7.504ns (1.928ns logic, 5.576ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1_12 (SLICE_X95Y169.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         tdc1_125m_clk rising at 8.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1 to cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y168.BQ     Tcko                  0.200   cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1
    SLICE_X95Y169.SR     net (fanout=229)      0.283   cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>
    SLICE_X95Y169.CLK    Tcksr       (-Th)     0.131   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1<15>
                                                       cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1_12
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.069ns logic, 0.283ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1_13 (SLICE_X95Y169.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         tdc1_125m_clk rising at 8.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1 to cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y168.BQ     Tcko                  0.200   cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1
    SLICE_X95Y169.SR     net (fanout=229)      0.283   cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>
    SLICE_X95Y169.CLK    Tcksr       (-Th)     0.128   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1<15>
                                                       cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1_13
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.072ns logic, 0.283ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1_15 (SLICE_X95Y169.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.356ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         tdc1_125m_clk rising at 8.000ns
  Destination Clock:    tdc1_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1 to cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y168.BQ     Tcko                  0.200   cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1
    SLICE_X95Y169.SR     net (fanout=229)      0.283   cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>
    SLICE_X95Y169.CLK    Tcksr       (-Th)     0.127   cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1<15>
                                                       cmp_tdc1/cmp_tdc_core/data_engine_block/acam_config_rdbk_1_15
    -------------------------------------------------  ---------------------------
    Total                                      0.356ns (0.073ns logic, 0.283ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y74.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y74.CLKB
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y70.CLKA
  Clock network: tdc1_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP 
"tdc2_125m_clk_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP "tdc2_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y20.CLKB
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y22.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc2_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 458175 paths analyzed, 9906 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.707ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_28 (SLICE_X34Y35.A5), 345 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_6 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.565ns (Levels of Logic = 7)
  Clock Path Skew:      -0.107ns (0.792 - 0.899)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_6 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y27.AQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<0>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_6
    SLICE_X32Y27.B5      net (fanout=13)       0.784   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<6>
    SLICE_X32Y27.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0563<7>11
    SLICE_X32Y26.C2      net (fanout=10)       1.597   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0563<7>1
    SLICE_X32Y26.C       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_4<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out11001
    SLICE_X29Y27.A1      net (fanout=10)       1.324   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out1100
    SLICE_X29Y27.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2528
    SLICE_X30Y28.B6      net (fanout=1)        0.328   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2527
    SLICE_X30Y28.B       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2529
    SLICE_X30Y28.A5      net (fanout=1)        0.222   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2528
    SLICE_X30Y28.A       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out25211
    SLICE_X34Y35.B2      net (fanout=1)        1.129   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out25210
    SLICE_X34Y35.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out25212
    SLICE_X34Y35.A5      net (fanout=1)        0.169   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out25211
    SLICE_X34Y35.CLK     Tas                   0.341   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out25213
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_28
    -------------------------------------------------  ---------------------------
    Total                                      7.565ns (2.012ns logic, 5.553ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.365ns (Levels of Logic = 7)
  Clock Path Skew:      -0.110ns (0.792 - 0.902)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y28.AQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_2
    SLICE_X33Y26.B4      net (fanout=45)       1.646   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<2>
    SLICE_X33Y26.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_5<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0579<7>2
    SLICE_X29Y27.B5      net (fanout=15)       0.648   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0579
    SLICE_X29Y27.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2527
    SLICE_X29Y27.A4      net (fanout=1)        1.103   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2526
    SLICE_X29Y27.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2528
    SLICE_X30Y28.B6      net (fanout=1)        0.328   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2527
    SLICE_X30Y28.B       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2529
    SLICE_X30Y28.A5      net (fanout=1)        0.222   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2528
    SLICE_X30Y28.A       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out25211
    SLICE_X34Y35.B2      net (fanout=1)        1.129   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out25210
    SLICE_X34Y35.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out25212
    SLICE_X34Y35.A5      net (fanout=1)        0.169   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out25211
    SLICE_X34Y35.CLK     Tas                   0.341   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out25213
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_28
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (2.120ns logic, 5.245ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.273ns (Levels of Logic = 7)
  Clock Path Skew:      -0.110ns (0.792 - 0.902)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y28.CQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X32Y27.B6      net (fanout=13)       0.492   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X32Y27.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_0<19>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0563<7>11
    SLICE_X32Y26.C2      net (fanout=10)       1.597   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0563<7>1
    SLICE_X32Y26.C       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_4<15>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out11001
    SLICE_X29Y27.A1      net (fanout=10)       1.324   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out1100
    SLICE_X29Y27.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_9<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2528
    SLICE_X30Y28.B6      net (fanout=1)        0.328   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2527
    SLICE_X30Y28.B       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2529
    SLICE_X30Y28.A5      net (fanout=1)        0.222   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out2528
    SLICE_X30Y28.A       Tilo                  0.203   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_7<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out25211
    SLICE_X34Y35.B2      net (fanout=1)        1.129   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out25210
    SLICE_X34Y35.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out25212
    SLICE_X34Y35.A5      net (fanout=1)        0.169   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out25211
    SLICE_X34Y35.CLK     Tas                   0.341   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<29>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out25213
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_28
    -------------------------------------------------  ---------------------------
    Total                                      7.273ns (2.012ns logic, 5.261ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/iscl_oen (SLICE_X82Y43.A2), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/iscl_oen (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.306ns (Levels of Logic = 3)
  Clock Path Skew:      -0.355ns (0.614 - 0.969)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1 to cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/iscl_oen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y13.BQ      Tcko                  0.391   cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1
    SLICE_X83Y43.C4      net (fanout=227)      5.352   cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>
    SLICE_X83Y43.C       Tilo                  0.259   N3182
                                                       cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/rst_ial_OR_3960_o1
    SLICE_X83Y43.B6      net (fanout=7)        0.304   cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/rst_ial_OR_3960_o
    SLICE_X83Y43.B       Tilo                  0.259   N3182
                                                       cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/Mmux_iscl_oen_PWR_364_o_MUX_12527_o11
    SLICE_X82Y43.A2      net (fanout=1)        0.400   cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/iscl_oen_PWR_364_o_MUX_12527_o
    SLICE_X82Y43.CLK     Tas                   0.341   cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/sda_chk
                                                       cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/iscl_oen_rstpot
                                                       cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/iscl_oen
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (1.250ns logic, 6.056ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/ial (FF)
  Destination:          cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/iscl_oen (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.445ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/ial to cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/iscl_oen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y42.AQ      Tcko                  0.391   cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/rxack
                                                       cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/ial
    SLICE_X83Y43.C3      net (fanout=18)       0.491   cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/ial
    SLICE_X83Y43.C       Tilo                  0.259   N3182
                                                       cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/rst_ial_OR_3960_o1
    SLICE_X83Y43.B6      net (fanout=7)        0.304   cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/rst_ial_OR_3960_o
    SLICE_X83Y43.B       Tilo                  0.259   N3182
                                                       cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/Mmux_iscl_oen_PWR_364_o_MUX_12527_o11
    SLICE_X82Y43.A2      net (fanout=1)        0.400   cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/iscl_oen_PWR_364_o_MUX_12527_o
    SLICE_X82Y43.CLK     Tas                   0.341   cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/sda_chk
                                                       cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/iscl_oen_rstpot
                                                       cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/iscl_oen
    -------------------------------------------------  ---------------------------
    Total                                      2.445ns (1.250ns logic, 1.195ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/c_state_FSM_FFd2 (FF)
  Destination:          cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/iscl_oen (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.248ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.150 - 0.159)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/c_state_FSM_FFd2 to cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/iscl_oen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y43.CMUX    Tshcko                0.461   N3182
                                                       cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/c_state_FSM_FFd2
    SLICE_X83Y43.B2      net (fanout=6)        0.787   cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/c_state_FSM_FFd2
    SLICE_X83Y43.B       Tilo                  0.259   N3182
                                                       cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/Mmux_iscl_oen_PWR_364_o_MUX_12527_o11
    SLICE_X82Y43.A2      net (fanout=1)        0.400   cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/iscl_oen_PWR_364_o_MUX_12527_o
    SLICE_X82Y43.CLK     Tas                   0.341   cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/sda_chk
                                                       cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/iscl_oen_rstpot
                                                       cmp_tdc2/cmp_I2C_master/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/iscl_oen
    -------------------------------------------------  ---------------------------
    Total                                      2.248ns (1.061ns logic, 1.187ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_22 (SLICE_X28Y32.A5), 494 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_6 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.546ns (Levels of Logic = 7)
  Clock Path Skew:      -0.101ns (0.798 - 0.899)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_6 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y27.AQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<0>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_6
    SLICE_X33Y26.A1      net (fanout=13)       0.867   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<6>
    SLICE_X33Y26.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_5<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0579<7>11
    SLICE_X30Y26.B5      net (fanout=18)       0.413   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0579<7>1
    SLICE_X30Y26.BMUX    Tilo                  0.261   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_3<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out11011
    SLICE_X29Y21.B3      net (fanout=32)       1.506   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out1101
    SLICE_X29Y21.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_3<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18011
    SLICE_X29Y26.B1      net (fanout=1)        1.312   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18010
    SLICE_X29Y26.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_1<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18014
    SLICE_X29Y26.A5      net (fanout=1)        0.187   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18013
    SLICE_X29Y26.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_1<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18015
    SLICE_X28Y32.B2      net (fanout=1)        0.858   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18014
    SLICE_X28Y32.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18016
    SLICE_X28Y32.A5      net (fanout=1)        0.169   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18015
    SLICE_X28Y32.CLK     Tas                   0.341   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18018
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_22
    -------------------------------------------------  ---------------------------
    Total                                      7.546ns (2.234ns logic, 5.312ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.475ns (Levels of Logic = 7)
  Clock Path Skew:      -0.104ns (0.798 - 0.902)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y28.CQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X33Y26.A5      net (fanout=13)       0.796   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X33Y26.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_5<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0579<7>11
    SLICE_X30Y26.B5      net (fanout=18)       0.413   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0579<7>1
    SLICE_X30Y26.BMUX    Tilo                  0.261   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_3<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out11011
    SLICE_X29Y21.B3      net (fanout=32)       1.506   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out1101
    SLICE_X29Y21.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_3<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18011
    SLICE_X29Y26.B1      net (fanout=1)        1.312   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18010
    SLICE_X29Y26.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_1<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18014
    SLICE_X29Y26.A5      net (fanout=1)        0.187   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18013
    SLICE_X29Y26.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_1<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18015
    SLICE_X28Y32.B2      net (fanout=1)        0.858   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18014
    SLICE_X28Y32.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18016
    SLICE_X28Y32.A5      net (fanout=1)        0.169   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18015
    SLICE_X28Y32.CLK     Tas                   0.341   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18018
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_22
    -------------------------------------------------  ---------------------------
    Total                                      7.475ns (2.234ns logic, 5.241ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.399ns (Levels of Logic = 7)
  Clock Path Skew:      -0.101ns (0.798 - 0.899)
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_1 to cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y27.AMUX    Tshcko                0.461   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0<0>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_1
    SLICE_X33Y26.A6      net (fanout=1)        0.650   cmp_tdc2/cmp_tdc_core/reg_control_block/reg_adr_pipe0_3_1
    SLICE_X33Y26.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_5<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/_n0579<7>11
    SLICE_X30Y26.B5      net (fanout=18)       0.413   cmp_tdc2/cmp_tdc_core/reg_control_block/_n0579<7>1
    SLICE_X30Y26.BMUX    Tilo                  0.261   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_3<31>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out11011
    SLICE_X29Y21.B3      net (fanout=32)       1.506   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out1101
    SLICE_X29Y21.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_3<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18011
    SLICE_X29Y26.B1      net (fanout=1)        1.312   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18010
    SLICE_X29Y26.B       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_1<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18014
    SLICE_X29Y26.A5      net (fanout=1)        0.187   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18013
    SLICE_X29Y26.A       Tilo                  0.259   cmp_tdc2/cmp_tdc_core/reg_control_block/acam_config_1<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18015
    SLICE_X28Y32.B2      net (fanout=1)        0.858   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18014
    SLICE_X28Y32.B       Tilo                  0.205   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18016
    SLICE_X28Y32.A5      net (fanout=1)        0.169   cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18015
    SLICE_X28Y32.CLK     Tas                   0.341   cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o<23>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/Mmux_dat_out18018
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/tdc_config_wb_dat_o_22
    -------------------------------------------------  ---------------------------
    Total                                      7.399ns (2.304ns logic, 5.095ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd1 (SLICE_X29Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.251ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.043 - 0.039)
  Source Clock:         tdc2_125m_clk rising at 8.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3 to cmp_tdc2/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y12.CQ      Tcko                  0.198   cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3
                                                       cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3
    SLICE_X29Y13.SR      net (fanout=165)      0.174   cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1_3
    SLICE_X29Y13.CLK     Tcksr       (-Th)     0.121   cmp_tdc2/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd1
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/engine_st_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.251ns (0.077ns logic, 0.174ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_3_4 (SLICE_X31Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.262ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.077 - 0.071)
  Source Clock:         tdc2_125m_clk rising at 8.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1 to cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y13.BQ      Tcko                  0.198   cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1
    SLICE_X31Y13.SR      net (fanout=227)      0.195   cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>
    SLICE_X31Y13.CLK     Tcksr       (-Th)     0.131   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_3<7>
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.262ns (0.067ns logic, 0.195ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_3_5 (SLICE_X31Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_3_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.077 - 0.071)
  Source Clock:         tdc2_125m_clk rising at 8.000ns
  Destination Clock:    tdc2_125m_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1 to cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_3_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y13.BQ      Tcko                  0.198   cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/internal_rst_synch_1
    SLICE_X31Y13.SR      net (fanout=227)      0.195   cmp_tdc2_clks_rsts_mgment/internal_rst_synch<1>
    SLICE_X31Y13.CLK     Tcksr       (-Th)     0.128   cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_3<7>
                                                       cmp_tdc2/cmp_tdc_core/data_engine_block/acam_config_rdbk_3_5
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.070ns logic, 0.195ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y20.CLKB
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/cmp_tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y22.CLKA
  Clock network: tdc2_125m_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc2_125m_clk" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc2_125m_clk" TO 
TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.878ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_wrabbit_synch/wrabbit_en_sync_0 (SLICE_X58Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    16.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg_0 (FF)
  Destination:          cmp_tdc2/cmp_wrabbit_synch/wrabbit_en_sync_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.878ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg_0 to cmp_tdc2/cmp_wrabbit_synch/wrabbit_en_sync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y33.AQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg<0>
                                                       cmp_tdc2/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg_0
    SLICE_X58Y61.AX      net (fanout=3)        3.351   cmp_tdc2/cmp_tdc_core/reg_control_block/wrabbit_ctrl_reg<0>
    SLICE_X58Y61.CLK     Tdick                 0.136   cmp_tdc2/cmp_wrabbit_synch/wrabbit_en_sync<1>
                                                       cmp_tdc2/cmp_wrabbit_synch/wrabbit_en_sync_0
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (0.527ns logic, 3.351ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point tdc2_irq_synch_0 (SLICE_X69Y74.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    16.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o (FF)
  Destination:          tdc2_irq_synch_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.545ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o to tdc2_irq_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y39.CQ      Tcko                  0.391   cmp_tdc2/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o
                                                       cmp_tdc2/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o
    SLICE_X69Y74.AX      net (fanout=1)        3.091   cmp_tdc2/cmp_tdc_eic/eic_irq_controller_inst/wb_irq_o
    SLICE_X69Y74.CLK     Tdick                 0.063   tdc2_irq_synch<1>
                                                       tdc2_irq_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      3.545ns (0.454ns logic, 3.091ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_2 (SLICE_X54Y110.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    16.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_wrabbit_synch/clk_aux_lock_en_1 (FF)
  Destination:          U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.135ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_wrabbit_synch/clk_aux_lock_en_1 to U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y80.BQ      Tcko                  0.391   cmp_tdc2/cmp_wrabbit_synch/clk_aux_lock_en<1>
                                                       cmp_tdc2/cmp_wrabbit_synch/clk_aux_lock_en_1
    SLICE_X54Y110.A2     net (fanout=2)        2.403   cmp_tdc2/cmp_wrabbit_synch/clk_aux_lock_en<1>
    SLICE_X54Y110.CLK    Tas                   0.341   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg<4>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/Mmux_rwaddr_reg[4]_rddata_reg[31]_wide_mux_8_OUT263
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/rddata_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      3.135ns (0.732ns logic, 2.403ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc2_125m_clk" TO TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X44Y69.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/sfifo/w_idx_gray_2 (FF)
  Destination:          cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/sfifo/w_idx_gray_2 to cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y70.BQ      Tcko                  0.198   cmp_tdc2_clks_crossing/sfifo/w_idx_bnry<3>
                                                       cmp_tdc2_clks_crossing/sfifo/w_idx_gray_2
    SLICE_X44Y69.DI      net (fanout=1)        0.242   cmp_tdc2_clks_crossing/sfifo/w_idx_gray<2>
    SLICE_X44Y69.CLK     Tdh         (-Th)    -0.033   cmp_tdc2_clks_crossing/sfifo/w_idx_shift_r_3<2>
                                                       cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.231ns logic, 0.242ns route)
                                                       (48.8% logic, 51.2% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3 (SLICE_X44Y69.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/sfifo/w_idx_gray_3 (FF)
  Destination:          cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/sfifo/w_idx_gray_3 to cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y70.BMUX    Tshcko                0.266   cmp_tdc2_clks_crossing/sfifo/w_idx_bnry<2>
                                                       cmp_tdc2_clks_crossing/sfifo/w_idx_gray_3
    SLICE_X44Y69.CI      net (fanout=1)        0.246   cmp_tdc2_clks_crossing/sfifo/w_idx_gray<3>
    SLICE_X44Y69.CLK     Tdh         (-Th)    -0.050   cmp_tdc2_clks_crossing/sfifo/w_idx_shift_r_3<2>
                                                       cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.316ns logic, 0.246ns route)
                                                       (56.2% logic, 43.8% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X60Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.683ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/sfifo/w_idx_bnry_4 (FF)
  Destination:          cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.683ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc2_125m_clk rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/sfifo/w_idx_bnry_4 to cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y70.BQ      Tcko                  0.234   cmp_tdc2_clks_crossing/sfifo/w_idx_bnry<2>
                                                       cmp_tdc2_clks_crossing/sfifo/w_idx_bnry_4
    SLICE_X60Y71.BX      net (fanout=2)        0.529   cmp_tdc2_clks_crossing/sfifo/w_idx_bnry<4>
    SLICE_X60Y71.CLK     Tdh         (-Th)     0.080   cmp_tdc2_clks_crossing/sfifo/r_idx_shift_a_3<2>
                                                       cmp_tdc2_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.683ns (0.154ns logic, 0.529ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc2_125m_clk" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.200ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_wrabbit_synch/link_up_0 (SLICE_X44Y33.AX), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2 (FF)
  Destination:          cmp_tdc2/cmp_wrabbit_synch/link_up_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.200ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2 to cmp_tdc2/cmp_wrabbit_synch/link_up_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y111.AQ     Tcko                  0.408   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2
    SLICE_X63Y122.D5     net (fanout=5)        1.045   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_8bit.U_RX_PCS/U_sync_los/sync2
    SLICE_X63Y122.D      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/link_ok
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/link_ok_o1
    SLICE_X44Y33.AX      net (fanout=8)        7.402   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/link_ok
    SLICE_X44Y33.CLK     Tdick                 0.086   cmp_tdc2/cmp_wrabbit_synch/link_up<1>
                                                       cmp_tdc2/cmp_wrabbit_synch/link_up_0
    -------------------------------------------------  ---------------------------
    Total                                      9.200ns (0.753ns logic, 8.447ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o (FF)
  Destination:          cmp_tdc2/cmp_wrabbit_synch/link_up_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.551ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o to cmp_tdc2/cmp_wrabbit_synch/link_up_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y123.AQ     Tcko                  0.391   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o
    SLICE_X63Y122.D4     net (fanout=4)        0.413   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/pcs_link_ok_o
    SLICE_X63Y122.D      Tilo                  0.259   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/link_ok
                                                       U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/link_ok_o1
    SLICE_X44Y33.AX      net (fanout=8)        7.402   U_WR_CORE/WRPC/U_Endpoint/U_Wrapped_Endpoint/link_ok
    SLICE_X44Y33.CLK     Tdick                 0.086   cmp_tdc2/cmp_wrabbit_synch/link_up<1>
                                                       cmp_tdc2/cmp_wrabbit_synch/link_up_0
    -------------------------------------------------  ---------------------------
    Total                                      8.551ns (0.736ns logic, 7.815ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_wrabbit_synch/clk_aux_locked_0 (SLICE_X43Y35.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_2 (FF)
  Destination:          cmp_tdc2/cmp_wrabbit_synch/clk_aux_locked_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.321ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_2 to cmp_tdc2/cmp_wrabbit_synch/clk_aux_locked_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y109.CQ     Tcko                  0.408   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int<3>
                                                       U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int_2
    SLICE_X43Y35.AX      net (fanout=6)        6.850   U_WR_CORE/WRPC/U_SOFTPLL/U_Wrapped_Softpll/U_WB_SLAVE/spll_occr_out_lock_int<2>
    SLICE_X43Y35.CLK     Tdick                 0.063   cmp_tdc2/cmp_wrabbit_synch/clk_aux_locked<1>
                                                       cmp_tdc2/cmp_wrabbit_synch/clk_aux_locked_0
    -------------------------------------------------  ---------------------------
    Total                                      7.321ns (0.471ns logic, 6.850ns route)
                                                       (6.4% logic, 93.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/cmp_wrabbit_synch/state_syncing_0 (SLICE_X46Y34.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    15.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/cmp_wrabbit_synch/wrabbit_state_FSM_FFd1 (FF)
  Destination:          cmp_tdc2/cmp_wrabbit_synch/state_syncing_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.985ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/cmp_wrabbit_synch/wrabbit_state_FSM_FFd1 to cmp_tdc2/cmp_wrabbit_synch/state_syncing_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y89.AQ      Tcko                  0.447   cmp_tdc1/cmp_wrabbit_synch/wrabbit_state_FSM_FFd2
                                                       cmp_tdc2/cmp_wrabbit_synch/wrabbit_state_FSM_FFd1
    SLICE_X46Y34.AX      net (fanout=5)        4.402   cmp_tdc2/cmp_wrabbit_synch/wrabbit_state_FSM_FFd1
    SLICE_X46Y34.CLK     Tdick                 0.136   cmp_tdc2/cmp_wrabbit_synch/state_syncing<1>
                                                       cmp_tdc2/cmp_wrabbit_synch/state_syncing_0
    -------------------------------------------------  ---------------------------
    Total                                      4.985ns (0.583ns logic, 4.402ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "tdc2_125m_clk" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X56Y62.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.557ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_gray_2 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.557ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_gray_2 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y62.BQ      Tcko                  0.200   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_gray_2
    SLICE_X56Y62.DI      net (fanout=2)        0.324   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<2>
    SLICE_X56Y62.CLK     Tdh         (-Th)    -0.033   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<2>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.557ns (0.233ns logic, 0.324ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3 (SLICE_X56Y62.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.591ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_gray_3 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.591ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_gray_3 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y62.BMUX    Tshcko                0.244   cmp_tdc2_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_gray_3
    SLICE_X56Y62.AI      net (fanout=2)        0.317   cmp_tdc2_clks_crossing/mfifo/w_idx_gray<3>
    SLICE_X56Y62.CLK     Tdh         (-Th)    -0.030   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<2>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3
    -------------------------------------------------  ---------------------------
    Total                                      0.591ns (0.274ns logic, 0.317ns route)
                                                       (46.4% logic, 53.6% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X56Y62.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.592ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_crossing/mfifo/w_idx_bnry_4 (FF)
  Destination:          cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc2_125m_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_crossing/mfifo/w_idx_bnry_4 to cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y62.BQ      Tcko                  0.198   cmp_tdc2_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc2_clks_crossing/mfifo/w_idx_bnry_4
    SLICE_X56Y62.BI      net (fanout=3)        0.365   cmp_tdc2_clks_crossing/mfifo/w_idx_bnry<4>
    SLICE_X56Y62.CLK     Tdh         (-Th)    -0.029   cmp_tdc2_clks_crossing/mfifo/w_idx_shift_r_3<2>
                                                       cmp_tdc2_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.227ns logic, 0.365ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_20m_vcxo_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc2_125m_clk_n_i|    3.878|         |         |         |
tdc2_125m_clk_p_i|    3.878|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_125m_pllref_n_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_125m_pllref_n_i|    7.023|         |    2.906|    1.603|
clk_125m_pllref_p_i|    7.023|         |    2.906|    1.603|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_125m_pllref_p_i
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
clk_125m_pllref_n_i|    7.023|         |    2.906|    1.603|
clk_125m_pllref_p_i|    7.023|         |    2.906|    1.603|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc1_125m_clk_n_i|    7.745|         |         |         |
tdc1_125m_clk_p_i|    7.745|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc1_125m_clk_n_i|    7.745|         |         |         |
tdc1_125m_clk_p_i|    7.745|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    9.200|         |         |         |
tdc2_125m_clk_n_i|    7.707|         |         |         |
tdc2_125m_clk_p_i|    7.707|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    9.200|         |         |         |
tdc2_125m_clk_n_i|    7.707|         |         |         |
tdc2_125m_clk_p_i|    7.707|         |         |         |
-----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 925491 paths, 0 nets, and 27465 connections

Design statistics:
   Minimum period:   9.200ns{1}   (Maximum frequency: 108.696MHz)
   Maximum path delay from/to any node:   9.200ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 08 10:59:29 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 411 MB



