Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: draw_checkers.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "draw_checkers.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "draw_checkers"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : draw_checkers
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/root/FPGA-MISC/vga/ipcore_dir/vga_dcm.vhd" into library work
Parsing entity <vga_dcm>.
Parsing architecture <xilinx> of entity <vga_dcm>.
Parsing VHDL file "/root/FPGA-MISC/vga/lib.vhd" into library work
Parsing package <uas>.
Parsing package body <uas>.
Parsing VHDL file "/root/FPGA-MISC/vga/vga_configurable.vhd" into library work
Parsing entity <vga_configurable>.
Parsing architecture <Behavioral> of entity <vga_configurable>.
Parsing VHDL file "/root/FPGA-MISC/vga/checker.vhd" into library work
Parsing entity <draw_checkers>.
Parsing architecture <Behavioral> of entity <draw_checkers>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <draw_checkers> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/root/FPGA-MISC/vga/checker.vhd" Line 79: Using initial value "000" for green_buf since it is never assigned
WARNING:HDLCompiler:871 - "/root/FPGA-MISC/vga/checker.vhd" Line 80: Using initial value "00" for blue_buf since it is never assigned

Elaborating entity <vga_dcm> (architecture <xilinx>) from library <work>.

Elaborating entity <vga_configurable> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <draw_checkers>.
    Related source file is "/root/FPGA-MISC/vga/checker.vhd".
        red_width = 3
        green_width = 3
        blue_width = 2
    Found 3-bit register for signal <red_buf>.
    Found 11-bit comparator greater for signal <x_pos[10]_GND_4_o_LessThan_1_o> created at line 89
    Found 10-bit comparator greater for signal <y_pos[9]_GND_4_o_LessThan_2_o> created at line 89
    Found 7-bit comparator greater for signal <x_pos[6]_PWR_4_o_LessThan_3_o> created at line 90
    Found 7-bit comparator greater for signal <y_pos[6]_PWR_4_o_LessThan_4_o> created at line 90
    Found 7-bit comparator greater for signal <PWR_4_o_y_pos[6]_LessThan_5_o> created at line 90
    Found 7-bit comparator greater for signal <PWR_4_o_x_pos[6]_LessThan_6_o> created at line 90
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <draw_checkers> synthesized.

Synthesizing Unit <vga_dcm>.
    Related source file is "/root/FPGA-MISC/vga/ipcore_dir/vga_dcm.vhd".
    Summary:
	no macro.
Unit <vga_dcm> synthesized.

Synthesizing Unit <vga_configurable>.
    Related source file is "/root/FPGA-MISC/vga/vga_configurable.vhd".
        config = (96,16,48,640,'0',2,10,33,480,'0')
        red_width = 3
        green_width = 3
        blue_width = 2
    Found 10-bit register for signal <v_counter>.
    Found 10-bit register for signal <h_counter>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 1-bit register for signal <color_valid>.
    Found 11-bit register for signal <x_pos>.
    Found 10-bit register for signal <y_pos>.
    Found 11-bit subtractor for signal <GND_10_o_GND_10_o_sub_12_OUT> created at line 89.
    Found 10-bit adder for signal <v_counter[9]_GND_10_o_add_17_OUT> created at line 106.
    Found 10-bit adder for signal <h_counter[9]_GND_10_o_add_19_OUT> created at line 113.
    Found 10-bit subtractor for signal <GND_10_o_GND_10_o_sub_13_OUT<9:0>> created at line 89.
    Found 11-bit subtractor for signal <GND_10_o_GND_10_o_sub_11_OUT<10:0>> created at line 88.
    Found 10-bit comparator lessequal for signal <h_counter[9]_GND_10_o_LessThan_4_o> created at line 66
    Found 10-bit comparator lessequal for signal <v_counter[9]_GND_10_o_LessThan_5_o> created at line 73
    Found 10-bit comparator greater for signal <GND_10_o_h_counter[9]_LessThan_6_o> created at line 80
    Found 10-bit comparator greater for signal <h_counter[9]_PWR_10_o_LessThan_7_o> created at line 81
    Found 10-bit comparator greater for signal <GND_10_o_v_counter[9]_LessThan_8_o> created at line 82
    Found 10-bit comparator greater for signal <v_counter[9]_PWR_10_o_LessThan_9_o> created at line 83
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <vga_configurable> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 2
# Registers                                            : 8
 1-bit register                                        : 3
 10-bit register                                       : 3
 11-bit register                                       : 1
 3-bit register                                        : 1
# Comparators                                          : 12
 10-bit comparator greater                             : 5
 10-bit comparator lessequal                           : 2
 11-bit comparator greater                             : 1
 7-bit comparator greater                              : 4
# Multiplexers                                         : 3
 10-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <vga_configurable>.
The following registers are absorbed into counter <h_counter>: 1 register on signal <h_counter>.
The following registers are absorbed into counter <v_counter>: 1 register on signal <v_counter>.
Unit <vga_configurable> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 1
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 27
 Flip-Flops                                            : 27
# Comparators                                          : 12
 10-bit comparator greater                             : 5
 10-bit comparator lessequal                           : 2
 11-bit comparator greater                             : 1
 7-bit comparator greater                              : 4
# Multiplexers                                         : 1
 3-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance Inst_clock/pll_base_inst in unit Inst_clock/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <draw_checkers> ...

Optimizing unit <vga_configurable> ...
INFO:Xst:2261 - The FF/Latch <Inst_vga_configurable/y_pos_9> in Unit <draw_checkers> is equivalent to the following FF/Latch, which will be removed : <Inst_vga_configurable/x_pos_10> 
INFO:Xst:2261 - The FF/Latch <red_buf_0> in Unit <draw_checkers> is equivalent to the following 2 FFs/Latches, which will be removed : <red_buf_1> <red_buf_2> 
INFO:Xst:3203 - The FF/Latch <Inst_vga_configurable/y_pos_9> in Unit <draw_checkers> is the opposite to the following FF/Latch, which will be removed : <Inst_vga_configurable/color_valid> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block draw_checkers, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 43
 Flip-Flops                                            : 43

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : draw_checkers.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 173
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 4
#      LUT2                        : 22
#      LUT3                        : 3
#      LUT4                        : 19
#      LUT5                        : 12
#      LUT6                        : 70
#      MUXCY                       : 18
#      MUXF7                       : 3
#      XORCY                       : 20
# FlipFlops/Latches                : 43
#      FD                          : 21
#      FDC                         : 10
#      FDCE                        : 10
#      FDE                         : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 12
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 10
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              43  out of  18224     0%  
 Number of Slice LUTs:                  131  out of   9112     1%  
    Number used as Logic:               131  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    131
   Number with an unused Flip Flop:      88  out of    131    67%  
   Number with an unused LUT:             0  out of    131     0%  
   Number of fully used LUT-FF pairs:    43  out of    131    32%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Inst_clock/pll_base_inst/CLKOUT0   | BUFG                   | 43    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.984ns (Maximum Frequency: 200.638MHz)
   Minimum input arrival time before clock: 4.751ns
   Maximum output required time after clock: 4.593ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_clock/pll_base_inst/CLKOUT0'
  Clock period: 4.984ns (frequency: 200.638MHz)
  Total number of paths / destination ports: 2203 / 53
-------------------------------------------------------------------------
Delay:               4.984ns (Levels of Logic = 4)
  Source:            Inst_vga_configurable/v_counter_8 (FF)
  Destination:       Inst_vga_configurable/y_pos_7 (FF)
  Source Clock:      Inst_clock/pll_base_inst/CLKOUT0 rising
  Destination Clock: Inst_clock/pll_base_inst/CLKOUT0 rising

  Data Path: Inst_vga_configurable/v_counter_8 to Inst_vga_configurable/y_pos_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   1.059  Inst_vga_configurable/v_counter_8 (Inst_vga_configurable/v_counter_8)
     LUT5:I0->O           10   0.203   0.857  Inst_vga_configurable/PWR_10_o_v_counter[9]_equal_17_o<9>21 (Inst_vga_configurable/PWR_10_o_v_counter[9]_equal_17_o<9>2)
     LUT6:I5->O           18   0.205   1.050  Inst_vga_configurable/GND_10_o_v_counter[9]_AND_8_o6 (Inst_vga_configurable/GND_10_o_v_counter[9]_AND_8_o6)
     LUT6:I5->O            3   0.205   0.651  Inst_vga_configurable/_n00791 (Inst_vga_configurable/_n0079)
     LUT4:I3->O            1   0.205   0.000  Inst_vga_configurable/y_pos_7_rstpot (Inst_vga_configurable/y_pos_7_rstpot)
     FD:D                      0.102          Inst_vga_configurable/y_pos_7
    ----------------------------------------
    Total                      4.984ns (1.367ns logic, 3.617ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_clock/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 81 / 42
-------------------------------------------------------------------------
Offset:              4.751ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       Inst_vga_configurable/x_pos_5 (FF)
  Destination Clock: Inst_clock/pll_base_inst/CLKOUT0 rising

  Data Path: rst to Inst_vga_configurable/x_pos_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            78   1.222   2.097  rst_IBUF (rst_IBUF)
     LUT6:I0->O            1   0.203   0.924  Inst_vga_configurable/_n00791_SW10 (N35)
     LUT6:I1->O            1   0.203   0.000  Inst_vga_configurable/x_pos_5_rstpot (Inst_vga_configurable/x_pos_5_rstpot)
     FD:D                      0.102          Inst_vga_configurable/x_pos_5
    ----------------------------------------
    Total                      4.751ns (1.730ns logic, 3.021ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_clock/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              4.593ns (Levels of Logic = 2)
  Source:            red_buf_0 (FF)
  Destination:       red<2> (PAD)
  Source Clock:      Inst_clock/pll_base_inst/CLKOUT0 rising

  Data Path: red_buf_0 to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.721  red_buf_0 (red_buf_0)
     LUT2:I0->O            3   0.203   0.650  Inst_vga_configurable/Mmux_red11 (red_0_OBUF)
     OBUF:I->O                 2.571          red_0_OBUF (red<0>)
    ----------------------------------------
    Total                      4.593ns (3.221ns logic, 1.372ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Inst_clock/pll_base_inst/CLKOUT0
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Inst_clock/pll_base_inst/CLKOUT0|    4.984|         |         |         |
--------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.18 secs
 
--> 


Total memory usage is 400548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    4 (   0 filtered)

