#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Nov 19 22:44:04 2018
# Process ID: 10560
# Current directory: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5240 C:\Users\hammi\OneDrive\Documenten\bitbucket\SchoolFPGA\Four_Bit_Adder\Four_Bit_Adder.xpr
# Log file: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado.log
# Journal file: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/Four_Bit_Adder.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/hammi/Documents/BitBucket/SchoolFPGA/Four_Bit_Adder' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/Four_Bit_Adder.ip_user_files', nor could it be found using path 'C:/Users/hammi/Documents/BitBucket/SchoolFPGA/Four_Bit_Adder/Four_Bit_Adder.ip_user_files'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] bintobcd remains a black-box since it has no binding entity [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/Main_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] bintobcd remains a black-box since it has no binding entity [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/Main_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] bintobcd remains a black-box since it has no binding entity [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 941.277 ; gain = 14.125
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] bintobcd remains a black-box since it has no binding entity [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd} 39
remove_bps -file {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd} -line 39
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] bintobcd remains a black-box since it has no binding entity [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 949.930 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Adder_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Adder_behav xil_defaultlib.Adder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.adder
Built simulation snapshot Adder_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim/xsim.dir/Adder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim/xsim.dir/Adder_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 19 23:21:35 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 19 23:21:35 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Adder_behav -key {Behavioral:sim_1:Functional:Adder} -tclbatch {Adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 958.816 ; gain = 8.195
update_compile_order -fileset sources_1
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] bintobcd remains a black-box since it has no binding entity [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 961.371 ; gain = 0.605
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] bintobcd remains a black-box since it has no binding entity [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] bintobcd remains a black-box since it has no binding entity [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 962.883 ; gain = 0.281
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] bintobcd remains a black-box since it has no binding entity [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] bintobcd remains a black-box since it has no binding entity [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] bintobcd remains a black-box since it has no binding entity [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] bintobcd remains a black-box since it has no binding entity [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] bintobcd remains a black-box since it has no binding entity [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] bintobcd remains a black-box since it has no binding entity [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 964.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] bintobcd remains a black-box since it has no binding entity [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 965.781 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BinToBCD
ERROR: [VRFC 10-1551] variable outside of subprogram or process must be 'shared' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd:17]
ERROR: [VRFC 10-1412] syntax error near := [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd:20]
ERROR: [VRFC 10-1412] syntax error near then [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd:22]
ERROR: [VRFC 10-1412] syntax error near then [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd:25]
ERROR: [VRFC 10-1412] syntax error near then [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd:28]
ERROR: [VRFC 10-460] cannot read from 'out' object bcd_2 ; use 'buffer' or 'inout' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd:32]
ERROR: [VRFC 10-460] cannot read from 'out' object bcd_1 ; use 'buffer' or 'inout' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd:33]
ERROR: [VRFC 10-460] cannot read from 'out' object bcd_0 ; use 'buffer' or 'inout' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd:34]
ERROR: [VRFC 10-1412] syntax error near loop [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd:35]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd:15]
INFO: [VRFC 10-240] VHDL file C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BinToBCD
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BinToBCD [bintobcd_default]
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} 20
add_bp {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} 21
add_bp {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} 22
add_bp {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} 24
add_bp {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} 25
add_bp {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} 28
add_bp {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} 27
add_bp {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} 31
add_bp {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} 32
add_bp {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} 33
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
remove_bps -file {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} -line 20
remove_bps -file {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} -line 21
remove_bps -file {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} -line 22
remove_bps -file {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} -line 24
remove_bps -file {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} -line 25
remove_bps -file {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} -line 28
remove_bps -file {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} -line 27
remove_bps -file {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} -line 31
remove_bps -file {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} -line 32
remove_bps -file {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} -line 33
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BinToBCD
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BinToBCD [bintobcd_default]
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} 20
add_bp {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} 21
add_bp {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} 22
add_bp {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} 24
add_bp {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} 25
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
remove_bps -file {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} -line 21
add_bp {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} 21
remove_bps -file {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} -line 21
add_bp {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} 21
remove_bps -file {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} -line 21
add_bp {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} 21
remove_bps -file {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} -line 20
remove_bps -file {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} -line 21
remove_bps -file {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} -line 22
remove_bps -file {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} -line 24
remove_bps -file {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} -line 25
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BinToBCD
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BinToBCD [bintobcd_default]
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BinToBCD
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BinToBCD [bintobcd_default]
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BinToBCD
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BinToBCD [bintobcd_default]
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BinToBCD [bintobcd_default]
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 982.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BinToBCD
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BinToBCD [bintobcd_default]
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BinToBCD [bintobcd_default]
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BinToBCD [bintobcd_default]
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 982.695 ; gain = 0.000
add_bp {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} 20
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ps
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 20
run 10 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ps
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 20
run 1 ps
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BinToBCD
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BinToBCD [bintobcd_default]
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1 ps
remove_bps -file {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} -line 20
add_bp {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} 20
restart
INFO: [Simtcl 6-17] Simulation restarted
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 20
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 21
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 24
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 27
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 31
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 32
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 33
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 21
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 24
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 27
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 31
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 32
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BinToBCD
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BinToBCD [bintobcd_default]
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.672 ; gain = 0.000
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 35
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 36
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 37
step
step
step
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BinToBCD
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BinToBCD [bintobcd_default]
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BinToBCD [bintobcd_default]
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 35
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Main_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BinToBCD
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 364c977751cb4736b4de22a144a698b6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Main_behav xil_defaultlib.Main -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.BinToBCD [bintobcd_default]
Compiling architecture behavioral of entity xil_defaultlib.main
Built simulation snapshot Main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_behav -key {Behavioral:sim_1:Functional:Main} -tclbatch {Main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 21
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 24
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 27
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 31
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 32
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 33
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 21
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 24
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 27
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 31
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 32
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 33
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 21
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 24
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 27
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 31
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 32
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 33
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 21
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 24
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 27
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 31
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 32
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 33
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 21
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 24
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 27
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 31
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 32
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 33
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 21
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 24
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 27
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 31
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 32
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 33
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 21
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 24
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 27
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 31
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 32
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 33
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 21
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 24
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 27
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 31
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 32
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 33
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 35
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 36
step
Stopped at time : 0 fs : File "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd" Line 37
step
step
step
step
step
launch_runs synth_1 -jobs 6
[Tue Nov 20 00:04:40 2018] Launched synth_1...
Run output will be captured here: C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.runs/synth_1/runme.log
remove_bps -file {C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/BCD_Adder/BCD_Adder.srcs/sources_1/new/BinToBCD.vhd} -line 20
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 4 (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1536.984 ; gain = 379.137
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: 4 (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Common 17-39] 'open_run' failed due to earlier errors.
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/Four_Bit_Adder/vivado_pid10560.debug)
INFO: [Common 17-14] Message 'Vivado 12-106' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
