<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>Controller: E:/ISEL Projects/controller/contiki_multiple_interface/platform/z1/platform-conf.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Controller
   </div>
   <div id="projectbrief">IOT Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_579df2785fbf403aaa32c042e4089629.html">contiki_multiple_interface</a></li><li class="navelem"><a class="el" href="dir_206e9d4b2c9bc05aa0b079a803a973a3.html">platform</a></li><li class="navelem"><a class="el" href="dir_3015c45b6b8d26c4faf91c076ea7348a.html">z1</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">platform-conf.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="z1_2platform-conf_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2010, Swedish Institute of Computer Science.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 3. Neither the name of the Institute nor the names of its contributors</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    may be used to endorse or promote products derived from this software</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE INSTITUTE AND CONTRIBUTORS ``AS IS&#39;&#39; AND</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * ARE DISCLAIMED.  IN NO EVENT SHALL THE INSTITUTE OR CONTRIBUTORS BE LIABLE</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * SUCH DAMAGE.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef PLATFORM_CONF_H_</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define PLATFORM_CONF_H_</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Definitions below are dictated by the hardware and not really</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * changeable!</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a4a17c0df4e0098ea2a1e761dcec04876">   44</a></span>&#160;<span class="preprocessor">#define ZOLERTIA_Z1 1  </span><span class="comment">/* Enric */</span><span class="preprocessor"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Delay between GO signal and SFD: radio fixed delay + 4Bytes preample + 1B SFD -- 1Byte time is 32us</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * ~327us + 129preample = 456 us */</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a0314eaad223488ef92ba82dbaede7953">   48</a></span>&#160;<span class="preprocessor">#define RADIO_DELAY_BEFORE_TX ((unsigned)US_TO_RTIMERTICKS(456))</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* Delay between GO signal and start listening</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * ~50us delay + 129preample + ?? = 183 us */</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#aa73c85d9d7521913244a202a94ebe5d9">   51</a></span>&#160;<span class="preprocessor">#define RADIO_DELAY_BEFORE_RX ((unsigned)US_TO_RTIMERTICKS(183))</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* Delay between the SFD finishes arriving and it is detected in software */</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a0c2dbed3cfa1a4fa3e466490917bfd72">   53</a></span>&#160;<span class="preprocessor">#define RADIO_DELAY_BEFORE_DETECT 0</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#adc29851b2bdb8cd70802ee576dcfc0a3">   55</a></span>&#160;<span class="preprocessor">#define PLATFORM_HAS_LEDS    1</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a69ac18694b1866801d282019b5f1c5b6">   56</a></span>&#160;<span class="preprocessor">#define PLATFORM_HAS_BUTTON  1</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#aa9784fe3a7491ff42a49b962bdd7c279">   57</a></span>&#160;<span class="preprocessor">#define PLATFORM_HAS_RADIO   1</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a3736e5f8c514346aa79fe8fd6eef1a0d">   58</a></span>&#160;<span class="preprocessor">#define PLATFORM_HAS_BATTERY 1</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* CPU target speed in Hz */</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a43bafb28b29491ec7f871319b5a3b2f8">   61</a></span>&#160;<span class="preprocessor">#define F_CPU 8000000uL </span><span class="comment">/* 8MHz by default */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* Our clock resolution, this is the same as Unix HZ. */</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a67300667a43e2ddc14d3ea322892feb9">   64</a></span>&#160;<span class="preprocessor">#define CLOCK_CONF_SECOND 128UL</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a7438191ce6c5a71576e97c599bccf308">   66</a></span>&#160;<span class="preprocessor">#define BAUD2UBR(baud) ((F_CPU / baud))</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#ace2c3395110fad22d5d766b6c2b324d1">   68</a></span>&#160;<span class="preprocessor">#define CCIF</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#aae6b659a05d9ff51d4c9fd5bfc94fb17">   69</a></span>&#160;<span class="preprocessor">#define CLIF</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#ab6cd6d1c63c1e26ea2d4537b77148354">   71</a></span>&#160;<span class="preprocessor">#define HAVE_STDINT_H</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="msp430def_8h.html">msp430def.h</a>&quot;</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* XXX Temporary place for defines that are lacking in mspgcc4&#39;s gpio.h */</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#ifdef __IAR_SYSTEMS_ICC__</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#ifndef P1SEL2_</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define P1SEL2_              (0x0041u)  </span><span class="comment">/* Port 1 Selection 2*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;DEFC(P1SEL2, P1SEL2_)</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef P5SEL2_</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define P5SEL2_              (0x0045u)  </span><span class="comment">/* Port 5 Selection 2*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;DEFC(P5SEL2, P5SEL2_)</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* __IAR_SYSTEMS_ICC__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#ifdef __GNUC__</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#ifndef P1SEL2_</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define P1SEL2_             0x0041    </span><span class="comment">/* Port 1 Selection 2*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;sfrb(P1SEL2, P1SEL2_);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#ifndef P5SEL2_</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define P5SEL2_             0x0045    </span><span class="comment">/* Port 5 Selection 2*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;sfrb(P5SEL2, P5SEL2_);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __GNUC__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __IAR_SYSTEMS_ICC__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* Types for clocks and uip_stats */</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a727459e5c4f777543c81ffffa3df3f0c">   98</a></span>&#160;<span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> <a class="code" href="exp5438_2platform-conf_8h.html#a727459e5c4f777543c81ffffa3df3f0c">uip_stats_t</a>;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a42fc7b708ad04499c436158fd5f37ed4">   99</a></span>&#160;<span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="exp5438_2platform-conf_8h.html#a42fc7b708ad04499c436158fd5f37ed4">clock_time_t</a>;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a2f756c341f9053d84b6bfaa536be1864">  100</a></span>&#160;<span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="exp5438_2platform-conf_8h.html#a2f756c341f9053d84b6bfaa536be1864">off_t</a>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* the low-level radio driver */</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a9b0f1f379cedc9c5e77f5b6f89034672">  103</a></span>&#160;<span class="preprocessor">#define NETSTACK_CONF_RADIO   cc2420_driver</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * Definitions below are dictated by the hardware and not really</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * changeable!</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* LED ports */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#ifdef Z1_IS_Z1SP</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define LEDS_PxDIR P4DIR</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define LEDS_PxOUT P4OUT</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define LEDS_CONF_RED    0x04</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define LEDS_CONF_GREEN  0x01</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define LEDS_CONF_YELLOW 0x80</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#aff2e951ece70c172019b53de4a727bc1">  118</a></span>&#160;<span class="preprocessor">#define LEDS_PxDIR P5DIR</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a37c092078cd5bc40634fdffd3a1f6c5c">  119</a></span>&#160;<span class="preprocessor">#define LEDS_PxOUT P5OUT</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#ae72d14ee40baf6c0ed91a91b3a00417e">  120</a></span>&#160;<span class="preprocessor">#define LEDS_CONF_RED    0x10</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#ae215d3cb48ad515d32d8fc63c8e75654">  121</a></span>&#160;<span class="preprocessor">#define LEDS_CONF_GREEN  0x40</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#ac6ad4614a572964de932bfb6380e4547">  122</a></span>&#160;<span class="preprocessor">#define LEDS_CONF_YELLOW 0x20</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* Z1_IS_Z1SP */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/* DCO speed resynchronization for more robust UART, etc. */</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a127c7acf76709616ca96bf95fa5b0996">  126</a></span>&#160;<span class="preprocessor">#define DCOSYNCH_CONF_ENABLED 0</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a404fa087fab4bbfa1636ea34e2780759">  127</a></span>&#160;<span class="preprocessor">#define DCOSYNCH_CONF_PERIOD 30</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#ac8420fd2df1f7e79d4e40fff2fb10f83">  129</a></span>&#160;<span class="preprocessor">#define ROM_ERASE_UNIT_SIZE  512</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a6997f17a094b51024308c36214b2ee69">  130</a></span>&#160;<span class="preprocessor">#define XMEM_ERASE_UNIT_SIZE (64 * 1024L)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#af1eb4629a8b7c379fa767be68c90a6e0">  132</a></span>&#160;<span class="preprocessor">#define CFS_CONF_OFFSET_TYPE    long</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/* Use the first 64k of external flash for node configuration */</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a5ac9c989da2d60d2003d5ae754cae491">  135</a></span>&#160;<span class="preprocessor">#define NODE_ID_XMEM_OFFSET     (0 * XMEM_ERASE_UNIT_SIZE)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* Use the second 64k of external flash for codeprop. */</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a96db012e0362f03af33028814edbe63a">  138</a></span>&#160;<span class="preprocessor">#define EEPROMFS_ADDR_CODEPROP  (1 * XMEM_ERASE_UNIT_SIZE)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a2a52d6e04f16cb3ef6b4a107fe13bab6">  140</a></span>&#160;<span class="preprocessor">#define CFS_XMEM_CONF_OFFSET    (2 * XMEM_ERASE_UNIT_SIZE)</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a69e2e73c03e6ef738eb1796847e680bd">  141</a></span>&#160;<span class="preprocessor">#define CFS_XMEM_CONF_SIZE      (1 * XMEM_ERASE_UNIT_SIZE)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a8eee48bf59f70cab0f877d4b040d02ce">  143</a></span>&#160;<span class="preprocessor">#define CFS_RAM_CONF_SIZE 4096</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> * SPI bus configuration for the Z1 mote.</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/* SPI input/output registers. */</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a2f47dc47cd2af94f352bf2e0db47a018">  150</a></span>&#160;<span class="preprocessor">#define SPI_TXBUF UCB0TXBUF</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a278ff26bb5f6b1763d652d3819fbd605">  151</a></span>&#160;<span class="preprocessor">#define SPI_RXBUF UCB0RXBUF</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/* USART0 Tx ready? */</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a7ccb8eaf64621f1000576f388e88df0d">  154</a></span>&#160;<span class="preprocessor">#define SPI_WAITFOREOTx() while((UCB0STAT &amp; UCBUSY) != 0)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/* USART0 Rx ready? */</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#aafdce5a5becc7e98467a5acf328422e4">  156</a></span>&#160;<span class="preprocessor">#define SPI_WAITFOREORx() while((IFG2 &amp; UCB0RXIFG) == 0)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/* USART0 Tx buffer ready? */</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#ae06e2347becf2fed0194e6cc53ddd37f">  158</a></span>&#160;<span class="preprocessor">#define SPI_WAITFORTxREADY() while((IFG2 &amp; UCB0TXIFG) == 0)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a5d3f11f2fdf8a7e27b975291e0c2c8cc">  160</a></span>&#160;<span class="preprocessor">#define MOSI           1  </span><span class="comment">/* P3.1 - Output: SPI Master out - slave in (MOSI) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a7334c540878c8c4d801fd75ed9fd8063">  161</a></span>&#160;<span class="preprocessor">#define MISO           2  </span><span class="comment">/* P3.2 - Input:  SPI Master in - slave out (MISO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a2dd443a4430713d325ab86895a4a45eb">  162</a></span>&#160;<span class="preprocessor">#define SCK            3  </span><span class="comment">/* P3.3 - Output: SPI Serial Clock (SCLK) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> * SPI bus - M25P80 external flash configuration.</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* FLASH_PWR P4.3 Output ALWAYS POWERED ON Z1 */</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a764e6d895acd78c21690819290efc6d5">  168</a></span>&#160;<span class="preprocessor">#define FLASH_CS  4 </span><span class="comment">/* P4.4 Output */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a4ff451edcfdd3b139f5fb31c0f649283">  169</a></span>&#160;<span class="preprocessor">#define FLASH_HOLD  7 </span><span class="comment">/* P5.7 Output */</span><span class="preprocessor"></span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/* Enable/disable flash access to the SPI bus (active low). */</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a6e9bfefc5c8e9446702201b77a43a56c">  173</a></span>&#160;<span class="preprocessor">#define SPI_FLASH_ENABLE()  (P4OUT &amp;= ~BV(FLASH_CS))</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a550fd3b4a37e672ecb5045fc35fa9aed">  174</a></span>&#160;<span class="preprocessor">#define SPI_FLASH_DISABLE() (P4OUT |= BV(FLASH_CS))</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a5eec1816da162dc36c33a0b2e4560fe1">  176</a></span>&#160;<span class="preprocessor">#define SPI_FLASH_HOLD()    (P5OUT &amp;= ~BV(FLASH_HOLD))</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#ad2727e1e533db8803eae88f88b8372b1">  177</a></span>&#160;<span class="preprocessor">#define SPI_FLASH_UNHOLD()    (P5OUT |= BV(FLASH_HOLD))</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> * SPI bus - CC2420 pin configuration.</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a11ba8b0f80812f9ce3819ba7eb338476">  183</a></span>&#160;<span class="preprocessor">#define CC2420_CONF_SYMBOL_LOOP_COUNT 1302  </span><span class="comment">/* 326us msp430X @ 8MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">/* P1.2 - Input: FIFOP from CC2420 */</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#ac4cfa8b955e8c74e4e5d869fd579fba1">  186</a></span>&#160;<span class="preprocessor">#define CC2420_FIFOP_PORT(type)   P1##type</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#ab16fa1553a5030801057df9247f931ec">  187</a></span>&#160;<span class="preprocessor">#define CC2420_FIFOP_PIN          2</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/* P1.3 - Input: FIFO from CC2420 */</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#ada4973285983cbcdfde2091e7bcac39c">  189</a></span>&#160;<span class="preprocessor">#define CC2420_FIFO_PORT(type)     P1##type</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a50bf0907394728ff3fb05b4acd85a360">  190</a></span>&#160;<span class="preprocessor">#define CC2420_FIFO_PIN            3</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/* P1.4 - Input: CCA from CC2420 */</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a5e706f3e7f145e0308c0e368f78ccfd5">  192</a></span>&#160;<span class="preprocessor">#define CC2420_CCA_PORT(type)      P1##type</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#ae7869fab36584cb1bb646d369cabd2fa">  193</a></span>&#160;<span class="preprocessor">#define CC2420_CCA_PIN             4</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* P4.1 - Input:  SFD from CC2420 */</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a0447b8a4c508d69d8bdab7d87b82f053">  195</a></span>&#160;<span class="preprocessor">#define CC2420_SFD_PORT(type)      P4##type</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a9f4a17697090efed696ec3e3c5e99fce">  196</a></span>&#160;<span class="preprocessor">#define CC2420_SFD_PIN             1</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/* P3.0 - Output: SPI Chip Select (CS_N) */</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a44c66870005b51cf44bcfbf642f44def">  198</a></span>&#160;<span class="preprocessor">#define CC2420_CSN_PORT(type)      P3##type</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a3e25d8f1a921f55d4dcc589fe1ac22af">  199</a></span>&#160;<span class="preprocessor">#define CC2420_CSN_PIN             0</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/* P4.5 - Output: VREG_EN to CC2420 */</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#adef3de460b2c8de965ef4d2664619c3e">  201</a></span>&#160;<span class="preprocessor">#define CC2420_VREG_PORT(type)     P4##type</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a03dfa58a9af861f35ab27f04c2af40c4">  202</a></span>&#160;<span class="preprocessor">#define CC2420_VREG_PIN            5</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* P4.6 - Output: RESET_N to CC2420 */</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a9a35894cc5c3f35f3574fb742b729cac">  204</a></span>&#160;<span class="preprocessor">#define CC2420_RESET_PORT(type)    P4##type</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#af0e63fee759fc9a49ca6313d0a308ce6">  205</a></span>&#160;<span class="preprocessor">#define CC2420_RESET_PIN           6</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#add1692a6df46255c35a16545c129cbb2">  207</a></span>&#160;<span class="preprocessor">#define CC2420_IRQ_VECTOR PORT1_VECTOR</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/* Pin status. */</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a68836fa8dda227288cf3443948722c03">  210</a></span>&#160;<span class="preprocessor">#define CC2420_FIFOP_IS_1 (!!(CC2420_FIFOP_PORT(IN) &amp; BV(CC2420_FIFOP_PIN)))</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a246d067ee89f8e0829e0c696a965fdc3">  211</a></span>&#160;<span class="preprocessor">#define CC2420_FIFO_IS_1  (!!(CC2420_FIFO_PORT(IN) &amp; BV(CC2420_FIFO_PIN)))</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#aafc03f3c904a47fd3c806b67a6501081">  212</a></span>&#160;<span class="preprocessor">#define CC2420_CCA_IS_1   (!!(CC2420_CCA_PORT(IN) &amp; BV(CC2420_CCA_PIN)))</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a148dccbc7c43ebbbbaeac12f7e769629">  213</a></span>&#160;<span class="preprocessor">#define CC2420_SFD_IS_1   (!!(CC2420_SFD_PORT(IN) &amp; BV(CC2420_SFD_PIN)))</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/* The CC2420 reset pin. */</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a54281c8bf2453df5e679ed0a378cc950">  216</a></span>&#160;<span class="preprocessor">#define SET_RESET_INACTIVE()   (CC2420_RESET_PORT(OUT) |= BV(CC2420_RESET_PIN))</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a300c5e99fc82a72490a576c902c35d62">  217</a></span>&#160;<span class="preprocessor">#define SET_RESET_ACTIVE()     (CC2420_RESET_PORT(OUT) &amp;= ~BV(CC2420_RESET_PIN))</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/* CC2420 voltage regulator enable pin. */</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a2b6552ecacba4ee747eda015e1f051af">  220</a></span>&#160;<span class="preprocessor">#define SET_VREG_ACTIVE()       (CC2420_VREG_PORT(OUT) |= BV(CC2420_VREG_PIN))</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a81286fa6184dcb5b4691957aa163cc92">  221</a></span>&#160;<span class="preprocessor">#define SET_VREG_INACTIVE()     (CC2420_VREG_PORT(OUT) &amp;= ~BV(CC2420_VREG_PIN))</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/* CC2420 rising edge trigger for external interrupt 0 (FIFOP). */</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#ab0e9a26548acc1154a56a854ead8afe0">  224</a></span>&#160;<span class="preprocessor">#define CC2420_FIFOP_INT_INIT() do { \</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">    CC2420_FIFOP_PORT(IES) &amp;= ~BV(CC2420_FIFOP_PIN); \</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">    CC2420_CLEAR_FIFOP_INT(); \</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">} while(0)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/* FIFOP on external interrupt 0. */</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a75d41cf2c05fef26bb84e1bd87d6ac60">  230</a></span>&#160;<span class="preprocessor">#define CC2420_ENABLE_FIFOP_INT()  do { CC2420_FIFOP_PORT(IE) |= BV(CC2420_FIFOP_PIN); } while(0)</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#ac659c877ed4e4e4a798462f6db0c94f6">  231</a></span>&#160;<span class="preprocessor">#define CC2420_DISABLE_FIFOP_INT() do { CC2420_FIFOP_PORT(IE) &amp;= ~BV(CC2420_FIFOP_PIN); } while(0)</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a4ec414c482706caa5b408f9a8343cc08">  232</a></span>&#160;<span class="preprocessor">#define CC2420_CLEAR_FIFOP_INT()   do { CC2420_FIFOP_PORT(IFG) &amp;= ~BV(CC2420_FIFOP_PIN); } while(0)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> * Enables/disables CC2420 access to the SPI bus (not the bus).</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"> * (Chip Select)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">/* ENABLE CSn (active low) */</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a8d67649ea15dfa338bb7d12f54a43034">  240</a></span>&#160;<span class="preprocessor">#define CC2420_SPI_ENABLE()     (CC2420_CSN_PORT(OUT) &amp;= ~BV(CC2420_CSN_PIN))</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/* DISABLE CSn (active low) */</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a2d82269e7808e4e548929008a834221e">  242</a></span>&#160;<span class="preprocessor">#define CC2420_SPI_DISABLE()    (CC2420_CSN_PORT(OUT) |= BV(CC2420_CSN_PIN))</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a51ae9e30e960f00f60d10ad4ace553aa">  243</a></span>&#160;<span class="preprocessor">#define CC2420_SPI_IS_ENABLED() ((CC2420_CSN_PORT(OUT) &amp; BV(CC2420_CSN_PIN)) != BV(CC2420_CSN_PIN))</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"> * I2C configuration</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#ad653d545dd0ecc080f9834d44085440a">  249</a></span>&#160;<span class="preprocessor">#define I2C_PxDIR   P5DIR</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a4394417b7cb0fdbbe8b9f653b32c5e44">  250</a></span>&#160;<span class="preprocessor">#define I2C_PxIN    P5IN</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a9c70ec52b4f69971c79d2b68cf0d9b47">  251</a></span>&#160;<span class="preprocessor">#define I2C_PxOUT   P5OUT</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#af074ae285ac05774cc23eedb2930acd7">  252</a></span>&#160;<span class="preprocessor">#define I2C_PxSEL   P5SEL</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a701bd31c85c541d0ab5601f0ba50f1ea">  253</a></span>&#160;<span class="preprocessor">#define I2C_PxSEL2  P5SEL2</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a040e72ad0926a1545d8b0505254a6cde">  254</a></span>&#160;<span class="preprocessor">#define I2C_PxREN   P5REN</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a18aefd12ad84d4c33dc97923cb821e47">  256</a></span>&#160;<span class="preprocessor">#define I2C_SDA       (1 &lt;&lt; 1)    </span><span class="comment">/* SDA == P5.1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a212ca328a6409c98f8c3dfbbe1ba561d">  257</a></span>&#160;<span class="preprocessor">#define I2C_SCL       (1 &lt;&lt; 2)    </span><span class="comment">/* SCL == P5.2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a268b5fc4dc6659cdd164580704c50bb2">  258</a></span>&#160;<span class="preprocessor">#define I2C_PRESC_1KHZ_LSB      0x00</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a309fcaff058a723449cbe9358eb88b0b">  259</a></span>&#160;<span class="preprocessor">#define I2C_PRESC_1KHZ_MSB      0x20</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#ac05d51913eac0662c71746f7f37f92c5">  260</a></span>&#160;<span class="preprocessor">#define I2C_PRESC_100KHZ_LSB    0x50</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#abeedd4bea497acebf4f1d26615101d9a">  261</a></span>&#160;<span class="preprocessor">#define I2C_PRESC_100KHZ_MSB    0x00</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a1e1c387456c6a30fbdde694ab28214e9">  262</a></span>&#160;<span class="preprocessor">#define I2C_PRESC_400KHZ_LSB    0x14</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a808a2aadd790667732fc09cb5eac7fb1">  263</a></span>&#160;<span class="preprocessor">#define I2C_PRESC_400KHZ_MSB    0x00</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/* Set rate as high as possible by default */</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#ifndef I2C_PRESC_Z1_LSB</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#af4be9bb4b603c109f16d4a372216c4b6">  267</a></span>&#160;<span class="preprocessor">#define I2C_PRESC_Z1_LSB I2C_PRESC_400KHZ_LSB</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#ifndef I2C_PRESC_Z1_MSB</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a983849ceb03f0740b6aa7a0bd5463632">  271</a></span>&#160;<span class="preprocessor">#define I2C_PRESC_Z1_MSB I2C_PRESC_400KHZ_MSB</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/* I2C configuration with RX interrupts */</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#ifdef I2C_CONF_RX_WITH_INTERRUPT</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define I2C_RX_WITH_INTERRUPT I2C_CONF_RX_WITH_INTERRUPT</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* I2C_CONF_RX_WITH_INTERRUPT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="z1_2platform-conf_8h.html#a9af0069c48b7d938f8719bed6eca473a">  278</a></span>&#160;<span class="preprocessor">#define I2C_RX_WITH_INTERRUPT 1</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* I2C_CONF_RX_WITH_INTERRUPT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* PLATFORM_CONF_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="exp5438_2platform-conf_8h_html_a42fc7b708ad04499c436158fd5f37ed4"><div class="ttname"><a href="exp5438_2platform-conf_8h.html#a42fc7b708ad04499c436158fd5f37ed4">clock_time_t</a></div><div class="ttdeci">unsigned long clock_time_t</div><div class="ttdef"><b>Definition:</b> <a href="exp5438_2platform-conf_8h_source.html#l00068">platform-conf.h:68</a></div></div>
<div class="ttc" id="msp430def_8h_html"><div class="ttname"><a href="msp430def_8h.html">msp430def.h</a></div></div>
<div class="ttc" id="exp5438_2platform-conf_8h_html_a2f756c341f9053d84b6bfaa536be1864"><div class="ttname"><a href="exp5438_2platform-conf_8h.html#a2f756c341f9053d84b6bfaa536be1864">off_t</a></div><div class="ttdeci">unsigned long off_t</div><div class="ttdef"><b>Definition:</b> <a href="exp5438_2platform-conf_8h_source.html#l00069">platform-conf.h:69</a></div></div>
<div class="ttc" id="exp5438_2platform-conf_8h_html_a727459e5c4f777543c81ffffa3df3f0c"><div class="ttname"><a href="exp5438_2platform-conf_8h.html#a727459e5c4f777543c81ffffa3df3f0c">uip_stats_t</a></div><div class="ttdeci">unsigned short uip_stats_t</div><div class="ttdef"><b>Definition:</b> <a href="exp5438_2platform-conf_8h_source.html#l00067">platform-conf.h:67</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 10 2017 20:13:58 for Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
