Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon May 24 11:42:24 2021
| Host         : DESKTOP-437TBDQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file adder5_control_sets_placed.rpt
| Design       : adder5
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|     12 |            2 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |             268 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------+------------------+------------------+----------------+
| Clock Signal |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+---------------------------+------------------+------------------+----------------+
|  ap_clk      |                           |                  |                1 |              4 |
|  ap_clk      | ap_NS_fsm1                | i_reg_51         |                1 |             12 |
|  ap_clk      | i_1_reg_840               |                  |                2 |             12 |
|  ap_clk      |                           | ap_rst_n_inv     |                5 |             20 |
|  ap_clk      | A_0_payload_B[31]_i_1_n_2 |                  |                7 |             64 |
|  ap_clk      | B_1_payload_A[31]_i_1_n_2 |                  |                9 |             64 |
|  ap_clk      | B_1_payload_B[31]_i_1_n_2 |                  |                9 |             64 |
|  ap_clk      | A_0_payload_A[31]_i_1_n_2 |                  |                7 |             64 |
+--------------+---------------------------+------------------+------------------+----------------+


