Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Feb  6 23:29:23 2023
| Host         : x1g9 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file ntt_memory_wrapper_control_sets_placed.rpt
| Design       : ntt_memory_wrapper
| Device       : xc7vx485t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    54 |
|    Minimum number of control sets                        |    54 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   179 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    54 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     2 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           18454 |         4607 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           20 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             733 |          257 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                                                                Enable Signal                                                               |                                             Set/Reset Signal                                             | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                                                                                                            | NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                2 |              3 |
|  clk_IBUF_BUFG |                                                                                                                                            | NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |
|  clk_IBUF_BUFG |                                                                                                                                            | NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |
|  clk_IBUF_BUFG |                                                                                                                                            | NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                2 |              3 |
|  clk_IBUF_BUFG |                                                                                                                                            | NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |
|  clk_IBUF_BUFG |                                                                                                                                            | NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |
|  clk_IBUF_BUFG |                                                                                                                                            | NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/DELAY_FINISH_INTT/counter_intt_reg[2]                           |                2 |              4 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/DELAY_FINISH_INTT/DELAY_BLOCK[13].shift_array_reg[14][0]_0                                       | rst_IBUF                                                                                                 |                3 |              4 |
|  clk_IBUF_BUFG |                                                                                                                                            | NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/DELAY_FINISH_INTT/D[6]                                          |                1 |              4 |
|  clk_IBUF_BUFG |                                                                                                                                            | NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              4 |
|  clk_IBUF_BUFG |                                                                                                                                            | NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              4 |
|  clk_IBUF_BUFG |                                                                                                                                            | NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                1 |              4 |
|  clk_IBUF_BUFG |                                                                                                                                            | NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                1 |              4 |
|  clk_IBUF_BUFG |                                                                                                                                            | NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                1 |              4 |
|  clk_IBUF_BUFG |                                                                                                                                            | NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              4 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/DELAY_FINISH_INTT/DELAY_BLOCK[14].shift_array_reg[15][0]_0                                        | rst_IBUF                                                                                                 |                3 |              5 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/DELAY_FINISH_FNTT/DELAY_BLOCK[11].shift_array_reg[12][0]__0_0                                     | rst_IBUF                                                                                                 |                2 |              6 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/DELAY_FINISH_FNTT/DELAY_BLOCK[11].shift_array_reg[12][0]__0_0                                     | rst_IBUF                                                                                                 |                4 |              7 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/DELAY_FINISH_FNTT/DELAY_BLOCK[11].shift_array_reg[12][0]__0_0                                     | rst_IBUF                                                                                                 |                3 |              8 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/DELAY_FINISH_INTT/DELAY_BLOCK[44].shift_array_reg[45][0]_0                                        | rst_IBUF                                                                                                 |                3 |              9 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/DELAY_FINISH_FNTT/DELAY_BLOCK[11].shift_array_reg[12][0]__0_0                                     | rst_IBUF                                                                                                 |                4 |             10 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/DELAY_FINISH_INTT/sel_0                                                                           | rst_IBUF                                                                                                 |                4 |             11 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/DELAY_FINISH_FNTT/stage_start[11]_388                                                            | rst_IBUF                                                                                                 |                3 |             12 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/DELAY_FINISH_INTT/sel                                                                             | rst_IBUF                                                                                                 |                4 |             12 |
|  clk_IBUF_BUFG | DELAY_START/read_address0                                                                                                                  | rst_IBUF                                                                                                 |                4 |             13 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/DELAY_FINISH_FNTT/sel                                                                             | rst_IBUF                                                                                                 |                4 |             13 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/DELAY_FINISH_INTT/wea_OBUF                                                                        | rst_IBUF                                                                                                 |                4 |             13 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/DELAY_FINISH_FNTT/sel_1                                                                           | rst_IBUF                                                                                                 |                4 |             13 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/DELAY_FINISH_INTT/stage_start[9]_390                                                             | rst_IBUF                                                                                                 |                4 |             14 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/DELAY_FINISH_INTT/stage_start[8]_19                                                               | rst_IBUF                                                                                                 |                4 |             15 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[8].NTT_MDC_STAGE/DELAY_FINISH_INTT/E[0]                                                                            | rst_IBUF                                                                                                 |                4 |             16 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]   | NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             16 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                            | NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             16 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]   | NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             16 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                            | NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             16 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[7].NTT_MDC_STAGE/DELAY_FINISH_INTT/DELAY_BLOCK[20].shift_array_reg[21][0]_0[0]                                     | rst_IBUF                                                                                                 |                4 |             17 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/rdp_inst/E[0]                                             | NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             18 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/DELAY_FINISH_FNTT/E[0]                                                                            | rst_IBUF                                                                                                 |                5 |             18 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                    | NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |             18 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/rdp_inst/E[0]                                             | NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             18 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                    | NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             18 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/DELAY_FINISH_FNTT/stage_start[4]_14                                                               | rst_IBUF                                                                                                 |                9 |             19 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/DELAY_FINISH_INTT/DELAY_BLOCK[76].shift_array_reg[77][0]_0                                        | rst_IBUF                                                                                                 |                7 |             20 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/DELAY_FINISH_INTT/E[0]                                                                            | rst_IBUF                                                                                                 |                7 |             21 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                            | NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             21 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                7 |             21 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                            | NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             21 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             21 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/DELAY_FINISH_INTT/stage_start[1]_12                                                               | rst_IBUF                                                                                                 |                8 |             22 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/DELAY_FINISH_INTT/stage_start[0]_389                                                              | rst_IBUF                                                                                                 |                6 |             23 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                    | NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |               25 |             64 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                    | NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |               31 |             64 |
|  clk_IBUF_BUFG | NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                    | NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |               28 |             64 |
|  clk_IBUF_BUFG |                                                                                                                                            |                                                                                                          |             4618 |          20584 |
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+----------------+


