Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr  7 22:39:53 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (54)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (54)
--------------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.257        0.000                      0                 1547        0.035        0.000                      0                 1547       54.305        0.000                       0                   570  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.257        0.000                      0                 1543        0.035        0.000                      0                 1543       54.305        0.000                       0                   570  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  104.994        0.000                      0                    4        0.887        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.257ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.726ns  (logic 60.717ns (58.536%)  route 43.009ns (41.464%))
  Logic Levels:           324  (CARRY4=285 LUT2=2 LUT3=28 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         1.322     6.927    sm/D_states_q[6]
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.152     7.079 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.688     7.767    sm/ram_reg_i_170_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I0_O)        0.326     8.093 f  sm/ram_reg_i_146/O
                         net (fo=1, routed)           0.994     9.086    sm/ram_reg_i_146_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.210 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.639     9.849    sm/ram_reg_i_116_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.973 r  sm/ram_reg_i_57/O
                         net (fo=35, routed)          1.813    11.786    L_reg/M_sm_ra1[2]
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.150    11.936 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=40, routed)          0.816    12.753    sm/M_alum_a[31]
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.328    13.081 r  sm/D_registers_q[7][31]_i_161/O
                         net (fo=1, routed)           0.000    13.081    alum/S[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.613 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.613    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.727 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.727    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.841    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.069    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  alum/D_registers_q_reg[7][31]_i_127/CO[3]
                         net (fo=1, routed)           0.009    14.192    alum/D_registers_q_reg[7][31]_i_127_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.420    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.691 r  alum/D_registers_q_reg[7][31]_i_73/CO[0]
                         net (fo=36, routed)          1.129    15.820    alum/temp_out0[31]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.193 r  alum/D_registers_q[7][30]_i_81/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_81_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.726 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.726    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.843 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.843    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.960 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.960    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.077 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.077    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.194 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.194    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.311 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.311    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.428 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.437    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.554 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.554    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.711 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.319    19.030    alum/temp_out0[30]
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.332    19.362 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.362    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.912 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.912    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.026    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.254    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.368 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.368    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.482    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.596 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.596    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.710 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.009    20.719    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.876 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.399    22.275    alum/temp_out0[29]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    22.604 r  alum/D_registers_q[7][28]_i_59/O
                         net (fo=1, routed)           0.000    22.604    alum/D_registers_q[7][28]_i_59_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.136 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.136    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.250 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.250    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.364 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.364    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.478 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.478    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.592 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.592    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.706 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.009    23.715    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.872 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.973    24.845    alum/temp_out0[28]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.174 r  alum/D_registers_q[7][27]_i_85/O
                         net (fo=1, routed)           0.000    25.174    alum/D_registers_q[7][27]_i_85_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.707 r  alum/D_registers_q_reg[7][27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    25.707    alum/D_registers_q_reg[7][27]_i_78_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.824 r  alum/D_registers_q_reg[7][27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.824    alum/D_registers_q_reg[7][27]_i_73_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.941 r  alum/D_registers_q_reg[7][27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.941    alum/D_registers_q_reg[7][27]_i_68_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.058 r  alum/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    26.058    alum/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.175 r  alum/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    26.175    alum/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.292 r  alum/D_registers_q_reg[7][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    26.292    alum/D_registers_q_reg[7][27]_i_53_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.409 r  alum/D_registers_q_reg[7][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    26.409    alum/D_registers_q_reg[7][27]_i_48_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.526 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    26.535    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.692 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          0.884    27.577    alum/temp_out0[27]
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.909 r  alum/D_registers_q[7][26]_i_73/O
                         net (fo=1, routed)           0.000    27.909    alum/D_registers_q[7][26]_i_73_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.442 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.442    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.559 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.559    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.676 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.793 r  alum/D_registers_q_reg[7][26]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.793    alum/D_registers_q_reg[7][26]_i_51_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.910 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.910    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.027 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    29.027    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.144 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    29.153    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.270 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.270    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.427 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.097    30.524    alum/temp_out0[26]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.856 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    30.856    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.406 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.406    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.520 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.520    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.634 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.634    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.748    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.862    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.976 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.976    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.090 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.009    32.099    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.213    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.370 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.120    33.490    alum/temp_out0[25]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    33.819 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.819    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.369 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.369    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.483 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.483    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.597 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.597    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.711 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.711    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.825 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.939    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.009    35.062    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.176 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.176    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.333 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.041    36.374    alum/temp_out0[24]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.703 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    36.703    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.253 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.253    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.367 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.367    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.481 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.481    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.595 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.595    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.709 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.709    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.823 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.823    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.937 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.946    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.060 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.060    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.217 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.092    39.309    alum/temp_out0[23]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.638 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    39.638    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.188 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.188    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.302 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.302    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.416 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.416    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.530 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.530    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.644 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.644    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.758 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.758    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.872 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    40.881    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.995 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.995    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.152 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.931    42.084    alum/temp_out0[22]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    42.413 r  alum/D_registers_q[7][21]_i_68/O
                         net (fo=1, routed)           0.000    42.413    alum/D_registers_q[7][21]_i_68_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.946 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.063 r  alum/D_registers_q_reg[7][21]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.063    alum/D_registers_q_reg[7][21]_i_56_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.180 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    43.180    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.297 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    43.297    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.414 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.414    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.531 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.531    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.648 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.648    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.765 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.774    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.931 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.112    45.042    alum/temp_out0[21]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.332    45.374 r  alum/D_registers_q[7][20]_i_51/O
                         net (fo=1, routed)           0.000    45.374    alum/D_registers_q[7][20]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.924 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.924    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.038 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.038    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.152 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.152    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.266 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.266    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.380 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.380    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.494 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.494    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.608 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.608    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.765 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.000    47.765    alum/temp_out0[20]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    48.094 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.094    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.644 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.644    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.758 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.758    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.872 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.872    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.986 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.986    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.100 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.100    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.214 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.214    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.328 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.328    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.442 r  alum/D_registers_q_reg[7][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.442    alum/D_registers_q_reg[7][19]_i_15_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.599 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.093    50.692    alum/temp_out0[19]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.329    51.021 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    51.021    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.571 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.571    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.685 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.685    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.799 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.799    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.913 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.913    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.027 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.027    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.141 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.141    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.255 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.255    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.369 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.369    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.526 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.954    53.481    alum/temp_out0[18]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    53.810 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    53.810    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.343 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.343    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.460 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    54.460    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.577 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.577    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.694 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.694    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.811 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.811    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.928 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.928    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.045 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    55.045    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.162 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.162    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.319 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.980    56.299    alum/temp_out0[17]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.087 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.087    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.201 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.201    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.315 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.315    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.429 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.429    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.543    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.657    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.771 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.771    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.885 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.885    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.042 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.920    58.962    alum/temp_out0[16]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.329    59.291 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    59.291    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.824 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.824    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.941 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    59.941    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.058 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.058    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.175 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.175    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.292 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.292    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.409 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.409    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.526 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.526    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.643 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.643    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.800 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.050    61.850    alum/temp_out0[15]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.332    62.182 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    62.182    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.732 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.732    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.846 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    62.846    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.960 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    62.960    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.074 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.074    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.188 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.188    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.302 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.302    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.416 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.416    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.530 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.530    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.687 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          0.999    64.686    alum/temp_out0[14]
    SLICE_X57Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.471 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.471    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.585 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.585    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.699 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.699    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.813 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.813    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.927 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.927    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.041 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.041    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.155 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.155    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.269 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.269    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.426 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.144    67.570    alum/temp_out0[13]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.899 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    67.899    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.449 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.449    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.563 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    68.563    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.677 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    68.677    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.791 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    68.791    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.905 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    68.905    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.019 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.019    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.133 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.133    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.247 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.247    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.404 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          1.014    70.418    alum/temp_out0[12]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.747 r  alum/D_registers_q[7][11]_i_64/O
                         net (fo=1, routed)           0.000    70.747    alum/D_registers_q[7][11]_i_64_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.297 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    71.297    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.411 r  alum/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    71.411    alum/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.525 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.525    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.639 r  alum/D_registers_q_reg[7][11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    71.639    alum/D_registers_q_reg[7][11]_i_42_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.753 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.753    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.867 r  alum/D_registers_q_reg[7][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.867    alum/D_registers_q_reg[7][11]_i_25_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.981 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.981    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.095 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.095    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.252 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.302    73.554    alum/temp_out0[11]
    SLICE_X50Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.354 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    74.354    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.471 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    74.471    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.588 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    74.588    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.705 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.705    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.822 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    74.822    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.939 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    74.939    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.056 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    75.056    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.173 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.173    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.330 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.061    76.391    alum/temp_out0[10]
    SLICE_X51Y2          LUT3 (Prop_lut3_I0_O)        0.332    76.723 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    76.723    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.273 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    77.273    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.387 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.387    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.501 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.501    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.615 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.615    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.729 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.729    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.843 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.843    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.957 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.957    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.071 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.071    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.228 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          1.023    79.252    alum/temp_out0[9]
    SLICE_X61Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.037 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    80.037    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.151 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    80.151    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.265 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    80.265    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.379 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    80.379    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.493 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.493    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.607 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.721 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.721    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.835 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.835    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.992 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.886    81.878    alum/temp_out0[8]
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.207 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.207    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.740 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.740    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.857 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.857    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.974 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.974    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.091 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.091    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.208 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.208    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.325 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.325    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.442 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.442    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.559 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.716 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          1.093    84.809    alum/temp_out0[7]
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.332    85.141 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.141    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.691 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.691    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.805 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.805    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.919 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.919    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.033 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.033    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.147 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.147    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.261 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.261    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.375 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.375    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.489 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.489    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.646 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.818    87.464    alum/temp_out0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    87.793 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.793    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.326 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.326    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.443 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.443    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.560 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.560    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.677 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.677    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.794 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.794    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.911 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.911    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.028 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.145 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.145    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.302 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.985    90.287    alum/temp_out0[5]
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.332    90.619 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.619    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.152 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.152    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.269 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.386 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.386    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.503 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.503    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.620 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.620    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.737 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.737    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.854 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.971 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.971    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.128 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.130    93.258    alum/temp_out0[4]
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.332    93.590 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.590    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.140 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.140    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.254 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.254    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.368 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.368    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.482 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.482    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.596 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.596    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.710 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.710    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.824 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.824    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.938 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.938    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.095 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.840    95.934    alum/temp_out0[3]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.329    96.263 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.263    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.796 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.796    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.913 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.913    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.030 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.030    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.147 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.147    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.264 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.264    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.381 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.381    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.498 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.498    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.615 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.615    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.772 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.891    98.664    alum/temp_out0[2]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.332    98.996 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.546 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.546    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.660 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.660    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.774 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.774    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.888 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.888    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.002 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.002    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.116 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.116    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.230 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.230    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.344 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.344    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.501 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.258   101.759    alum/temp_out0[1]
    SLICE_X47Y3          LUT3 (Prop_lut3_I0_O)        0.329   102.088 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.088    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.638 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.638    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.752 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.752    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.866 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.866    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.980 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.980    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.094 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.094    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.208 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.208    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.322 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.322    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.436 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.436    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.593 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.442   104.035    sm/temp_out0[0]
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.364 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.427   104.791    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I0_O)        0.124   104.915 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.285   105.200    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.324 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.328   106.652    sm/M_alum_out[0]
    SLICE_X28Y5          LUT5 (Prop_lut5_I2_O)        0.152   106.804 f  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.437   107.240    sm/D_states_q[4]_i_13_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I4_O)        0.332   107.572 f  sm/D_states_q[4]_i_4/O
                         net (fo=3, routed)           0.586   108.158    sm/D_states_q[4]_i_4_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I2_O)        0.124   108.282 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.593   108.876    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X33Y6          FDSE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X33Y6          FDSE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X33Y6          FDSE (Setup_fdse_C_D)       -0.067   116.133    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.133    
                         arrival time                        -108.876    
  -------------------------------------------------------------------
                         slack                                  7.257    

Slack (MET) :             7.479ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.509ns  (logic 60.717ns (58.658%)  route 42.793ns (41.342%))
  Logic Levels:           324  (CARRY4=285 LUT2=2 LUT3=28 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         1.322     6.927    sm/D_states_q[6]
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.152     7.079 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.688     7.767    sm/ram_reg_i_170_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I0_O)        0.326     8.093 f  sm/ram_reg_i_146/O
                         net (fo=1, routed)           0.994     9.086    sm/ram_reg_i_146_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.210 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.639     9.849    sm/ram_reg_i_116_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.973 r  sm/ram_reg_i_57/O
                         net (fo=35, routed)          1.813    11.786    L_reg/M_sm_ra1[2]
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.150    11.936 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=40, routed)          0.816    12.753    sm/M_alum_a[31]
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.328    13.081 r  sm/D_registers_q[7][31]_i_161/O
                         net (fo=1, routed)           0.000    13.081    alum/S[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.613 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.613    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.727 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.727    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.841    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.069    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  alum/D_registers_q_reg[7][31]_i_127/CO[3]
                         net (fo=1, routed)           0.009    14.192    alum/D_registers_q_reg[7][31]_i_127_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.420    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.691 r  alum/D_registers_q_reg[7][31]_i_73/CO[0]
                         net (fo=36, routed)          1.129    15.820    alum/temp_out0[31]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.193 r  alum/D_registers_q[7][30]_i_81/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_81_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.726 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.726    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.843 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.843    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.960 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.960    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.077 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.077    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.194 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.194    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.311 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.311    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.428 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.437    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.554 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.554    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.711 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.319    19.030    alum/temp_out0[30]
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.332    19.362 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.362    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.912 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.912    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.026    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.254    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.368 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.368    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.482    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.596 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.596    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.710 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.009    20.719    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.876 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.399    22.275    alum/temp_out0[29]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    22.604 r  alum/D_registers_q[7][28]_i_59/O
                         net (fo=1, routed)           0.000    22.604    alum/D_registers_q[7][28]_i_59_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.136 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.136    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.250 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.250    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.364 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.364    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.478 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.478    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.592 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.592    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.706 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.009    23.715    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.872 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.973    24.845    alum/temp_out0[28]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.174 r  alum/D_registers_q[7][27]_i_85/O
                         net (fo=1, routed)           0.000    25.174    alum/D_registers_q[7][27]_i_85_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.707 r  alum/D_registers_q_reg[7][27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    25.707    alum/D_registers_q_reg[7][27]_i_78_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.824 r  alum/D_registers_q_reg[7][27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.824    alum/D_registers_q_reg[7][27]_i_73_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.941 r  alum/D_registers_q_reg[7][27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.941    alum/D_registers_q_reg[7][27]_i_68_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.058 r  alum/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    26.058    alum/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.175 r  alum/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    26.175    alum/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.292 r  alum/D_registers_q_reg[7][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    26.292    alum/D_registers_q_reg[7][27]_i_53_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.409 r  alum/D_registers_q_reg[7][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    26.409    alum/D_registers_q_reg[7][27]_i_48_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.526 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    26.535    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.692 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          0.884    27.577    alum/temp_out0[27]
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.909 r  alum/D_registers_q[7][26]_i_73/O
                         net (fo=1, routed)           0.000    27.909    alum/D_registers_q[7][26]_i_73_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.442 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.442    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.559 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.559    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.676 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.793 r  alum/D_registers_q_reg[7][26]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.793    alum/D_registers_q_reg[7][26]_i_51_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.910 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.910    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.027 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    29.027    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.144 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    29.153    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.270 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.270    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.427 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.097    30.524    alum/temp_out0[26]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.856 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    30.856    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.406 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.406    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.520 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.520    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.634 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.634    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.748    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.862    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.976 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.976    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.090 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.009    32.099    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.213    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.370 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.120    33.490    alum/temp_out0[25]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    33.819 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.819    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.369 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.369    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.483 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.483    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.597 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.597    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.711 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.711    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.825 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.939    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.009    35.062    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.176 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.176    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.333 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.041    36.374    alum/temp_out0[24]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.703 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    36.703    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.253 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.253    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.367 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.367    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.481 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.481    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.595 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.595    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.709 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.709    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.823 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.823    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.937 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.946    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.060 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.060    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.217 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.092    39.309    alum/temp_out0[23]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.638 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    39.638    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.188 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.188    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.302 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.302    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.416 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.416    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.530 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.530    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.644 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.644    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.758 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.758    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.872 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    40.881    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.995 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.995    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.152 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.931    42.084    alum/temp_out0[22]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    42.413 r  alum/D_registers_q[7][21]_i_68/O
                         net (fo=1, routed)           0.000    42.413    alum/D_registers_q[7][21]_i_68_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.946 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.063 r  alum/D_registers_q_reg[7][21]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.063    alum/D_registers_q_reg[7][21]_i_56_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.180 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    43.180    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.297 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    43.297    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.414 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.414    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.531 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.531    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.648 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.648    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.765 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.774    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.931 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.112    45.042    alum/temp_out0[21]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.332    45.374 r  alum/D_registers_q[7][20]_i_51/O
                         net (fo=1, routed)           0.000    45.374    alum/D_registers_q[7][20]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.924 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.924    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.038 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.038    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.152 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.152    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.266 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.266    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.380 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.380    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.494 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.494    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.608 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.608    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.765 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.000    47.765    alum/temp_out0[20]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    48.094 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.094    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.644 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.644    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.758 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.758    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.872 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.872    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.986 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.986    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.100 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.100    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.214 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.214    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.328 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.328    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.442 r  alum/D_registers_q_reg[7][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.442    alum/D_registers_q_reg[7][19]_i_15_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.599 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.093    50.692    alum/temp_out0[19]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.329    51.021 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    51.021    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.571 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.571    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.685 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.685    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.799 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.799    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.913 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.913    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.027 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.027    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.141 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.141    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.255 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.255    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.369 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.369    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.526 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.954    53.481    alum/temp_out0[18]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    53.810 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    53.810    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.343 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.343    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.460 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    54.460    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.577 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.577    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.694 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.694    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.811 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.811    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.928 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.928    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.045 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    55.045    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.162 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.162    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.319 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.980    56.299    alum/temp_out0[17]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.087 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.087    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.201 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.201    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.315 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.315    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.429 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.429    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.543    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.657    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.771 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.771    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.885 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.885    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.042 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.920    58.962    alum/temp_out0[16]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.329    59.291 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    59.291    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.824 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.824    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.941 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    59.941    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.058 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.058    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.175 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.175    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.292 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.292    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.409 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.409    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.526 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.526    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.643 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.643    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.800 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.050    61.850    alum/temp_out0[15]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.332    62.182 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    62.182    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.732 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.732    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.846 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    62.846    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.960 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    62.960    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.074 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.074    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.188 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.188    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.302 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.302    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.416 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.416    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.530 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.530    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.687 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          0.999    64.686    alum/temp_out0[14]
    SLICE_X57Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.471 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.471    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.585 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.585    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.699 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.699    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.813 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.813    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.927 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.927    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.041 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.041    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.155 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.155    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.269 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.269    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.426 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.144    67.570    alum/temp_out0[13]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.899 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    67.899    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.449 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.449    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.563 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    68.563    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.677 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    68.677    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.791 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    68.791    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.905 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    68.905    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.019 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.019    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.133 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.133    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.247 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.247    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.404 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          1.014    70.418    alum/temp_out0[12]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.747 r  alum/D_registers_q[7][11]_i_64/O
                         net (fo=1, routed)           0.000    70.747    alum/D_registers_q[7][11]_i_64_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.297 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    71.297    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.411 r  alum/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    71.411    alum/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.525 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.525    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.639 r  alum/D_registers_q_reg[7][11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    71.639    alum/D_registers_q_reg[7][11]_i_42_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.753 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.753    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.867 r  alum/D_registers_q_reg[7][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.867    alum/D_registers_q_reg[7][11]_i_25_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.981 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.981    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.095 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.095    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.252 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.302    73.554    alum/temp_out0[11]
    SLICE_X50Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.354 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    74.354    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.471 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    74.471    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.588 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    74.588    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.705 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.705    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.822 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    74.822    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.939 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    74.939    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.056 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    75.056    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.173 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.173    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.330 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.061    76.391    alum/temp_out0[10]
    SLICE_X51Y2          LUT3 (Prop_lut3_I0_O)        0.332    76.723 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    76.723    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.273 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    77.273    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.387 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.387    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.501 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.501    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.615 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.615    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.729 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.729    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.843 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.843    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.957 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.957    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.071 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.071    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.228 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          1.023    79.252    alum/temp_out0[9]
    SLICE_X61Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.037 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    80.037    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.151 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    80.151    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.265 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    80.265    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.379 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    80.379    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.493 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.493    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.607 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.721 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.721    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.835 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.835    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.992 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.886    81.878    alum/temp_out0[8]
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.207 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.207    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.740 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.740    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.857 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.857    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.974 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.974    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.091 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.091    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.208 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.208    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.325 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.325    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.442 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.442    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.559 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.716 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          1.093    84.809    alum/temp_out0[7]
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.332    85.141 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.141    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.691 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.691    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.805 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.805    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.919 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.919    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.033 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.033    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.147 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.147    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.261 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.261    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.375 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.375    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.489 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.489    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.646 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.818    87.464    alum/temp_out0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    87.793 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.793    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.326 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.326    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.443 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.443    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.560 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.560    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.677 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.677    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.794 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.794    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.911 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.911    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.028 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.145 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.145    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.302 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.985    90.287    alum/temp_out0[5]
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.332    90.619 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.619    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.152 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.152    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.269 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.386 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.386    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.503 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.503    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.620 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.620    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.737 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.737    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.854 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.971 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.971    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.128 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.130    93.258    alum/temp_out0[4]
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.332    93.590 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.590    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.140 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.140    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.254 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.254    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.368 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.368    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.482 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.482    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.596 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.596    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.710 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.710    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.824 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.824    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.938 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.938    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.095 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.840    95.934    alum/temp_out0[3]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.329    96.263 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.263    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.796 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.796    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.913 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.913    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.030 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.030    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.147 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.147    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.264 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.264    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.381 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.381    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.498 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.498    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.615 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.615    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.772 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.891    98.664    alum/temp_out0[2]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.332    98.996 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.546 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.546    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.660 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.660    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.774 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.774    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.888 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.888    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.002 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.002    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.116 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.116    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.230 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.230    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.344 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.344    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.501 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.258   101.759    alum/temp_out0[1]
    SLICE_X47Y3          LUT3 (Prop_lut3_I0_O)        0.329   102.088 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.088    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.638 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.638    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.752 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.752    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.866 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.866    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.980 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.980    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.094 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.094    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.208 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.208    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.322 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.322    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.436 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.436    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.593 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.442   104.035    sm/temp_out0[0]
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.364 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.427   104.791    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I0_O)        0.124   104.915 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.285   105.200    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.324 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.328   106.652    sm/M_alum_out[0]
    SLICE_X28Y5          LUT5 (Prop_lut5_I2_O)        0.152   106.804 f  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.437   107.240    sm/D_states_q[4]_i_13_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I4_O)        0.332   107.572 f  sm/D_states_q[4]_i_4/O
                         net (fo=3, routed)           0.583   108.155    sm/D_states_q[4]_i_4_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I2_O)        0.124   108.279 r  sm/D_states_q[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   108.659    sm/D_states_q[4]_rep__0_i_1_n_0
    SLICE_X33Y6          FDSE                                         r  sm/D_states_q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X33Y6          FDSE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X33Y6          FDSE (Setup_fdse_C_D)       -0.062   116.138    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        116.138    
                         arrival time                        -108.659    
  -------------------------------------------------------------------
                         slack                                  7.479    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.429ns  (logic 60.481ns (58.476%)  route 42.948ns (41.524%))
  Logic Levels:           324  (CARRY4=285 LUT2=3 LUT3=28 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         1.322     6.927    sm/D_states_q[6]
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.152     7.079 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.688     7.767    sm/ram_reg_i_170_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I0_O)        0.326     8.093 f  sm/ram_reg_i_146/O
                         net (fo=1, routed)           0.994     9.086    sm/ram_reg_i_146_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.210 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.639     9.849    sm/ram_reg_i_116_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.973 r  sm/ram_reg_i_57/O
                         net (fo=35, routed)          1.813    11.786    L_reg/M_sm_ra1[2]
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.150    11.936 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=40, routed)          0.816    12.753    sm/M_alum_a[31]
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.328    13.081 r  sm/D_registers_q[7][31]_i_161/O
                         net (fo=1, routed)           0.000    13.081    alum/S[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.613 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.613    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.727 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.727    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.841    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.069    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  alum/D_registers_q_reg[7][31]_i_127/CO[3]
                         net (fo=1, routed)           0.009    14.192    alum/D_registers_q_reg[7][31]_i_127_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.420    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.691 r  alum/D_registers_q_reg[7][31]_i_73/CO[0]
                         net (fo=36, routed)          1.129    15.820    alum/temp_out0[31]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.193 r  alum/D_registers_q[7][30]_i_81/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_81_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.726 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.726    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.843 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.843    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.960 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.960    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.077 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.077    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.194 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.194    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.311 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.311    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.428 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.437    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.554 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.554    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.711 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.319    19.030    alum/temp_out0[30]
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.332    19.362 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.362    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.912 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.912    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.026    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.254    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.368 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.368    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.482    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.596 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.596    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.710 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.009    20.719    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.876 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.399    22.275    alum/temp_out0[29]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    22.604 r  alum/D_registers_q[7][28]_i_59/O
                         net (fo=1, routed)           0.000    22.604    alum/D_registers_q[7][28]_i_59_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.136 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.136    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.250 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.250    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.364 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.364    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.478 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.478    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.592 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.592    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.706 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.009    23.715    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.872 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.973    24.845    alum/temp_out0[28]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.174 r  alum/D_registers_q[7][27]_i_85/O
                         net (fo=1, routed)           0.000    25.174    alum/D_registers_q[7][27]_i_85_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.707 r  alum/D_registers_q_reg[7][27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    25.707    alum/D_registers_q_reg[7][27]_i_78_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.824 r  alum/D_registers_q_reg[7][27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.824    alum/D_registers_q_reg[7][27]_i_73_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.941 r  alum/D_registers_q_reg[7][27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.941    alum/D_registers_q_reg[7][27]_i_68_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.058 r  alum/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    26.058    alum/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.175 r  alum/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    26.175    alum/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.292 r  alum/D_registers_q_reg[7][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    26.292    alum/D_registers_q_reg[7][27]_i_53_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.409 r  alum/D_registers_q_reg[7][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    26.409    alum/D_registers_q_reg[7][27]_i_48_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.526 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    26.535    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.692 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          0.884    27.577    alum/temp_out0[27]
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.909 r  alum/D_registers_q[7][26]_i_73/O
                         net (fo=1, routed)           0.000    27.909    alum/D_registers_q[7][26]_i_73_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.442 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.442    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.559 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.559    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.676 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.793 r  alum/D_registers_q_reg[7][26]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.793    alum/D_registers_q_reg[7][26]_i_51_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.910 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.910    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.027 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    29.027    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.144 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    29.153    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.270 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.270    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.427 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.097    30.524    alum/temp_out0[26]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.856 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    30.856    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.406 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.406    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.520 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.520    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.634 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.634    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.748    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.862    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.976 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.976    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.090 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.009    32.099    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.213    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.370 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.120    33.490    alum/temp_out0[25]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    33.819 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.819    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.369 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.369    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.483 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.483    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.597 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.597    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.711 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.711    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.825 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.939    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.009    35.062    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.176 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.176    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.333 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.041    36.374    alum/temp_out0[24]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.703 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    36.703    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.253 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.253    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.367 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.367    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.481 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.481    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.595 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.595    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.709 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.709    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.823 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.823    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.937 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.946    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.060 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.060    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.217 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.092    39.309    alum/temp_out0[23]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.638 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    39.638    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.188 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.188    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.302 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.302    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.416 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.416    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.530 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.530    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.644 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.644    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.758 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.758    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.872 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    40.881    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.995 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.995    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.152 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.931    42.084    alum/temp_out0[22]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    42.413 r  alum/D_registers_q[7][21]_i_68/O
                         net (fo=1, routed)           0.000    42.413    alum/D_registers_q[7][21]_i_68_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.946 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.063 r  alum/D_registers_q_reg[7][21]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.063    alum/D_registers_q_reg[7][21]_i_56_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.180 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    43.180    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.297 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    43.297    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.414 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.414    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.531 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.531    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.648 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.648    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.765 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.774    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.931 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.112    45.042    alum/temp_out0[21]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.332    45.374 r  alum/D_registers_q[7][20]_i_51/O
                         net (fo=1, routed)           0.000    45.374    alum/D_registers_q[7][20]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.924 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.924    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.038 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.038    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.152 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.152    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.266 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.266    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.380 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.380    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.494 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.494    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.608 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.608    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.765 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.000    47.765    alum/temp_out0[20]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    48.094 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.094    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.644 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.644    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.758 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.758    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.872 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.872    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.986 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.986    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.100 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.100    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.214 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.214    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.328 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.328    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.442 r  alum/D_registers_q_reg[7][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.442    alum/D_registers_q_reg[7][19]_i_15_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.599 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.093    50.692    alum/temp_out0[19]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.329    51.021 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    51.021    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.571 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.571    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.685 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.685    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.799 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.799    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.913 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.913    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.027 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.027    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.141 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.141    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.255 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.255    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.369 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.369    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.526 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.954    53.481    alum/temp_out0[18]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    53.810 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    53.810    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.343 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.343    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.460 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    54.460    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.577 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.577    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.694 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.694    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.811 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.811    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.928 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.928    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.045 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    55.045    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.162 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.162    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.319 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.980    56.299    alum/temp_out0[17]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.087 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.087    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.201 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.201    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.315 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.315    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.429 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.429    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.543    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.657    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.771 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.771    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.885 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.885    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.042 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.920    58.962    alum/temp_out0[16]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.329    59.291 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    59.291    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.824 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.824    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.941 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    59.941    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.058 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.058    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.175 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.175    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.292 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.292    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.409 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.409    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.526 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.526    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.643 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.643    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.800 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.050    61.850    alum/temp_out0[15]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.332    62.182 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    62.182    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.732 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.732    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.846 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    62.846    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.960 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    62.960    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.074 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.074    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.188 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.188    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.302 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.302    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.416 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.416    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.530 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.530    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.687 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          0.999    64.686    alum/temp_out0[14]
    SLICE_X57Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.471 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.471    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.585 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.585    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.699 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.699    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.813 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.813    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.927 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.927    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.041 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.041    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.155 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.155    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.269 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.269    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.426 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.144    67.570    alum/temp_out0[13]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.899 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    67.899    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.449 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.449    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.563 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    68.563    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.677 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    68.677    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.791 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    68.791    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.905 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    68.905    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.019 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.019    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.133 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.133    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.247 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.247    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.404 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          1.014    70.418    alum/temp_out0[12]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.747 r  alum/D_registers_q[7][11]_i_64/O
                         net (fo=1, routed)           0.000    70.747    alum/D_registers_q[7][11]_i_64_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.297 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    71.297    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.411 r  alum/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    71.411    alum/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.525 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.525    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.639 r  alum/D_registers_q_reg[7][11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    71.639    alum/D_registers_q_reg[7][11]_i_42_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.753 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.753    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.867 r  alum/D_registers_q_reg[7][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.867    alum/D_registers_q_reg[7][11]_i_25_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.981 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.981    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.095 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.095    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.252 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.302    73.554    alum/temp_out0[11]
    SLICE_X50Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.354 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    74.354    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.471 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    74.471    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.588 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    74.588    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.705 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.705    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.822 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    74.822    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.939 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    74.939    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.056 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    75.056    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.173 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.173    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.330 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.061    76.391    alum/temp_out0[10]
    SLICE_X51Y2          LUT3 (Prop_lut3_I0_O)        0.332    76.723 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    76.723    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.273 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    77.273    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.387 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.387    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.501 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.501    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.615 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.615    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.729 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.729    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.843 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.843    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.957 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.957    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.071 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.071    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.228 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          1.023    79.252    alum/temp_out0[9]
    SLICE_X61Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.037 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    80.037    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.151 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    80.151    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.265 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    80.265    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.379 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    80.379    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.493 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.493    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.607 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.721 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.721    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.835 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.835    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.992 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.886    81.878    alum/temp_out0[8]
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.207 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.207    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.740 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.740    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.857 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.857    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.974 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.974    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.091 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.091    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.208 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.208    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.325 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.325    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.442 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.442    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.559 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.716 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          1.093    84.809    alum/temp_out0[7]
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.332    85.141 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.141    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.691 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.691    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.805 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.805    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.919 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.919    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.033 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.033    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.147 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.147    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.261 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.261    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.375 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.375    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.489 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.489    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.646 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.818    87.464    alum/temp_out0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    87.793 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.793    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.326 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.326    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.443 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.443    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.560 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.560    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.677 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.677    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.794 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.794    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.911 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.911    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.028 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.145 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.145    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.302 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.985    90.287    alum/temp_out0[5]
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.332    90.619 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.619    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.152 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.152    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.269 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.386 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.386    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.503 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.503    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.620 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.620    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.737 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.737    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.854 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.971 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.971    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.128 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.130    93.258    alum/temp_out0[4]
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.332    93.590 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.590    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.140 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.140    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.254 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.254    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.368 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.368    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.482 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.482    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.596 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.596    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.710 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.710    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.824 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.824    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.938 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.938    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.095 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.840    95.934    alum/temp_out0[3]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.329    96.263 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.263    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.796 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.796    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.913 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.913    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.030 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.030    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.147 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.147    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.264 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.264    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.381 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.381    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.498 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.498    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.615 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.615    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.772 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.891    98.664    alum/temp_out0[2]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.332    98.996 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.546 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.546    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.660 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.660    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.774 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.774    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.888 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.888    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.002 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.002    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.116 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.116    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.230 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.230    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.344 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.344    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.501 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.258   101.759    alum/temp_out0[1]
    SLICE_X47Y3          LUT3 (Prop_lut3_I0_O)        0.329   102.088 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.088    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.638 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.638    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.752 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.752    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.866 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.866    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.980 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.980    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.094 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.094    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.208 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.208    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.322 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.322    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.436 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.436    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.593 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.442   104.035    sm/temp_out0[0]
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.364 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.427   104.791    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I0_O)        0.124   104.915 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.285   105.200    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.324 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.936   106.260    sm/M_alum_out[0]
    SLICE_X28Y6          LUT2 (Prop_lut2_I0_O)        0.124   106.384 r  sm/D_states_q[3]_i_12/O
                         net (fo=3, routed)           0.963   107.347    sm/D_states_q[3]_i_12_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I1_O)        0.124   107.471 r  sm/D_states_q[0]_i_3/O
                         net (fo=3, routed)           0.643   108.114    sm/D_states_q[0]_i_3_n_0
    SLICE_X15Y4          LUT6 (Prop_lut6_I2_O)        0.124   108.238 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.340   108.578    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X15Y4          FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.450   115.966    sm/clk_IBUF_BUFG
    SLICE_X15Y4          FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X15Y4          FDSE (Setup_fdse_C_D)       -0.067   116.123    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.123    
                         arrival time                        -108.578    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.680ns  (logic 60.582ns (59.001%)  route 42.099ns (41.000%))
  Logic Levels:           323  (CARRY4=285 LUT2=2 LUT3=28 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         1.322     6.927    sm/D_states_q[6]
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.152     7.079 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.688     7.767    sm/ram_reg_i_170_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I0_O)        0.326     8.093 f  sm/ram_reg_i_146/O
                         net (fo=1, routed)           0.994     9.086    sm/ram_reg_i_146_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.210 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.639     9.849    sm/ram_reg_i_116_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.973 r  sm/ram_reg_i_57/O
                         net (fo=35, routed)          1.813    11.786    L_reg/M_sm_ra1[2]
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.150    11.936 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=40, routed)          0.816    12.753    sm/M_alum_a[31]
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.328    13.081 r  sm/D_registers_q[7][31]_i_161/O
                         net (fo=1, routed)           0.000    13.081    alum/S[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.613 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.613    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.727 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.727    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.841    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.069    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  alum/D_registers_q_reg[7][31]_i_127/CO[3]
                         net (fo=1, routed)           0.009    14.192    alum/D_registers_q_reg[7][31]_i_127_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.420    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.691 r  alum/D_registers_q_reg[7][31]_i_73/CO[0]
                         net (fo=36, routed)          1.129    15.820    alum/temp_out0[31]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.193 r  alum/D_registers_q[7][30]_i_81/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_81_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.726 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.726    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.843 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.843    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.960 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.960    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.077 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.077    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.194 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.194    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.311 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.311    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.428 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.437    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.554 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.554    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.711 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.319    19.030    alum/temp_out0[30]
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.332    19.362 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.362    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.912 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.912    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.026    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.254    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.368 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.368    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.482    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.596 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.596    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.710 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.009    20.719    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.876 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.399    22.275    alum/temp_out0[29]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    22.604 r  alum/D_registers_q[7][28]_i_59/O
                         net (fo=1, routed)           0.000    22.604    alum/D_registers_q[7][28]_i_59_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.136 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.136    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.250 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.250    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.364 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.364    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.478 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.478    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.592 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.592    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.706 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.009    23.715    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.872 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.973    24.845    alum/temp_out0[28]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.174 r  alum/D_registers_q[7][27]_i_85/O
                         net (fo=1, routed)           0.000    25.174    alum/D_registers_q[7][27]_i_85_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.707 r  alum/D_registers_q_reg[7][27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    25.707    alum/D_registers_q_reg[7][27]_i_78_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.824 r  alum/D_registers_q_reg[7][27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.824    alum/D_registers_q_reg[7][27]_i_73_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.941 r  alum/D_registers_q_reg[7][27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.941    alum/D_registers_q_reg[7][27]_i_68_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.058 r  alum/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    26.058    alum/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.175 r  alum/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    26.175    alum/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.292 r  alum/D_registers_q_reg[7][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    26.292    alum/D_registers_q_reg[7][27]_i_53_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.409 r  alum/D_registers_q_reg[7][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    26.409    alum/D_registers_q_reg[7][27]_i_48_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.526 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    26.535    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.692 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          0.884    27.577    alum/temp_out0[27]
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.909 r  alum/D_registers_q[7][26]_i_73/O
                         net (fo=1, routed)           0.000    27.909    alum/D_registers_q[7][26]_i_73_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.442 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.442    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.559 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.559    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.676 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.793 r  alum/D_registers_q_reg[7][26]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.793    alum/D_registers_q_reg[7][26]_i_51_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.910 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.910    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.027 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    29.027    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.144 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    29.153    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.270 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.270    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.427 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.097    30.524    alum/temp_out0[26]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.856 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    30.856    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.406 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.406    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.520 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.520    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.634 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.634    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.748    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.862    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.976 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.976    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.090 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.009    32.099    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.213    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.370 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.120    33.490    alum/temp_out0[25]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    33.819 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.819    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.369 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.369    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.483 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.483    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.597 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.597    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.711 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.711    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.825 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.939    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.009    35.062    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.176 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.176    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.333 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.041    36.374    alum/temp_out0[24]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.703 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    36.703    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.253 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.253    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.367 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.367    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.481 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.481    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.595 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.595    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.709 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.709    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.823 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.823    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.937 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.946    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.060 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.060    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.217 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.092    39.309    alum/temp_out0[23]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.638 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    39.638    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.188 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.188    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.302 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.302    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.416 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.416    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.530 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.530    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.644 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.644    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.758 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.758    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.872 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    40.881    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.995 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.995    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.152 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.931    42.084    alum/temp_out0[22]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    42.413 r  alum/D_registers_q[7][21]_i_68/O
                         net (fo=1, routed)           0.000    42.413    alum/D_registers_q[7][21]_i_68_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.946 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.063 r  alum/D_registers_q_reg[7][21]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.063    alum/D_registers_q_reg[7][21]_i_56_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.180 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    43.180    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.297 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    43.297    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.414 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.414    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.531 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.531    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.648 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.648    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.765 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.774    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.931 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.112    45.042    alum/temp_out0[21]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.332    45.374 r  alum/D_registers_q[7][20]_i_51/O
                         net (fo=1, routed)           0.000    45.374    alum/D_registers_q[7][20]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.924 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.924    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.038 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.038    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.152 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.152    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.266 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.266    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.380 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.380    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.494 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.494    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.608 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.608    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.765 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.000    47.765    alum/temp_out0[20]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    48.094 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.094    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.644 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.644    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.758 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.758    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.872 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.872    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.986 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.986    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.100 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.100    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.214 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.214    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.328 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.328    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.442 r  alum/D_registers_q_reg[7][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.442    alum/D_registers_q_reg[7][19]_i_15_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.599 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.093    50.692    alum/temp_out0[19]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.329    51.021 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    51.021    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.571 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.571    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.685 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.685    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.799 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.799    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.913 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.913    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.027 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.027    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.141 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.141    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.255 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.255    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.369 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.369    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.526 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.954    53.481    alum/temp_out0[18]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    53.810 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    53.810    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.343 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.343    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.460 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    54.460    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.577 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.577    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.694 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.694    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.811 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.811    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.928 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.928    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.045 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    55.045    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.162 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.162    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.319 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.980    56.299    alum/temp_out0[17]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.087 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.087    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.201 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.201    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.315 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.315    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.429 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.429    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.543    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.657    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.771 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.771    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.885 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.885    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.042 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.920    58.962    alum/temp_out0[16]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.329    59.291 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    59.291    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.824 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.824    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.941 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    59.941    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.058 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.058    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.175 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.175    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.292 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.292    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.409 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.409    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.526 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.526    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.643 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.643    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.800 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.050    61.850    alum/temp_out0[15]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.332    62.182 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    62.182    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.732 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.732    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.846 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    62.846    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.960 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    62.960    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.074 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.074    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.188 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.188    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.302 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.302    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.416 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.416    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.530 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.530    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.687 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          0.999    64.686    alum/temp_out0[14]
    SLICE_X57Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.471 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.471    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.585 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.585    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.699 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.699    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.813 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.813    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.927 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.927    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.041 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.041    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.155 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.155    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.269 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.269    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.426 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.144    67.570    alum/temp_out0[13]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.899 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    67.899    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.449 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.449    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.563 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    68.563    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.677 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    68.677    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.791 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    68.791    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.905 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    68.905    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.019 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.019    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.133 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.133    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.247 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.247    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.404 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          1.014    70.418    alum/temp_out0[12]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.747 r  alum/D_registers_q[7][11]_i_64/O
                         net (fo=1, routed)           0.000    70.747    alum/D_registers_q[7][11]_i_64_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.297 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    71.297    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.411 r  alum/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    71.411    alum/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.525 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.525    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.639 r  alum/D_registers_q_reg[7][11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    71.639    alum/D_registers_q_reg[7][11]_i_42_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.753 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.753    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.867 r  alum/D_registers_q_reg[7][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.867    alum/D_registers_q_reg[7][11]_i_25_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.981 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.981    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.095 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.095    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.252 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.302    73.554    alum/temp_out0[11]
    SLICE_X50Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.354 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    74.354    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.471 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    74.471    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.588 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    74.588    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.705 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.705    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.822 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    74.822    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.939 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    74.939    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.056 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    75.056    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.173 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.173    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.330 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.061    76.391    alum/temp_out0[10]
    SLICE_X51Y2          LUT3 (Prop_lut3_I0_O)        0.332    76.723 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    76.723    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.273 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    77.273    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.387 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.387    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.501 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.501    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.615 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.615    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.729 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.729    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.843 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.843    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.957 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.957    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.071 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.071    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.228 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          1.023    79.252    alum/temp_out0[9]
    SLICE_X61Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.037 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    80.037    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.151 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    80.151    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.265 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    80.265    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.379 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    80.379    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.493 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.493    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.607 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.721 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.721    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.835 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.835    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.992 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.886    81.878    alum/temp_out0[8]
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.207 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.207    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.740 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.740    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.857 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.857    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.974 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.974    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.091 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.091    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.208 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.208    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.325 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.325    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.442 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.442    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.559 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.716 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          1.093    84.809    alum/temp_out0[7]
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.332    85.141 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.141    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.691 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.691    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.805 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.805    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.919 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.919    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.033 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.033    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.147 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.147    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.261 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.261    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.375 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.375    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.489 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.489    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.646 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.818    87.464    alum/temp_out0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    87.793 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.793    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.326 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.326    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.443 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.443    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.560 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.560    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.677 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.677    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.794 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.794    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.911 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.911    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.028 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.145 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.145    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.302 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.985    90.287    alum/temp_out0[5]
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.332    90.619 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.619    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.152 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.152    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.269 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.386 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.386    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.503 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.503    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.620 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.620    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.737 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.737    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.854 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.971 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.971    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.128 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.130    93.258    alum/temp_out0[4]
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.332    93.590 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.590    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.140 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.140    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.254 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.254    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.368 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.368    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.482 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.482    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.596 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.596    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.710 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.710    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.824 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.824    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.938 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.938    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.095 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.840    95.934    alum/temp_out0[3]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.329    96.263 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.263    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.796 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.796    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.913 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.913    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.030 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.030    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.147 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.147    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.264 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.264    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.381 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.381    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.498 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.498    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.615 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.615    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.772 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.891    98.664    alum/temp_out0[2]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.332    98.996 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.546 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.546    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.660 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.660    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.774 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.774    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.888 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.888    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.002 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.002    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.116 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.116    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.230 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.230    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.344 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.344    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.501 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.258   101.759    alum/temp_out0[1]
    SLICE_X47Y3          LUT3 (Prop_lut3_I0_O)        0.329   102.088 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.088    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.638 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.638    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.752 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.752    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.866 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.866    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.980 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.980    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.094 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.094    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.208 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.208    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.322 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.322    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.436 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.436    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.593 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.442   104.035    sm/temp_out0[0]
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.364 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.427   104.791    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I0_O)        0.124   104.915 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.285   105.200    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.324 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.864   106.188    sm/M_alum_out[0]
    SLICE_X45Y3          LUT5 (Prop_lut5_I4_O)        0.118   106.306 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.433   106.739    sm/brams/override_address[0]
    SLICE_X45Y3          LUT4 (Prop_lut4_I2_O)        0.355   107.094 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.736   107.830    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   115.393    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.393    
                         arrival time                        -107.830    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.666ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.400ns  (logic 60.715ns (58.719%)  route 42.685ns (41.281%))
  Logic Levels:           324  (CARRY4=285 LUT2=2 LUT3=28 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         1.322     6.927    sm/D_states_q[6]
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.152     7.079 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.688     7.767    sm/ram_reg_i_170_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I0_O)        0.326     8.093 f  sm/ram_reg_i_146/O
                         net (fo=1, routed)           0.994     9.086    sm/ram_reg_i_146_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.210 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.639     9.849    sm/ram_reg_i_116_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.973 r  sm/ram_reg_i_57/O
                         net (fo=35, routed)          1.813    11.786    L_reg/M_sm_ra1[2]
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.150    11.936 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=40, routed)          0.816    12.753    sm/M_alum_a[31]
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.328    13.081 r  sm/D_registers_q[7][31]_i_161/O
                         net (fo=1, routed)           0.000    13.081    alum/S[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.613 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.613    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.727 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.727    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.841    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.069    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  alum/D_registers_q_reg[7][31]_i_127/CO[3]
                         net (fo=1, routed)           0.009    14.192    alum/D_registers_q_reg[7][31]_i_127_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.420    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.691 r  alum/D_registers_q_reg[7][31]_i_73/CO[0]
                         net (fo=36, routed)          1.129    15.820    alum/temp_out0[31]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.193 r  alum/D_registers_q[7][30]_i_81/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_81_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.726 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.726    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.843 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.843    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.960 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.960    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.077 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.077    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.194 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.194    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.311 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.311    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.428 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.437    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.554 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.554    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.711 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.319    19.030    alum/temp_out0[30]
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.332    19.362 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.362    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.912 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.912    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.026    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.254    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.368 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.368    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.482    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.596 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.596    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.710 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.009    20.719    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.876 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.399    22.275    alum/temp_out0[29]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    22.604 r  alum/D_registers_q[7][28]_i_59/O
                         net (fo=1, routed)           0.000    22.604    alum/D_registers_q[7][28]_i_59_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.136 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.136    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.250 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.250    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.364 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.364    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.478 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.478    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.592 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.592    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.706 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.009    23.715    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.872 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.973    24.845    alum/temp_out0[28]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.174 r  alum/D_registers_q[7][27]_i_85/O
                         net (fo=1, routed)           0.000    25.174    alum/D_registers_q[7][27]_i_85_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.707 r  alum/D_registers_q_reg[7][27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    25.707    alum/D_registers_q_reg[7][27]_i_78_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.824 r  alum/D_registers_q_reg[7][27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.824    alum/D_registers_q_reg[7][27]_i_73_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.941 r  alum/D_registers_q_reg[7][27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.941    alum/D_registers_q_reg[7][27]_i_68_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.058 r  alum/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    26.058    alum/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.175 r  alum/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    26.175    alum/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.292 r  alum/D_registers_q_reg[7][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    26.292    alum/D_registers_q_reg[7][27]_i_53_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.409 r  alum/D_registers_q_reg[7][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    26.409    alum/D_registers_q_reg[7][27]_i_48_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.526 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    26.535    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.692 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          0.884    27.577    alum/temp_out0[27]
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.909 r  alum/D_registers_q[7][26]_i_73/O
                         net (fo=1, routed)           0.000    27.909    alum/D_registers_q[7][26]_i_73_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.442 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.442    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.559 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.559    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.676 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.793 r  alum/D_registers_q_reg[7][26]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.793    alum/D_registers_q_reg[7][26]_i_51_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.910 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.910    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.027 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    29.027    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.144 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    29.153    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.270 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.270    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.427 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.097    30.524    alum/temp_out0[26]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.856 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    30.856    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.406 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.406    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.520 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.520    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.634 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.634    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.748    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.862    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.976 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.976    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.090 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.009    32.099    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.213    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.370 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.120    33.490    alum/temp_out0[25]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    33.819 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.819    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.369 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.369    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.483 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.483    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.597 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.597    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.711 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.711    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.825 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.939    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.009    35.062    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.176 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.176    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.333 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.041    36.374    alum/temp_out0[24]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.703 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    36.703    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.253 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.253    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.367 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.367    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.481 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.481    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.595 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.595    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.709 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.709    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.823 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.823    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.937 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.946    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.060 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.060    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.217 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.092    39.309    alum/temp_out0[23]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.638 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    39.638    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.188 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.188    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.302 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.302    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.416 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.416    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.530 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.530    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.644 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.644    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.758 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.758    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.872 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    40.881    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.995 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.995    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.152 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.931    42.084    alum/temp_out0[22]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    42.413 r  alum/D_registers_q[7][21]_i_68/O
                         net (fo=1, routed)           0.000    42.413    alum/D_registers_q[7][21]_i_68_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.946 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.063 r  alum/D_registers_q_reg[7][21]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.063    alum/D_registers_q_reg[7][21]_i_56_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.180 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    43.180    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.297 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    43.297    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.414 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.414    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.531 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.531    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.648 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.648    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.765 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.774    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.931 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.112    45.042    alum/temp_out0[21]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.332    45.374 r  alum/D_registers_q[7][20]_i_51/O
                         net (fo=1, routed)           0.000    45.374    alum/D_registers_q[7][20]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.924 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.924    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.038 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.038    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.152 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.152    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.266 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.266    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.380 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.380    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.494 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.494    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.608 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.608    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.765 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.000    47.765    alum/temp_out0[20]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    48.094 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.094    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.644 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.644    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.758 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.758    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.872 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.872    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.986 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.986    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.100 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.100    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.214 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.214    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.328 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.328    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.442 r  alum/D_registers_q_reg[7][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.442    alum/D_registers_q_reg[7][19]_i_15_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.599 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.093    50.692    alum/temp_out0[19]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.329    51.021 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    51.021    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.571 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.571    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.685 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.685    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.799 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.799    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.913 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.913    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.027 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.027    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.141 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.141    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.255 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.255    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.369 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.369    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.526 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.954    53.481    alum/temp_out0[18]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    53.810 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    53.810    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.343 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.343    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.460 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    54.460    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.577 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.577    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.694 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.694    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.811 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.811    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.928 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.928    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.045 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    55.045    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.162 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.162    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.319 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.980    56.299    alum/temp_out0[17]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.087 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.087    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.201 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.201    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.315 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.315    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.429 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.429    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.543    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.657    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.771 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.771    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.885 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.885    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.042 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.920    58.962    alum/temp_out0[16]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.329    59.291 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    59.291    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.824 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.824    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.941 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    59.941    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.058 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.058    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.175 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.175    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.292 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.292    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.409 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.409    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.526 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.526    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.643 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.643    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.800 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.050    61.850    alum/temp_out0[15]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.332    62.182 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    62.182    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.732 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.732    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.846 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    62.846    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.960 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    62.960    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.074 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.074    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.188 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.188    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.302 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.302    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.416 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.416    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.530 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.530    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.687 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          0.999    64.686    alum/temp_out0[14]
    SLICE_X57Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.471 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.471    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.585 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.585    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.699 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.699    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.813 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.813    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.927 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.927    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.041 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.041    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.155 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.155    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.269 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.269    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.426 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.144    67.570    alum/temp_out0[13]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.899 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    67.899    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.449 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.449    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.563 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    68.563    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.677 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    68.677    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.791 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    68.791    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.905 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    68.905    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.019 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.019    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.133 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.133    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.247 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.247    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.404 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          1.014    70.418    alum/temp_out0[12]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.747 r  alum/D_registers_q[7][11]_i_64/O
                         net (fo=1, routed)           0.000    70.747    alum/D_registers_q[7][11]_i_64_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.297 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    71.297    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.411 r  alum/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    71.411    alum/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.525 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.525    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.639 r  alum/D_registers_q_reg[7][11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    71.639    alum/D_registers_q_reg[7][11]_i_42_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.753 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.753    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.867 r  alum/D_registers_q_reg[7][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.867    alum/D_registers_q_reg[7][11]_i_25_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.981 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.981    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.095 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.095    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.252 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.302    73.554    alum/temp_out0[11]
    SLICE_X50Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.354 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    74.354    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.471 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    74.471    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.588 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    74.588    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.705 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.705    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.822 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    74.822    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.939 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    74.939    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.056 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    75.056    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.173 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.173    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.330 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.061    76.391    alum/temp_out0[10]
    SLICE_X51Y2          LUT3 (Prop_lut3_I0_O)        0.332    76.723 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    76.723    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.273 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    77.273    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.387 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.387    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.501 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.501    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.615 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.615    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.729 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.729    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.843 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.843    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.957 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.957    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.071 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.071    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.228 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          1.023    79.252    alum/temp_out0[9]
    SLICE_X61Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.037 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    80.037    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.151 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    80.151    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.265 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    80.265    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.379 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    80.379    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.493 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.493    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.607 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.721 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.721    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.835 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.835    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.992 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.886    81.878    alum/temp_out0[8]
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.207 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.207    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.740 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.740    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.857 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.857    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.974 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.974    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.091 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.091    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.208 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.208    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.325 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.325    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.442 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.442    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.559 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.716 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          1.093    84.809    alum/temp_out0[7]
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.332    85.141 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.141    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.691 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.691    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.805 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.805    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.919 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.919    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.033 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.033    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.147 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.147    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.261 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.261    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.375 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.375    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.489 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.489    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.646 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.818    87.464    alum/temp_out0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    87.793 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.793    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.326 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.326    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.443 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.443    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.560 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.560    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.677 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.677    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.794 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.794    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.911 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.911    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.028 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.145 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.145    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.302 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.985    90.287    alum/temp_out0[5]
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.332    90.619 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.619    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.152 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.152    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.269 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.386 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.386    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.503 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.503    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.620 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.620    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.737 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.737    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.854 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.971 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.971    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.128 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.130    93.258    alum/temp_out0[4]
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.332    93.590 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.590    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.140 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.140    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.254 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.254    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.368 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.368    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.482 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.482    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.596 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.596    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.710 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.710    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.824 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.824    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.938 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.938    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.095 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.840    95.934    alum/temp_out0[3]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.329    96.263 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.263    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.796 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.796    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.913 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.913    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.030 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.030    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.147 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.147    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.264 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.264    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.381 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.381    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.498 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.498    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.615 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.615    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.772 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.891    98.664    alum/temp_out0[2]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.332    98.996 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.546 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.546    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.660 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.660    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.774 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.774    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.888 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.888    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.002 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.002    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.116 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.116    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.230 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.230    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.344 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.344    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.501 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.258   101.759    alum/temp_out0[1]
    SLICE_X47Y3          LUT3 (Prop_lut3_I0_O)        0.329   102.088 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.088    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.638 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.638    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.752 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.752    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.866 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.866    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.980 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.980    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.094 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.094    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.208 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.208    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.322 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.322    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.436 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.436    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.593 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.442   104.035    sm/temp_out0[0]
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.364 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.427   104.791    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I0_O)        0.124   104.915 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.285   105.200    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.324 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.457   106.780    sm/M_alum_out[0]
    SLICE_X15Y8          LUT5 (Prop_lut5_I1_O)        0.150   106.930 f  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.267   107.197    sm/D_states_q[1]_i_6_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.332   107.529 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.896   108.425    sm/D_states_q[1]_i_2_n_0
    SLICE_X28Y7          LUT6 (Prop_lut6_I0_O)        0.124   108.549 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.000   108.549    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X28Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X28Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X28Y7          FDRE (Setup_fdre_C_D)        0.029   116.215    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.215    
                         arrival time                        -108.549    
  -------------------------------------------------------------------
                         slack                                  7.666    

Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.389ns  (logic 60.715ns (58.725%)  route 42.674ns (41.275%))
  Logic Levels:           324  (CARRY4=285 LUT2=2 LUT3=28 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         1.322     6.927    sm/D_states_q[6]
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.152     7.079 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.688     7.767    sm/ram_reg_i_170_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I0_O)        0.326     8.093 f  sm/ram_reg_i_146/O
                         net (fo=1, routed)           0.994     9.086    sm/ram_reg_i_146_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.210 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.639     9.849    sm/ram_reg_i_116_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.973 r  sm/ram_reg_i_57/O
                         net (fo=35, routed)          1.813    11.786    L_reg/M_sm_ra1[2]
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.150    11.936 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=40, routed)          0.816    12.753    sm/M_alum_a[31]
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.328    13.081 r  sm/D_registers_q[7][31]_i_161/O
                         net (fo=1, routed)           0.000    13.081    alum/S[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.613 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.613    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.727 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.727    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.841    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.069    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  alum/D_registers_q_reg[7][31]_i_127/CO[3]
                         net (fo=1, routed)           0.009    14.192    alum/D_registers_q_reg[7][31]_i_127_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.420    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.691 r  alum/D_registers_q_reg[7][31]_i_73/CO[0]
                         net (fo=36, routed)          1.129    15.820    alum/temp_out0[31]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.193 r  alum/D_registers_q[7][30]_i_81/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_81_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.726 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.726    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.843 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.843    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.960 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.960    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.077 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.077    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.194 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.194    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.311 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.311    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.428 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.437    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.554 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.554    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.711 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.319    19.030    alum/temp_out0[30]
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.332    19.362 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.362    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.912 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.912    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.026    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.254    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.368 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.368    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.482    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.596 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.596    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.710 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.009    20.719    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.876 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.399    22.275    alum/temp_out0[29]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    22.604 r  alum/D_registers_q[7][28]_i_59/O
                         net (fo=1, routed)           0.000    22.604    alum/D_registers_q[7][28]_i_59_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.136 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.136    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.250 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.250    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.364 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.364    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.478 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.478    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.592 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.592    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.706 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.009    23.715    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.872 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.973    24.845    alum/temp_out0[28]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.174 r  alum/D_registers_q[7][27]_i_85/O
                         net (fo=1, routed)           0.000    25.174    alum/D_registers_q[7][27]_i_85_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.707 r  alum/D_registers_q_reg[7][27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    25.707    alum/D_registers_q_reg[7][27]_i_78_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.824 r  alum/D_registers_q_reg[7][27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.824    alum/D_registers_q_reg[7][27]_i_73_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.941 r  alum/D_registers_q_reg[7][27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.941    alum/D_registers_q_reg[7][27]_i_68_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.058 r  alum/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    26.058    alum/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.175 r  alum/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    26.175    alum/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.292 r  alum/D_registers_q_reg[7][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    26.292    alum/D_registers_q_reg[7][27]_i_53_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.409 r  alum/D_registers_q_reg[7][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    26.409    alum/D_registers_q_reg[7][27]_i_48_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.526 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    26.535    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.692 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          0.884    27.577    alum/temp_out0[27]
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.909 r  alum/D_registers_q[7][26]_i_73/O
                         net (fo=1, routed)           0.000    27.909    alum/D_registers_q[7][26]_i_73_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.442 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.442    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.559 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.559    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.676 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.793 r  alum/D_registers_q_reg[7][26]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.793    alum/D_registers_q_reg[7][26]_i_51_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.910 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.910    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.027 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    29.027    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.144 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    29.153    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.270 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.270    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.427 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.097    30.524    alum/temp_out0[26]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.856 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    30.856    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.406 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.406    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.520 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.520    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.634 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.634    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.748    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.862    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.976 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.976    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.090 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.009    32.099    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.213    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.370 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.120    33.490    alum/temp_out0[25]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    33.819 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.819    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.369 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.369    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.483 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.483    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.597 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.597    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.711 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.711    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.825 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.939    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.009    35.062    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.176 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.176    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.333 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.041    36.374    alum/temp_out0[24]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.703 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    36.703    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.253 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.253    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.367 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.367    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.481 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.481    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.595 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.595    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.709 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.709    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.823 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.823    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.937 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.946    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.060 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.060    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.217 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.092    39.309    alum/temp_out0[23]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.638 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    39.638    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.188 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.188    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.302 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.302    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.416 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.416    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.530 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.530    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.644 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.644    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.758 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.758    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.872 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    40.881    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.995 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.995    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.152 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.931    42.084    alum/temp_out0[22]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    42.413 r  alum/D_registers_q[7][21]_i_68/O
                         net (fo=1, routed)           0.000    42.413    alum/D_registers_q[7][21]_i_68_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.946 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.063 r  alum/D_registers_q_reg[7][21]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.063    alum/D_registers_q_reg[7][21]_i_56_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.180 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    43.180    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.297 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    43.297    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.414 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.414    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.531 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.531    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.648 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.648    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.765 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.774    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.931 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.112    45.042    alum/temp_out0[21]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.332    45.374 r  alum/D_registers_q[7][20]_i_51/O
                         net (fo=1, routed)           0.000    45.374    alum/D_registers_q[7][20]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.924 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.924    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.038 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.038    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.152 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.152    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.266 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.266    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.380 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.380    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.494 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.494    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.608 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.608    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.765 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.000    47.765    alum/temp_out0[20]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    48.094 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.094    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.644 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.644    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.758 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.758    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.872 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.872    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.986 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.986    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.100 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.100    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.214 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.214    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.328 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.328    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.442 r  alum/D_registers_q_reg[7][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.442    alum/D_registers_q_reg[7][19]_i_15_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.599 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.093    50.692    alum/temp_out0[19]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.329    51.021 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    51.021    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.571 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.571    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.685 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.685    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.799 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.799    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.913 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.913    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.027 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.027    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.141 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.141    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.255 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.255    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.369 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.369    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.526 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.954    53.481    alum/temp_out0[18]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    53.810 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    53.810    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.343 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.343    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.460 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    54.460    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.577 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.577    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.694 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.694    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.811 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.811    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.928 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.928    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.045 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    55.045    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.162 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.162    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.319 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.980    56.299    alum/temp_out0[17]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.087 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.087    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.201 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.201    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.315 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.315    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.429 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.429    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.543    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.657    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.771 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.771    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.885 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.885    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.042 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.920    58.962    alum/temp_out0[16]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.329    59.291 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    59.291    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.824 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.824    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.941 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    59.941    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.058 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.058    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.175 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.175    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.292 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.292    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.409 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.409    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.526 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.526    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.643 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.643    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.800 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.050    61.850    alum/temp_out0[15]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.332    62.182 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    62.182    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.732 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.732    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.846 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    62.846    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.960 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    62.960    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.074 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.074    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.188 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.188    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.302 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.302    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.416 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.416    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.530 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.530    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.687 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          0.999    64.686    alum/temp_out0[14]
    SLICE_X57Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.471 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.471    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.585 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.585    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.699 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.699    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.813 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.813    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.927 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.927    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.041 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.041    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.155 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.155    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.269 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.269    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.426 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.144    67.570    alum/temp_out0[13]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.899 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    67.899    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.449 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.449    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.563 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    68.563    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.677 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    68.677    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.791 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    68.791    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.905 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    68.905    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.019 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.019    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.133 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.133    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.247 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.247    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.404 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          1.014    70.418    alum/temp_out0[12]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.747 r  alum/D_registers_q[7][11]_i_64/O
                         net (fo=1, routed)           0.000    70.747    alum/D_registers_q[7][11]_i_64_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.297 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    71.297    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.411 r  alum/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    71.411    alum/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.525 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.525    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.639 r  alum/D_registers_q_reg[7][11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    71.639    alum/D_registers_q_reg[7][11]_i_42_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.753 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.753    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.867 r  alum/D_registers_q_reg[7][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.867    alum/D_registers_q_reg[7][11]_i_25_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.981 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.981    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.095 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.095    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.252 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.302    73.554    alum/temp_out0[11]
    SLICE_X50Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.354 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    74.354    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.471 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    74.471    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.588 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    74.588    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.705 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.705    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.822 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    74.822    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.939 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    74.939    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.056 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    75.056    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.173 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.173    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.330 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.061    76.391    alum/temp_out0[10]
    SLICE_X51Y2          LUT3 (Prop_lut3_I0_O)        0.332    76.723 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    76.723    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.273 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    77.273    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.387 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.387    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.501 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.501    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.615 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.615    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.729 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.729    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.843 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.843    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.957 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.957    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.071 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.071    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.228 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          1.023    79.252    alum/temp_out0[9]
    SLICE_X61Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.037 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    80.037    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.151 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    80.151    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.265 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    80.265    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.379 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    80.379    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.493 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.493    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.607 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.721 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.721    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.835 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.835    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.992 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.886    81.878    alum/temp_out0[8]
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.207 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.207    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.740 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.740    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.857 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.857    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.974 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.974    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.091 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.091    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.208 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.208    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.325 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.325    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.442 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.442    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.559 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.716 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          1.093    84.809    alum/temp_out0[7]
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.332    85.141 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.141    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.691 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.691    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.805 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.805    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.919 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.919    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.033 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.033    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.147 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.147    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.261 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.261    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.375 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.375    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.489 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.489    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.646 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.818    87.464    alum/temp_out0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    87.793 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.793    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.326 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.326    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.443 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.443    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.560 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.560    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.677 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.677    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.794 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.794    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.911 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.911    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.028 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.145 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.145    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.302 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.985    90.287    alum/temp_out0[5]
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.332    90.619 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.619    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.152 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.152    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.269 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.386 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.386    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.503 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.503    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.620 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.620    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.737 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.737    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.854 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.971 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.971    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.128 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.130    93.258    alum/temp_out0[4]
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.332    93.590 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.590    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.140 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.140    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.254 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.254    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.368 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.368    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.482 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.482    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.596 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.596    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.710 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.710    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.824 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.824    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.938 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.938    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.095 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.840    95.934    alum/temp_out0[3]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.329    96.263 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.263    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.796 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.796    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.913 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.913    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.030 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.030    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.147 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.147    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.264 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.264    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.381 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.381    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.498 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.498    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.615 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.615    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.772 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.891    98.664    alum/temp_out0[2]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.332    98.996 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.546 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.546    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.660 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.660    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.774 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.774    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.888 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.888    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.002 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.002    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.116 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.116    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.230 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.230    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.344 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.344    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.501 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.258   101.759    alum/temp_out0[1]
    SLICE_X47Y3          LUT3 (Prop_lut3_I0_O)        0.329   102.088 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.088    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.638 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.638    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.752 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.752    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.866 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.866    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.980 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.980    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.094 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.094    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.208 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.208    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.322 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.322    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.436 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.436    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.593 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.442   104.035    sm/temp_out0[0]
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.364 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.427   104.791    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I0_O)        0.124   104.915 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.285   105.200    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.324 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.457   106.780    sm/M_alum_out[0]
    SLICE_X15Y8          LUT5 (Prop_lut5_I1_O)        0.150   106.930 f  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.267   107.197    sm/D_states_q[1]_i_6_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.332   107.529 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.885   108.414    sm/D_states_q[1]_i_2_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I0_O)        0.124   108.538 r  sm/D_states_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   108.538    sm/D_states_q[1]_rep__1_i_1_n_0
    SLICE_X29Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.446   115.962    sm/clk_IBUF_BUFG
    SLICE_X29Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X29Y7          FDRE (Setup_fdre_C_D)        0.029   116.215    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        116.215    
                         arrival time                        -108.538    
  -------------------------------------------------------------------
                         slack                                  7.677    

Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.389ns  (logic 60.481ns (58.499%)  route 42.908ns (41.501%))
  Logic Levels:           324  (CARRY4=285 LUT2=2 LUT3=28 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         1.322     6.927    sm/D_states_q[6]
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.152     7.079 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.688     7.767    sm/ram_reg_i_170_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I0_O)        0.326     8.093 f  sm/ram_reg_i_146/O
                         net (fo=1, routed)           0.994     9.086    sm/ram_reg_i_146_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.210 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.639     9.849    sm/ram_reg_i_116_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.973 r  sm/ram_reg_i_57/O
                         net (fo=35, routed)          1.813    11.786    L_reg/M_sm_ra1[2]
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.150    11.936 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=40, routed)          0.816    12.753    sm/M_alum_a[31]
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.328    13.081 r  sm/D_registers_q[7][31]_i_161/O
                         net (fo=1, routed)           0.000    13.081    alum/S[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.613 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.613    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.727 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.727    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.841    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.069    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  alum/D_registers_q_reg[7][31]_i_127/CO[3]
                         net (fo=1, routed)           0.009    14.192    alum/D_registers_q_reg[7][31]_i_127_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.420    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.691 r  alum/D_registers_q_reg[7][31]_i_73/CO[0]
                         net (fo=36, routed)          1.129    15.820    alum/temp_out0[31]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.193 r  alum/D_registers_q[7][30]_i_81/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_81_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.726 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.726    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.843 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.843    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.960 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.960    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.077 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.077    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.194 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.194    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.311 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.311    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.428 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.437    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.554 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.554    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.711 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.319    19.030    alum/temp_out0[30]
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.332    19.362 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.362    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.912 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.912    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.026    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.254    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.368 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.368    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.482    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.596 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.596    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.710 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.009    20.719    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.876 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.399    22.275    alum/temp_out0[29]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    22.604 r  alum/D_registers_q[7][28]_i_59/O
                         net (fo=1, routed)           0.000    22.604    alum/D_registers_q[7][28]_i_59_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.136 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.136    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.250 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.250    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.364 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.364    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.478 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.478    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.592 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.592    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.706 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.009    23.715    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.872 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.973    24.845    alum/temp_out0[28]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.174 r  alum/D_registers_q[7][27]_i_85/O
                         net (fo=1, routed)           0.000    25.174    alum/D_registers_q[7][27]_i_85_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.707 r  alum/D_registers_q_reg[7][27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    25.707    alum/D_registers_q_reg[7][27]_i_78_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.824 r  alum/D_registers_q_reg[7][27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.824    alum/D_registers_q_reg[7][27]_i_73_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.941 r  alum/D_registers_q_reg[7][27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.941    alum/D_registers_q_reg[7][27]_i_68_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.058 r  alum/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    26.058    alum/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.175 r  alum/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    26.175    alum/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.292 r  alum/D_registers_q_reg[7][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    26.292    alum/D_registers_q_reg[7][27]_i_53_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.409 r  alum/D_registers_q_reg[7][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    26.409    alum/D_registers_q_reg[7][27]_i_48_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.526 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    26.535    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.692 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          0.884    27.577    alum/temp_out0[27]
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.909 r  alum/D_registers_q[7][26]_i_73/O
                         net (fo=1, routed)           0.000    27.909    alum/D_registers_q[7][26]_i_73_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.442 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.442    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.559 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.559    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.676 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.793 r  alum/D_registers_q_reg[7][26]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.793    alum/D_registers_q_reg[7][26]_i_51_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.910 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.910    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.027 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    29.027    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.144 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    29.153    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.270 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.270    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.427 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.097    30.524    alum/temp_out0[26]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.856 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    30.856    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.406 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.406    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.520 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.520    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.634 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.634    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.748    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.862    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.976 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.976    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.090 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.009    32.099    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.213    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.370 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.120    33.490    alum/temp_out0[25]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    33.819 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.819    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.369 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.369    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.483 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.483    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.597 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.597    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.711 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.711    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.825 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.939    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.009    35.062    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.176 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.176    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.333 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.041    36.374    alum/temp_out0[24]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.703 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    36.703    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.253 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.253    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.367 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.367    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.481 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.481    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.595 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.595    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.709 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.709    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.823 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.823    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.937 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.946    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.060 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.060    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.217 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.092    39.309    alum/temp_out0[23]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.638 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    39.638    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.188 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.188    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.302 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.302    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.416 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.416    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.530 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.530    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.644 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.644    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.758 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.758    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.872 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    40.881    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.995 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.995    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.152 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.931    42.084    alum/temp_out0[22]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    42.413 r  alum/D_registers_q[7][21]_i_68/O
                         net (fo=1, routed)           0.000    42.413    alum/D_registers_q[7][21]_i_68_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.946 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.063 r  alum/D_registers_q_reg[7][21]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.063    alum/D_registers_q_reg[7][21]_i_56_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.180 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    43.180    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.297 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    43.297    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.414 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.414    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.531 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.531    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.648 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.648    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.765 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.774    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.931 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.112    45.042    alum/temp_out0[21]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.332    45.374 r  alum/D_registers_q[7][20]_i_51/O
                         net (fo=1, routed)           0.000    45.374    alum/D_registers_q[7][20]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.924 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.924    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.038 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.038    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.152 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.152    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.266 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.266    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.380 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.380    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.494 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.494    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.608 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.608    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.765 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.000    47.765    alum/temp_out0[20]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    48.094 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.094    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.644 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.644    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.758 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.758    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.872 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.872    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.986 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.986    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.100 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.100    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.214 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.214    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.328 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.328    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.442 r  alum/D_registers_q_reg[7][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.442    alum/D_registers_q_reg[7][19]_i_15_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.599 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.093    50.692    alum/temp_out0[19]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.329    51.021 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    51.021    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.571 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.571    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.685 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.685    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.799 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.799    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.913 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.913    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.027 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.027    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.141 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.141    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.255 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.255    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.369 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.369    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.526 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.954    53.481    alum/temp_out0[18]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    53.810 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    53.810    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.343 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.343    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.460 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    54.460    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.577 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.577    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.694 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.694    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.811 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.811    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.928 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.928    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.045 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    55.045    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.162 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.162    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.319 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.980    56.299    alum/temp_out0[17]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.087 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.087    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.201 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.201    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.315 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.315    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.429 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.429    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.543    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.657    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.771 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.771    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.885 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.885    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.042 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.920    58.962    alum/temp_out0[16]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.329    59.291 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    59.291    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.824 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.824    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.941 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    59.941    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.058 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.058    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.175 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.175    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.292 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.292    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.409 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.409    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.526 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.526    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.643 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.643    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.800 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.050    61.850    alum/temp_out0[15]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.332    62.182 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    62.182    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.732 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.732    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.846 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    62.846    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.960 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    62.960    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.074 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.074    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.188 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.188    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.302 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.302    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.416 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.416    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.530 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.530    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.687 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          0.999    64.686    alum/temp_out0[14]
    SLICE_X57Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.471 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.471    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.585 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.585    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.699 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.699    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.813 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.813    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.927 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.927    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.041 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.041    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.155 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.155    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.269 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.269    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.426 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.144    67.570    alum/temp_out0[13]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.899 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    67.899    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.449 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.449    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.563 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    68.563    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.677 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    68.677    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.791 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    68.791    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.905 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    68.905    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.019 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.019    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.133 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.133    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.247 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.247    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.404 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          1.014    70.418    alum/temp_out0[12]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.747 r  alum/D_registers_q[7][11]_i_64/O
                         net (fo=1, routed)           0.000    70.747    alum/D_registers_q[7][11]_i_64_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.297 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    71.297    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.411 r  alum/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    71.411    alum/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.525 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.525    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.639 r  alum/D_registers_q_reg[7][11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    71.639    alum/D_registers_q_reg[7][11]_i_42_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.753 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.753    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.867 r  alum/D_registers_q_reg[7][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.867    alum/D_registers_q_reg[7][11]_i_25_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.981 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.981    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.095 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.095    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.252 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.302    73.554    alum/temp_out0[11]
    SLICE_X50Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.354 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    74.354    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.471 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    74.471    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.588 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    74.588    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.705 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.705    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.822 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    74.822    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.939 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    74.939    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.056 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    75.056    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.173 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.173    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.330 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.061    76.391    alum/temp_out0[10]
    SLICE_X51Y2          LUT3 (Prop_lut3_I0_O)        0.332    76.723 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    76.723    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.273 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    77.273    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.387 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.387    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.501 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.501    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.615 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.615    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.729 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.729    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.843 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.843    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.957 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.957    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.071 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.071    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.228 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          1.023    79.252    alum/temp_out0[9]
    SLICE_X61Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.037 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    80.037    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.151 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    80.151    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.265 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    80.265    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.379 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    80.379    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.493 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.493    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.607 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.721 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.721    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.835 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.835    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.992 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.886    81.878    alum/temp_out0[8]
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.207 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.207    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.740 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.740    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.857 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.857    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.974 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.974    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.091 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.091    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.208 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.208    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.325 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.325    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.442 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.442    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.559 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.716 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          1.093    84.809    alum/temp_out0[7]
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.332    85.141 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.141    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.691 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.691    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.805 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.805    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.919 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.919    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.033 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.033    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.147 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.147    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.261 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.261    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.375 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.375    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.489 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.489    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.646 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.818    87.464    alum/temp_out0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    87.793 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.793    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.326 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.326    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.443 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.443    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.560 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.560    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.677 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.677    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.794 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.794    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.911 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.911    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.028 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.145 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.145    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.302 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.985    90.287    alum/temp_out0[5]
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.332    90.619 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.619    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.152 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.152    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.269 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.386 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.386    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.503 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.503    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.620 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.620    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.737 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.737    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.854 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.971 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.971    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.128 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.130    93.258    alum/temp_out0[4]
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.332    93.590 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.590    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.140 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.140    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.254 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.254    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.368 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.368    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.482 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.482    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.596 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.596    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.710 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.710    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.824 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.824    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.938 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.938    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.095 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.840    95.934    alum/temp_out0[3]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.329    96.263 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.263    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.796 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.796    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.913 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.913    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.030 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.030    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.147 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.147    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.264 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.264    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.381 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.381    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.498 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.498    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.615 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.615    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.772 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.891    98.664    alum/temp_out0[2]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.332    98.996 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.546 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.546    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.660 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.660    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.774 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.774    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.888 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.888    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.002 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.002    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.116 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.116    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.230 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.230    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.344 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.344    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.501 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.258   101.759    alum/temp_out0[1]
    SLICE_X47Y3          LUT3 (Prop_lut3_I0_O)        0.329   102.088 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.088    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.638 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.638    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.752 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.752    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.866 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.866    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.980 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.980    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.094 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.094    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.208 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.208    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.322 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.322    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.436 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.436    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.593 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.442   104.035    sm/temp_out0[0]
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.364 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.427   104.791    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I0_O)        0.124   104.915 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.285   105.200    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.324 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.221   106.545    sm/M_alum_out[0]
    SLICE_X14Y7          LUT6 (Prop_lut6_I5_O)        0.124   106.669 r  sm/D_states_q[1]_i_9/O
                         net (fo=1, routed)           0.574   107.243    sm/D_states_q[1]_i_9_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I1_O)        0.124   107.367 f  sm/D_states_q[1]_i_3/O
                         net (fo=4, routed)           1.047   108.414    sm/D_states_q[1]_i_3_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I2_O)        0.124   108.538 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   108.538    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X30Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X30Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X30Y7          FDRE (Setup_fdre_C_D)        0.077   116.276    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.276    
                         arrival time                        -108.538    
  -------------------------------------------------------------------
                         slack                                  7.738    

Slack (MET) :             7.770ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.298ns  (logic 60.481ns (58.550%)  route 42.817ns (41.450%))
  Logic Levels:           324  (CARRY4=285 LUT2=3 LUT3=28 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 115.963 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         1.322     6.927    sm/D_states_q[6]
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.152     7.079 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.688     7.767    sm/ram_reg_i_170_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I0_O)        0.326     8.093 f  sm/ram_reg_i_146/O
                         net (fo=1, routed)           0.994     9.086    sm/ram_reg_i_146_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.210 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.639     9.849    sm/ram_reg_i_116_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.973 r  sm/ram_reg_i_57/O
                         net (fo=35, routed)          1.813    11.786    L_reg/M_sm_ra1[2]
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.150    11.936 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=40, routed)          0.816    12.753    sm/M_alum_a[31]
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.328    13.081 r  sm/D_registers_q[7][31]_i_161/O
                         net (fo=1, routed)           0.000    13.081    alum/S[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.613 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.613    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.727 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.727    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.841    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.069    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  alum/D_registers_q_reg[7][31]_i_127/CO[3]
                         net (fo=1, routed)           0.009    14.192    alum/D_registers_q_reg[7][31]_i_127_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.420    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.691 r  alum/D_registers_q_reg[7][31]_i_73/CO[0]
                         net (fo=36, routed)          1.129    15.820    alum/temp_out0[31]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.193 r  alum/D_registers_q[7][30]_i_81/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_81_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.726 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.726    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.843 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.843    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.960 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.960    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.077 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.077    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.194 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.194    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.311 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.311    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.428 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.437    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.554 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.554    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.711 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.319    19.030    alum/temp_out0[30]
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.332    19.362 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.362    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.912 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.912    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.026    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.254    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.368 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.368    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.482    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.596 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.596    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.710 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.009    20.719    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.876 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.399    22.275    alum/temp_out0[29]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    22.604 r  alum/D_registers_q[7][28]_i_59/O
                         net (fo=1, routed)           0.000    22.604    alum/D_registers_q[7][28]_i_59_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.136 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.136    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.250 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.250    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.364 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.364    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.478 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.478    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.592 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.592    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.706 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.009    23.715    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.872 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.973    24.845    alum/temp_out0[28]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.174 r  alum/D_registers_q[7][27]_i_85/O
                         net (fo=1, routed)           0.000    25.174    alum/D_registers_q[7][27]_i_85_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.707 r  alum/D_registers_q_reg[7][27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    25.707    alum/D_registers_q_reg[7][27]_i_78_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.824 r  alum/D_registers_q_reg[7][27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.824    alum/D_registers_q_reg[7][27]_i_73_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.941 r  alum/D_registers_q_reg[7][27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.941    alum/D_registers_q_reg[7][27]_i_68_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.058 r  alum/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    26.058    alum/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.175 r  alum/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    26.175    alum/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.292 r  alum/D_registers_q_reg[7][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    26.292    alum/D_registers_q_reg[7][27]_i_53_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.409 r  alum/D_registers_q_reg[7][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    26.409    alum/D_registers_q_reg[7][27]_i_48_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.526 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    26.535    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.692 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          0.884    27.577    alum/temp_out0[27]
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.909 r  alum/D_registers_q[7][26]_i_73/O
                         net (fo=1, routed)           0.000    27.909    alum/D_registers_q[7][26]_i_73_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.442 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.442    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.559 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.559    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.676 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.793 r  alum/D_registers_q_reg[7][26]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.793    alum/D_registers_q_reg[7][26]_i_51_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.910 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.910    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.027 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    29.027    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.144 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    29.153    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.270 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.270    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.427 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.097    30.524    alum/temp_out0[26]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.856 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    30.856    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.406 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.406    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.520 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.520    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.634 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.634    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.748    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.862    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.976 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.976    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.090 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.009    32.099    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.213    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.370 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.120    33.490    alum/temp_out0[25]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    33.819 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.819    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.369 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.369    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.483 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.483    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.597 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.597    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.711 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.711    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.825 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.939    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.009    35.062    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.176 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.176    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.333 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.041    36.374    alum/temp_out0[24]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.703 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    36.703    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.253 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.253    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.367 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.367    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.481 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.481    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.595 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.595    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.709 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.709    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.823 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.823    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.937 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.946    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.060 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.060    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.217 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.092    39.309    alum/temp_out0[23]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.638 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    39.638    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.188 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.188    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.302 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.302    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.416 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.416    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.530 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.530    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.644 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.644    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.758 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.758    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.872 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    40.881    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.995 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.995    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.152 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.931    42.084    alum/temp_out0[22]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    42.413 r  alum/D_registers_q[7][21]_i_68/O
                         net (fo=1, routed)           0.000    42.413    alum/D_registers_q[7][21]_i_68_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.946 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.063 r  alum/D_registers_q_reg[7][21]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.063    alum/D_registers_q_reg[7][21]_i_56_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.180 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    43.180    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.297 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    43.297    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.414 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.414    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.531 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.531    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.648 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.648    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.765 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.774    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.931 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.112    45.042    alum/temp_out0[21]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.332    45.374 r  alum/D_registers_q[7][20]_i_51/O
                         net (fo=1, routed)           0.000    45.374    alum/D_registers_q[7][20]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.924 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.924    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.038 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.038    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.152 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.152    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.266 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.266    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.380 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.380    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.494 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.494    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.608 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.608    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.765 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.000    47.765    alum/temp_out0[20]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    48.094 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.094    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.644 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.644    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.758 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.758    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.872 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.872    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.986 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.986    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.100 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.100    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.214 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.214    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.328 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.328    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.442 r  alum/D_registers_q_reg[7][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.442    alum/D_registers_q_reg[7][19]_i_15_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.599 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.093    50.692    alum/temp_out0[19]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.329    51.021 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    51.021    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.571 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.571    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.685 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.685    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.799 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.799    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.913 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.913    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.027 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.027    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.141 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.141    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.255 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.255    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.369 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.369    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.526 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.954    53.481    alum/temp_out0[18]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    53.810 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    53.810    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.343 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.343    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.460 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    54.460    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.577 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.577    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.694 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.694    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.811 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.811    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.928 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.928    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.045 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    55.045    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.162 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.162    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.319 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.980    56.299    alum/temp_out0[17]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.087 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.087    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.201 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.201    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.315 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.315    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.429 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.429    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.543    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.657    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.771 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.771    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.885 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.885    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.042 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.920    58.962    alum/temp_out0[16]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.329    59.291 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    59.291    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.824 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.824    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.941 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    59.941    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.058 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.058    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.175 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.175    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.292 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.292    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.409 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.409    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.526 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.526    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.643 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.643    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.800 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.050    61.850    alum/temp_out0[15]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.332    62.182 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    62.182    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.732 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.732    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.846 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    62.846    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.960 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    62.960    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.074 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.074    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.188 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.188    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.302 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.302    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.416 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.416    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.530 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.530    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.687 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          0.999    64.686    alum/temp_out0[14]
    SLICE_X57Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.471 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.471    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.585 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.585    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.699 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.699    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.813 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.813    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.927 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.927    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.041 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.041    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.155 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.155    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.269 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.269    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.426 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.144    67.570    alum/temp_out0[13]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.899 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    67.899    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.449 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.449    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.563 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    68.563    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.677 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    68.677    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.791 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    68.791    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.905 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    68.905    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.019 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.019    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.133 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.133    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.247 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.247    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.404 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          1.014    70.418    alum/temp_out0[12]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.747 r  alum/D_registers_q[7][11]_i_64/O
                         net (fo=1, routed)           0.000    70.747    alum/D_registers_q[7][11]_i_64_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.297 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    71.297    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.411 r  alum/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    71.411    alum/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.525 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.525    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.639 r  alum/D_registers_q_reg[7][11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    71.639    alum/D_registers_q_reg[7][11]_i_42_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.753 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.753    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.867 r  alum/D_registers_q_reg[7][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.867    alum/D_registers_q_reg[7][11]_i_25_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.981 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.981    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.095 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.095    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.252 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.302    73.554    alum/temp_out0[11]
    SLICE_X50Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.354 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    74.354    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.471 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    74.471    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.588 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    74.588    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.705 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.705    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.822 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    74.822    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.939 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    74.939    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.056 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    75.056    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.173 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.173    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.330 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.061    76.391    alum/temp_out0[10]
    SLICE_X51Y2          LUT3 (Prop_lut3_I0_O)        0.332    76.723 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    76.723    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.273 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    77.273    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.387 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.387    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.501 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.501    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.615 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.615    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.729 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.729    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.843 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.843    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.957 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.957    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.071 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.071    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.228 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          1.023    79.252    alum/temp_out0[9]
    SLICE_X61Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.037 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    80.037    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.151 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    80.151    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.265 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    80.265    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.379 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    80.379    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.493 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.493    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.607 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.721 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.721    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.835 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.835    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.992 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.886    81.878    alum/temp_out0[8]
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.207 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.207    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.740 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.740    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.857 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.857    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.974 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.974    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.091 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.091    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.208 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.208    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.325 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.325    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.442 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.442    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.559 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.716 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          1.093    84.809    alum/temp_out0[7]
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.332    85.141 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.141    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.691 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.691    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.805 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.805    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.919 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.919    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.033 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.033    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.147 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.147    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.261 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.261    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.375 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.375    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.489 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.489    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.646 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.818    87.464    alum/temp_out0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    87.793 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.793    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.326 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.326    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.443 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.443    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.560 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.560    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.677 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.677    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.794 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.794    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.911 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.911    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.028 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.145 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.145    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.302 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.985    90.287    alum/temp_out0[5]
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.332    90.619 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.619    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.152 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.152    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.269 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.386 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.386    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.503 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.503    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.620 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.620    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.737 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.737    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.854 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.971 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.971    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.128 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.130    93.258    alum/temp_out0[4]
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.332    93.590 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.590    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.140 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.140    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.254 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.254    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.368 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.368    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.482 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.482    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.596 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.596    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.710 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.710    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.824 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.824    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.938 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.938    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.095 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.840    95.934    alum/temp_out0[3]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.329    96.263 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.263    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.796 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.796    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.913 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.913    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.030 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.030    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.147 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.147    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.264 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.264    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.381 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.381    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.498 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.498    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.615 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.615    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.772 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.891    98.664    alum/temp_out0[2]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.332    98.996 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.546 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.546    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.660 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.660    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.774 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.774    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.888 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.888    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.002 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.002    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.116 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.116    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.230 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.230    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.344 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.344    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.501 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.258   101.759    alum/temp_out0[1]
    SLICE_X47Y3          LUT3 (Prop_lut3_I0_O)        0.329   102.088 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.088    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.638 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.638    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.752 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.752    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.866 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.866    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.980 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.980    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.094 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.094    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.208 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.208    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.322 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.322    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.436 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.436    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.593 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.442   104.035    sm/temp_out0[0]
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.364 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.427   104.791    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I0_O)        0.124   104.915 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.285   105.200    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.324 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.936   106.260    sm/M_alum_out[0]
    SLICE_X28Y6          LUT2 (Prop_lut2_I0_O)        0.124   106.384 r  sm/D_states_q[3]_i_12/O
                         net (fo=3, routed)           0.963   107.347    sm/D_states_q[3]_i_12_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I1_O)        0.124   107.471 r  sm/D_states_q[0]_i_3/O
                         net (fo=3, routed)           0.852   108.324    sm/D_states_q[0]_i_3_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I2_O)        0.124   108.448 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000   108.448    sm/D_states_d__0[0]
    SLICE_X28Y4          FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.447   115.963    sm/clk_IBUF_BUFG
    SLICE_X28Y4          FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.259   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X28Y4          FDSE (Setup_fdse_C_D)        0.031   116.218    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.218    
                         arrival time                        -108.448    
  -------------------------------------------------------------------
                         slack                                  7.770    

Slack (MET) :             7.795ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.651ns  (logic 60.553ns (58.989%)  route 42.098ns (41.011%))
  Logic Levels:           323  (CARRY4=285 LUT2=2 LUT3=28 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         1.322     6.927    sm/D_states_q[6]
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.152     7.079 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.688     7.767    sm/ram_reg_i_170_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I0_O)        0.326     8.093 f  sm/ram_reg_i_146/O
                         net (fo=1, routed)           0.994     9.086    sm/ram_reg_i_146_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.210 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.639     9.849    sm/ram_reg_i_116_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.973 r  sm/ram_reg_i_57/O
                         net (fo=35, routed)          1.813    11.786    L_reg/M_sm_ra1[2]
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.150    11.936 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=40, routed)          0.816    12.753    sm/M_alum_a[31]
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.328    13.081 r  sm/D_registers_q[7][31]_i_161/O
                         net (fo=1, routed)           0.000    13.081    alum/S[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.613 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.613    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.727 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.727    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.841    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.069    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  alum/D_registers_q_reg[7][31]_i_127/CO[3]
                         net (fo=1, routed)           0.009    14.192    alum/D_registers_q_reg[7][31]_i_127_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.420    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.691 r  alum/D_registers_q_reg[7][31]_i_73/CO[0]
                         net (fo=36, routed)          1.129    15.820    alum/temp_out0[31]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.193 r  alum/D_registers_q[7][30]_i_81/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_81_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.726 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.726    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.843 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.843    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.960 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.960    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.077 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.077    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.194 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.194    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.311 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.311    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.428 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.437    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.554 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.554    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.711 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.319    19.030    alum/temp_out0[30]
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.332    19.362 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.362    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.912 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.912    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.026    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.254    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.368 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.368    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.482    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.596 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.596    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.710 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.009    20.719    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.876 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.399    22.275    alum/temp_out0[29]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    22.604 r  alum/D_registers_q[7][28]_i_59/O
                         net (fo=1, routed)           0.000    22.604    alum/D_registers_q[7][28]_i_59_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.136 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.136    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.250 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.250    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.364 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.364    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.478 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.478    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.592 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.592    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.706 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.009    23.715    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.872 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.973    24.845    alum/temp_out0[28]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.174 r  alum/D_registers_q[7][27]_i_85/O
                         net (fo=1, routed)           0.000    25.174    alum/D_registers_q[7][27]_i_85_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.707 r  alum/D_registers_q_reg[7][27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    25.707    alum/D_registers_q_reg[7][27]_i_78_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.824 r  alum/D_registers_q_reg[7][27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.824    alum/D_registers_q_reg[7][27]_i_73_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.941 r  alum/D_registers_q_reg[7][27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.941    alum/D_registers_q_reg[7][27]_i_68_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.058 r  alum/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    26.058    alum/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.175 r  alum/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    26.175    alum/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.292 r  alum/D_registers_q_reg[7][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    26.292    alum/D_registers_q_reg[7][27]_i_53_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.409 r  alum/D_registers_q_reg[7][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    26.409    alum/D_registers_q_reg[7][27]_i_48_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.526 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    26.535    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.692 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          0.884    27.577    alum/temp_out0[27]
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.909 r  alum/D_registers_q[7][26]_i_73/O
                         net (fo=1, routed)           0.000    27.909    alum/D_registers_q[7][26]_i_73_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.442 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.442    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.559 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.559    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.676 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.793 r  alum/D_registers_q_reg[7][26]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.793    alum/D_registers_q_reg[7][26]_i_51_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.910 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.910    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.027 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    29.027    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.144 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    29.153    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.270 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.270    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.427 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.097    30.524    alum/temp_out0[26]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.856 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    30.856    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.406 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.406    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.520 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.520    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.634 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.634    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.748    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.862    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.976 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.976    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.090 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.009    32.099    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.213    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.370 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.120    33.490    alum/temp_out0[25]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    33.819 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.819    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.369 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.369    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.483 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.483    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.597 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.597    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.711 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.711    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.825 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.939    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.009    35.062    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.176 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.176    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.333 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.041    36.374    alum/temp_out0[24]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.703 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    36.703    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.253 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.253    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.367 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.367    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.481 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.481    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.595 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.595    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.709 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.709    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.823 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.823    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.937 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.946    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.060 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.060    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.217 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.092    39.309    alum/temp_out0[23]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.638 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    39.638    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.188 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.188    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.302 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.302    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.416 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.416    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.530 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.530    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.644 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.644    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.758 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.758    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.872 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    40.881    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.995 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.995    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.152 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.931    42.084    alum/temp_out0[22]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    42.413 r  alum/D_registers_q[7][21]_i_68/O
                         net (fo=1, routed)           0.000    42.413    alum/D_registers_q[7][21]_i_68_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.946 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.063 r  alum/D_registers_q_reg[7][21]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.063    alum/D_registers_q_reg[7][21]_i_56_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.180 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    43.180    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.297 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    43.297    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.414 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.414    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.531 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.531    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.648 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.648    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.765 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.774    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.931 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.112    45.042    alum/temp_out0[21]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.332    45.374 r  alum/D_registers_q[7][20]_i_51/O
                         net (fo=1, routed)           0.000    45.374    alum/D_registers_q[7][20]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.924 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.924    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.038 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.038    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.152 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.152    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.266 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.266    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.380 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.380    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.494 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.494    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.608 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.608    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.765 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.000    47.765    alum/temp_out0[20]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    48.094 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.094    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.644 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.644    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.758 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.758    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.872 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.872    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.986 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.986    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.100 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.100    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.214 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.214    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.328 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.328    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.442 r  alum/D_registers_q_reg[7][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.442    alum/D_registers_q_reg[7][19]_i_15_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.599 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.093    50.692    alum/temp_out0[19]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.329    51.021 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    51.021    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.571 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.571    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.685 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.685    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.799 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.799    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.913 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.913    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.027 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.027    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.141 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.141    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.255 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.255    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.369 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.369    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.526 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.954    53.481    alum/temp_out0[18]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    53.810 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    53.810    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.343 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.343    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.460 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    54.460    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.577 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.577    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.694 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.694    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.811 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.811    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.928 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.928    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.045 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    55.045    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.162 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.162    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.319 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.980    56.299    alum/temp_out0[17]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.087 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.087    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.201 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.201    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.315 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.315    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.429 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.429    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.543    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.657    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.771 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.771    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.885 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.885    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.042 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.920    58.962    alum/temp_out0[16]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.329    59.291 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    59.291    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.824 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.824    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.941 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    59.941    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.058 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.058    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.175 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.175    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.292 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.292    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.409 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.409    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.526 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.526    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.643 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.643    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.800 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.050    61.850    alum/temp_out0[15]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.332    62.182 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    62.182    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.732 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.732    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.846 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    62.846    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.960 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    62.960    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.074 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.074    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.188 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.188    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.302 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.302    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.416 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.416    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.530 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.530    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.687 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          0.999    64.686    alum/temp_out0[14]
    SLICE_X57Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.471 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.471    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.585 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.585    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.699 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.699    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.813 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.813    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.927 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.927    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.041 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.041    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.155 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.155    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.269 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.269    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.426 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.144    67.570    alum/temp_out0[13]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.899 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    67.899    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.449 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.449    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.563 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    68.563    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.677 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    68.677    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.791 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    68.791    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.905 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    68.905    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.019 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.019    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.133 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.133    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.247 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.247    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.404 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          1.014    70.418    alum/temp_out0[12]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.747 r  alum/D_registers_q[7][11]_i_64/O
                         net (fo=1, routed)           0.000    70.747    alum/D_registers_q[7][11]_i_64_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.297 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    71.297    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.411 r  alum/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    71.411    alum/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.525 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.525    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.639 r  alum/D_registers_q_reg[7][11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    71.639    alum/D_registers_q_reg[7][11]_i_42_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.753 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.753    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.867 r  alum/D_registers_q_reg[7][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.867    alum/D_registers_q_reg[7][11]_i_25_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.981 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.981    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.095 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.095    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.252 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.302    73.554    alum/temp_out0[11]
    SLICE_X50Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.354 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    74.354    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.471 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    74.471    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.588 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    74.588    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.705 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.705    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.822 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    74.822    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.939 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    74.939    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.056 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    75.056    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.173 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.173    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.330 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.061    76.391    alum/temp_out0[10]
    SLICE_X51Y2          LUT3 (Prop_lut3_I0_O)        0.332    76.723 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    76.723    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.273 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    77.273    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.387 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.387    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.501 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.501    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.615 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.615    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.729 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.729    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.843 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.843    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.957 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.957    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.071 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.071    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.228 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          1.023    79.252    alum/temp_out0[9]
    SLICE_X61Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.037 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    80.037    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.151 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    80.151    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.265 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    80.265    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.379 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    80.379    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.493 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.493    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.607 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.721 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.721    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.835 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.835    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.992 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.886    81.878    alum/temp_out0[8]
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.207 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.207    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.740 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.740    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.857 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.857    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.974 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.974    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.091 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.091    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.208 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.208    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.325 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.325    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.442 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.442    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.559 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.716 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          1.093    84.809    alum/temp_out0[7]
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.332    85.141 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.141    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.691 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.691    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.805 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.805    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.919 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.919    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.033 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.033    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.147 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.147    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.261 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.261    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.375 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.375    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.489 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.489    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.646 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.818    87.464    alum/temp_out0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    87.793 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.793    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.326 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.326    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.443 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.443    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.560 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.560    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.677 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.677    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.794 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.794    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.911 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.911    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.028 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.145 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.145    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.302 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.985    90.287    alum/temp_out0[5]
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.332    90.619 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.619    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.152 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.152    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.269 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.386 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.386    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.503 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.503    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.620 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.620    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.737 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.737    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.854 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.971 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.971    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.128 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.130    93.258    alum/temp_out0[4]
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.332    93.590 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.590    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.140 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.140    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.254 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.254    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.368 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.368    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.482 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.482    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.596 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.596    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.710 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.710    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.824 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.824    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.938 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.938    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.095 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.840    95.934    alum/temp_out0[3]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.329    96.263 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.263    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.796 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.796    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.913 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.913    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.030 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.030    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.147 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.147    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.264 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.264    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.381 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.381    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.498 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.498    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.615 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.615    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.772 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.891    98.664    alum/temp_out0[2]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.332    98.996 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.546 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.546    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.660 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.660    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.774 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.774    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.888 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.888    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.002 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.002    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.116 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.116    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.230 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.230    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.344 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.344    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.501 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.258   101.759    alum/temp_out0[1]
    SLICE_X47Y3          LUT3 (Prop_lut3_I0_O)        0.329   102.088 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.088    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.638 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.638    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.752 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.752    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.866 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.866    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.980 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.980    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.094 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.094    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.208 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.208    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.322 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.322    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.436 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.436    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.593 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.442   104.035    sm/temp_out0[0]
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.364 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.427   104.791    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I0_O)        0.124   104.915 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.285   105.200    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.324 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.864   106.188    sm/M_alum_out[0]
    SLICE_X45Y3          LUT5 (Prop_lut5_I4_O)        0.118   106.306 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.433   106.739    sm/brams/override_address[0]
    SLICE_X45Y3          LUT4 (Prop_lut4_I0_O)        0.326   107.065 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.735   107.800    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -107.800    
  -------------------------------------------------------------------
                         slack                                  7.795    

Slack (MET) :             7.801ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.279ns  (logic 60.717ns (58.790%)  route 42.562ns (41.211%))
  Logic Levels:           324  (CARRY4=285 LUT2=2 LUT3=28 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         1.322     6.927    sm/D_states_q[6]
    SLICE_X40Y2          LUT2 (Prop_lut2_I0_O)        0.152     7.079 f  sm/ram_reg_i_170/O
                         net (fo=1, routed)           0.688     7.767    sm/ram_reg_i_170_n_0
    SLICE_X40Y2          LUT6 (Prop_lut6_I0_O)        0.326     8.093 f  sm/ram_reg_i_146/O
                         net (fo=1, routed)           0.994     9.086    sm/ram_reg_i_146_n_0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.210 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.639     9.849    sm/ram_reg_i_116_n_0
    SLICE_X42Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.973 r  sm/ram_reg_i_57/O
                         net (fo=35, routed)          1.813    11.786    L_reg/M_sm_ra1[2]
    SLICE_X52Y19         LUT3 (Prop_lut3_I1_O)        0.150    11.936 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=40, routed)          0.816    12.753    sm/M_alum_a[31]
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.328    13.081 r  sm/D_registers_q[7][31]_i_161/O
                         net (fo=1, routed)           0.000    13.081    alum/S[0]
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.613 r  alum/D_registers_q_reg[7][31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.613    alum/D_registers_q_reg[7][31]_i_152_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.727 r  alum/D_registers_q_reg[7][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000    13.727    alum/D_registers_q_reg[7][31]_i_147_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.841 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.841    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.955 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    13.955    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.069 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.069    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.183 r  alum/D_registers_q_reg[7][31]_i_127/CO[3]
                         net (fo=1, routed)           0.009    14.192    alum/D_registers_q_reg[7][31]_i_127_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.306 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.306    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.420 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.420    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.691 r  alum/D_registers_q_reg[7][31]_i_73/CO[0]
                         net (fo=36, routed)          1.129    15.820    alum/temp_out0[31]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.193 r  alum/D_registers_q[7][30]_i_81/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_81_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.726 r  alum/D_registers_q_reg[7][30]_i_74/CO[3]
                         net (fo=1, routed)           0.000    16.726    alum/D_registers_q_reg[7][30]_i_74_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.843 r  alum/D_registers_q_reg[7][30]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.843    alum/D_registers_q_reg[7][30]_i_69_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.960 r  alum/D_registers_q_reg[7][30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    16.960    alum/D_registers_q_reg[7][30]_i_64_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.077 r  alum/D_registers_q_reg[7][30]_i_59/CO[3]
                         net (fo=1, routed)           0.000    17.077    alum/D_registers_q_reg[7][30]_i_59_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.194 r  alum/D_registers_q_reg[7][30]_i_54/CO[3]
                         net (fo=1, routed)           0.000    17.194    alum/D_registers_q_reg[7][30]_i_54_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.311 r  alum/D_registers_q_reg[7][30]_i_46/CO[3]
                         net (fo=1, routed)           0.000    17.311    alum/D_registers_q_reg[7][30]_i_46_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.428 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.009    17.437    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.554 r  alum/D_registers_q_reg[7][30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.554    alum/D_registers_q_reg[7][30]_i_25_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.711 r  alum/D_registers_q_reg[7][30]_i_11/CO[1]
                         net (fo=36, routed)          1.319    19.030    alum/temp_out0[30]
    SLICE_X59Y17         LUT3 (Prop_lut3_I0_O)        0.332    19.362 r  alum/D_registers_q[7][29]_i_66/O
                         net (fo=1, routed)           0.000    19.362    alum/D_registers_q[7][29]_i_66_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.912 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.912    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.026 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.026    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.140 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.254 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.254    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.368 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.368    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.482 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.482    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.596 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.596    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.710 r  alum/D_registers_q_reg[7][29]_i_20/CO[3]
                         net (fo=1, routed)           0.009    20.719    alum/D_registers_q_reg[7][29]_i_20_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.876 r  alum/D_registers_q_reg[7][29]_i_11/CO[1]
                         net (fo=36, routed)          1.399    22.275    alum/temp_out0[29]
    SLICE_X53Y19         LUT3 (Prop_lut3_I0_O)        0.329    22.604 r  alum/D_registers_q[7][28]_i_59/O
                         net (fo=1, routed)           0.000    22.604    alum/D_registers_q[7][28]_i_59_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.136 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.136    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.250 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.250    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.364 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.364    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.478 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.478    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.592 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.592    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.706 r  alum/D_registers_q_reg[7][28]_i_25/CO[3]
                         net (fo=1, routed)           0.009    23.715    alum/D_registers_q_reg[7][28]_i_25_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.872 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          0.973    24.845    alum/temp_out0[28]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.174 r  alum/D_registers_q[7][27]_i_85/O
                         net (fo=1, routed)           0.000    25.174    alum/D_registers_q[7][27]_i_85_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.707 r  alum/D_registers_q_reg[7][27]_i_78/CO[3]
                         net (fo=1, routed)           0.000    25.707    alum/D_registers_q_reg[7][27]_i_78_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.824 r  alum/D_registers_q_reg[7][27]_i_73/CO[3]
                         net (fo=1, routed)           0.000    25.824    alum/D_registers_q_reg[7][27]_i_73_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.941 r  alum/D_registers_q_reg[7][27]_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.941    alum/D_registers_q_reg[7][27]_i_68_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.058 r  alum/D_registers_q_reg[7][27]_i_63/CO[3]
                         net (fo=1, routed)           0.000    26.058    alum/D_registers_q_reg[7][27]_i_63_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.175 r  alum/D_registers_q_reg[7][27]_i_58/CO[3]
                         net (fo=1, routed)           0.000    26.175    alum/D_registers_q_reg[7][27]_i_58_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.292 r  alum/D_registers_q_reg[7][27]_i_53/CO[3]
                         net (fo=1, routed)           0.000    26.292    alum/D_registers_q_reg[7][27]_i_53_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.409 r  alum/D_registers_q_reg[7][27]_i_48/CO[3]
                         net (fo=1, routed)           0.000    26.409    alum/D_registers_q_reg[7][27]_i_48_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.526 r  alum/D_registers_q_reg[7][27]_i_31/CO[3]
                         net (fo=1, routed)           0.009    26.535    alum/D_registers_q_reg[7][27]_i_31_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.692 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          0.884    27.577    alum/temp_out0[27]
    SLICE_X56Y18         LUT3 (Prop_lut3_I0_O)        0.332    27.909 r  alum/D_registers_q[7][26]_i_73/O
                         net (fo=1, routed)           0.000    27.909    alum/D_registers_q[7][26]_i_73_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.442 r  alum/D_registers_q_reg[7][26]_i_66/CO[3]
                         net (fo=1, routed)           0.000    28.442    alum/D_registers_q_reg[7][26]_i_66_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.559 r  alum/D_registers_q_reg[7][26]_i_61/CO[3]
                         net (fo=1, routed)           0.000    28.559    alum/D_registers_q_reg[7][26]_i_61_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.676 r  alum/D_registers_q_reg[7][26]_i_56/CO[3]
                         net (fo=1, routed)           0.000    28.676    alum/D_registers_q_reg[7][26]_i_56_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.793 r  alum/D_registers_q_reg[7][26]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.793    alum/D_registers_q_reg[7][26]_i_51_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.910 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.910    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.027 r  alum/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    29.027    alum/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.144 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    29.153    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.270 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.270    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.427 r  alum/D_registers_q_reg[7][26]_i_11/CO[1]
                         net (fo=36, routed)          1.097    30.524    alum/temp_out0[26]
    SLICE_X47Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.856 r  alum/D_registers_q[7][25]_i_60/O
                         net (fo=1, routed)           0.000    30.856    alum/D_registers_q[7][25]_i_60_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.406 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.406    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.520 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.520    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.634 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.634    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.748 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.748    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.862 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    31.862    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.976 r  alum/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.976    alum/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.090 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.009    32.099    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.213 r  alum/D_registers_q_reg[7][25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.213    alum/D_registers_q_reg[7][25]_i_15_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.370 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          1.120    33.490    alum/temp_out0[25]
    SLICE_X45Y18         LUT3 (Prop_lut3_I0_O)        0.329    33.819 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.819    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.369 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    34.369    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.483 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.483    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.597 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.597    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.711 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.711    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.825 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.939    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.009    35.062    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.176 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    35.176    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.333 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          1.041    36.374    alum/temp_out0[24]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.703 r  alum/D_registers_q[7][23]_i_56/O
                         net (fo=1, routed)           0.000    36.703    alum/D_registers_q[7][23]_i_56_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.253 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.253    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.367 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.367    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.481 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.481    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.595 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.595    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.709 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.709    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.823 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.823    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.937 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.009    37.946    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.060 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.060    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.217 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          1.092    39.309    alum/temp_out0[23]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.638 r  alum/D_registers_q[7][22]_i_57/O
                         net (fo=1, routed)           0.000    39.638    alum/D_registers_q[7][22]_i_57_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.188 r  alum/D_registers_q_reg[7][22]_i_50/CO[3]
                         net (fo=1, routed)           0.000    40.188    alum/D_registers_q_reg[7][22]_i_50_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.302 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    40.302    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.416 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    40.416    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.530 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.530    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.644 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.644    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.758 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.758    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.872 r  alum/D_registers_q_reg[7][22]_i_19/CO[3]
                         net (fo=1, routed)           0.009    40.881    alum/D_registers_q_reg[7][22]_i_19_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.995 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.995    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.152 r  alum/D_registers_q_reg[7][22]_i_10/CO[1]
                         net (fo=36, routed)          0.931    42.084    alum/temp_out0[22]
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.329    42.413 r  alum/D_registers_q[7][21]_i_68/O
                         net (fo=1, routed)           0.000    42.413    alum/D_registers_q[7][21]_i_68_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.946 r  alum/D_registers_q_reg[7][21]_i_61/CO[3]
                         net (fo=1, routed)           0.000    42.946    alum/D_registers_q_reg[7][21]_i_61_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.063 r  alum/D_registers_q_reg[7][21]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.063    alum/D_registers_q_reg[7][21]_i_56_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.180 r  alum/D_registers_q_reg[7][21]_i_51/CO[3]
                         net (fo=1, routed)           0.000    43.180    alum/D_registers_q_reg[7][21]_i_51_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.297 r  alum/D_registers_q_reg[7][21]_i_46/CO[3]
                         net (fo=1, routed)           0.000    43.297    alum/D_registers_q_reg[7][21]_i_46_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.414 r  alum/D_registers_q_reg[7][21]_i_38/CO[3]
                         net (fo=1, routed)           0.000    43.414    alum/D_registers_q_reg[7][21]_i_38_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.531 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.531    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.648 r  alum/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.648    alum/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.765 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.009    43.774    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.931 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.112    45.042    alum/temp_out0[21]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.332    45.374 r  alum/D_registers_q[7][20]_i_51/O
                         net (fo=1, routed)           0.000    45.374    alum/D_registers_q[7][20]_i_51_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.924 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.924    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.038 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.038    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.152 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.152    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.266 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.266    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.380 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.380    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.494 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.494    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.608 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.608    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.765 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          1.000    47.765    alum/temp_out0[20]
    SLICE_X39Y14         LUT3 (Prop_lut3_I0_O)        0.329    48.094 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    48.094    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.644 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.644    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.758 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.758    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.872 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.872    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.986 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.986    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.100 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.100    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.214 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.214    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.328 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.328    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.442 r  alum/D_registers_q_reg[7][19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.442    alum/D_registers_q_reg[7][19]_i_15_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.599 r  alum/D_registers_q_reg[7][19]_i_10/CO[1]
                         net (fo=36, routed)          1.093    50.692    alum/temp_out0[19]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.329    51.021 r  alum/D_registers_q[7][18]_i_59/O
                         net (fo=1, routed)           0.000    51.021    alum/D_registers_q[7][18]_i_59_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.571 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.571    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.685 r  alum/D_registers_q_reg[7][18]_i_47/CO[3]
                         net (fo=1, routed)           0.000    51.685    alum/D_registers_q_reg[7][18]_i_47_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.799 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    51.799    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.913 r  alum/D_registers_q_reg[7][18]_i_37/CO[3]
                         net (fo=1, routed)           0.000    51.913    alum/D_registers_q_reg[7][18]_i_37_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.027 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    52.027    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.141 r  alum/D_registers_q_reg[7][18]_i_27/CO[3]
                         net (fo=1, routed)           0.000    52.141    alum/D_registers_q_reg[7][18]_i_27_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.255 r  alum/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.255    alum/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.369 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.369    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.526 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.954    53.481    alum/temp_out0[18]
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.329    53.810 r  alum/D_registers_q[7][17]_i_54/O
                         net (fo=1, routed)           0.000    53.810    alum/D_registers_q[7][17]_i_54_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.343 r  alum/D_registers_q_reg[7][17]_i_47/CO[3]
                         net (fo=1, routed)           0.000    54.343    alum/D_registers_q_reg[7][17]_i_47_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.460 r  alum/D_registers_q_reg[7][17]_i_42/CO[3]
                         net (fo=1, routed)           0.000    54.460    alum/D_registers_q_reg[7][17]_i_42_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.577 r  alum/D_registers_q_reg[7][17]_i_37/CO[3]
                         net (fo=1, routed)           0.000    54.577    alum/D_registers_q_reg[7][17]_i_37_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.694 r  alum/D_registers_q_reg[7][17]_i_32/CO[3]
                         net (fo=1, routed)           0.000    54.694    alum/D_registers_q_reg[7][17]_i_32_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.811 r  alum/D_registers_q_reg[7][17]_i_27/CO[3]
                         net (fo=1, routed)           0.000    54.811    alum/D_registers_q_reg[7][17]_i_27_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.928 r  alum/D_registers_q_reg[7][17]_i_22/CO[3]
                         net (fo=1, routed)           0.000    54.928    alum/D_registers_q_reg[7][17]_i_22_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.045 r  alum/D_registers_q_reg[7][17]_i_17/CO[3]
                         net (fo=1, routed)           0.000    55.045    alum/D_registers_q_reg[7][17]_i_17_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.162 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.162    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.319 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.980    56.299    alum/temp_out0[17]
    SLICE_X44Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    57.087 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    57.087    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.201 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.201    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.315 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.315    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.429 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.429    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    57.543    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.657    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.771 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.771    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.885 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.885    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.042 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.920    58.962    alum/temp_out0[16]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.329    59.291 r  alum/D_registers_q[7][15]_i_59/O
                         net (fo=1, routed)           0.000    59.291    alum/D_registers_q[7][15]_i_59_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.824 r  alum/D_registers_q_reg[7][15]_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.824    alum/D_registers_q_reg[7][15]_i_52_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.941 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    59.941    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.058 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    60.058    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.175 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    60.175    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.292 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    60.292    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.409 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    60.409    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.526 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.526    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.643 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.643    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.800 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.050    61.850    alum/temp_out0[15]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.332    62.182 r  alum/D_registers_q[7][14]_i_57/O
                         net (fo=1, routed)           0.000    62.182    alum/D_registers_q[7][14]_i_57_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.732 r  alum/D_registers_q_reg[7][14]_i_50/CO[3]
                         net (fo=1, routed)           0.000    62.732    alum/D_registers_q_reg[7][14]_i_50_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.846 r  alum/D_registers_q_reg[7][14]_i_45/CO[3]
                         net (fo=1, routed)           0.000    62.846    alum/D_registers_q_reg[7][14]_i_45_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.960 r  alum/D_registers_q_reg[7][14]_i_40/CO[3]
                         net (fo=1, routed)           0.000    62.960    alum/D_registers_q_reg[7][14]_i_40_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.074 r  alum/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.074    alum/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.188 r  alum/D_registers_q_reg[7][14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.188    alum/D_registers_q_reg[7][14]_i_30_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.302 r  alum/D_registers_q_reg[7][14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    63.302    alum/D_registers_q_reg[7][14]_i_25_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.416 r  alum/D_registers_q_reg[7][14]_i_19/CO[3]
                         net (fo=1, routed)           0.000    63.416    alum/D_registers_q_reg[7][14]_i_19_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.530 r  alum/D_registers_q_reg[7][14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    63.530    alum/D_registers_q_reg[7][14]_i_14_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.687 r  alum/D_registers_q_reg[7][14]_i_11/CO[1]
                         net (fo=36, routed)          0.999    64.686    alum/temp_out0[14]
    SLICE_X57Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    65.471 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.471    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.585 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    65.585    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.699 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    65.699    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.813 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.813    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.927 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.927    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.041 r  alum/D_registers_q_reg[7][13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.041    alum/D_registers_q_reg[7][13]_i_25_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.155 r  alum/D_registers_q_reg[7][13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.155    alum/D_registers_q_reg[7][13]_i_20_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.269 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    66.269    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.426 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          1.144    67.570    alum/temp_out0[13]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    67.899 r  alum/D_registers_q[7][12]_i_54/O
                         net (fo=1, routed)           0.000    67.899    alum/D_registers_q[7][12]_i_54_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.449 r  alum/D_registers_q_reg[7][12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    68.449    alum/D_registers_q_reg[7][12]_i_47_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.563 r  alum/D_registers_q_reg[7][12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    68.563    alum/D_registers_q_reg[7][12]_i_42_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.677 r  alum/D_registers_q_reg[7][12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    68.677    alum/D_registers_q_reg[7][12]_i_37_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.791 r  alum/D_registers_q_reg[7][12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    68.791    alum/D_registers_q_reg[7][12]_i_32_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.905 r  alum/D_registers_q_reg[7][12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    68.905    alum/D_registers_q_reg[7][12]_i_27_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.019 r  alum/D_registers_q_reg[7][12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    69.019    alum/D_registers_q_reg[7][12]_i_22_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.133 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.133    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.247 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.247    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.404 r  alum/D_registers_q_reg[7][12]_i_8/CO[1]
                         net (fo=36, routed)          1.014    70.418    alum/temp_out0[12]
    SLICE_X51Y13         LUT3 (Prop_lut3_I0_O)        0.329    70.747 r  alum/D_registers_q[7][11]_i_64/O
                         net (fo=1, routed)           0.000    70.747    alum/D_registers_q[7][11]_i_64_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.297 r  alum/D_registers_q_reg[7][11]_i_57/CO[3]
                         net (fo=1, routed)           0.000    71.297    alum/D_registers_q_reg[7][11]_i_57_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.411 r  alum/D_registers_q_reg[7][11]_i_52/CO[3]
                         net (fo=1, routed)           0.000    71.411    alum/D_registers_q_reg[7][11]_i_52_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.525 r  alum/D_registers_q_reg[7][11]_i_47/CO[3]
                         net (fo=1, routed)           0.000    71.525    alum/D_registers_q_reg[7][11]_i_47_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.639 r  alum/D_registers_q_reg[7][11]_i_42/CO[3]
                         net (fo=1, routed)           0.000    71.639    alum/D_registers_q_reg[7][11]_i_42_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.753 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.753    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.867 r  alum/D_registers_q_reg[7][11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.867    alum/D_registers_q_reg[7][11]_i_25_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.981 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.981    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.095 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.095    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.252 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.302    73.554    alum/temp_out0[11]
    SLICE_X50Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    74.354 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    74.354    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.471 r  alum/D_registers_q_reg[7][10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    74.471    alum/D_registers_q_reg[7][10]_i_41_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.588 r  alum/D_registers_q_reg[7][10]_i_36/CO[3]
                         net (fo=1, routed)           0.000    74.588    alum/D_registers_q_reg[7][10]_i_36_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.705 r  alum/D_registers_q_reg[7][10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.705    alum/D_registers_q_reg[7][10]_i_31_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.822 r  alum/D_registers_q_reg[7][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    74.822    alum/D_registers_q_reg[7][10]_i_26_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.939 r  alum/D_registers_q_reg[7][10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    74.939    alum/D_registers_q_reg[7][10]_i_21_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.056 r  alum/D_registers_q_reg[7][10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    75.056    alum/D_registers_q_reg[7][10]_i_16_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.173 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.173    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.330 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          1.061    76.391    alum/temp_out0[10]
    SLICE_X51Y2          LUT3 (Prop_lut3_I0_O)        0.332    76.723 r  alum/D_registers_q[7][9]_i_51/O
                         net (fo=1, routed)           0.000    76.723    alum/D_registers_q[7][9]_i_51_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.273 r  alum/D_registers_q_reg[7][9]_i_44/CO[3]
                         net (fo=1, routed)           0.000    77.273    alum/D_registers_q_reg[7][9]_i_44_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.387 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.387    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.501 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.501    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.615 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.615    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.729 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.729    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.843 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.843    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.957 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    77.957    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.071 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.071    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.228 r  alum/D_registers_q_reg[7][9]_i_8/CO[1]
                         net (fo=36, routed)          1.023    79.252    alum/temp_out0[9]
    SLICE_X61Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.037 r  alum/D_registers_q_reg[7][8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    80.037    alum/D_registers_q_reg[7][8]_i_49_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.151 r  alum/D_registers_q_reg[7][8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    80.151    alum/D_registers_q_reg[7][8]_i_44_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.265 r  alum/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    80.265    alum/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.379 r  alum/D_registers_q_reg[7][8]_i_34/CO[3]
                         net (fo=1, routed)           0.000    80.379    alum/D_registers_q_reg[7][8]_i_34_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.493 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    80.493    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.607 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.721 r  alum/D_registers_q_reg[7][8]_i_17/CO[3]
                         net (fo=1, routed)           0.000    80.721    alum/D_registers_q_reg[7][8]_i_17_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.835 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    80.835    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.992 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          0.886    81.878    alum/temp_out0[8]
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.329    82.207 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.207    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    82.740 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.740    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.857 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.857    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.974 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.974    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.091 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.091    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.208 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.208    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.325 r  alum/D_registers_q_reg[7][7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    83.325    alum/D_registers_q_reg[7][7]_i_26_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.442 r  alum/D_registers_q_reg[7][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    83.442    alum/D_registers_q_reg[7][7]_i_21_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.559 r  alum/D_registers_q_reg[7][7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    83.559    alum/D_registers_q_reg[7][7]_i_18_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.716 r  alum/D_registers_q_reg[7][7]_i_15/CO[1]
                         net (fo=36, routed)          1.093    84.809    alum/temp_out0[7]
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.332    85.141 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.141    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.691 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.691    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.805 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.805    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.919 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.919    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.033 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.033    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.147 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.147    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.261 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.261    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.375 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.375    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.489 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.489    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.646 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.818    87.464    alum/temp_out0[6]
    SLICE_X54Y5          LUT3 (Prop_lut3_I0_O)        0.329    87.793 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.793    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    88.326 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.326    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.443 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.443    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.560 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.560    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.677 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.677    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.794 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.794    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.911 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.911    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.028 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.145 r  alum/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    89.145    alum/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.302 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.985    90.287    alum/temp_out0[5]
    SLICE_X56Y5          LUT3 (Prop_lut3_I0_O)        0.332    90.619 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.619    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.152 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.152    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.269 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.386 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.386    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.503 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.503    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.620 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.620    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.737 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.737    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.854 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.854    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.971 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.971    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.128 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.130    93.258    alum/temp_out0[4]
    SLICE_X53Y4          LUT3 (Prop_lut3_I0_O)        0.332    93.590 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.590    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.140 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.140    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.254 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.254    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.368 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.368    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.482 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.482    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.596 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.596    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.710 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.710    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.824 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.824    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.938 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.938    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.095 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.840    95.934    alum/temp_out0[3]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.329    96.263 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.263    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    96.796 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.796    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.913 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.913    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.030 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.030    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.147 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.147    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.264 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.264    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.381 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.381    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.498 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.498    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    97.615 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.615    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.772 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.891    98.664    alum/temp_out0[2]
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.332    98.996 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.996    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.546 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.546    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.660 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    99.660    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.774 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    99.774    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.888 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    99.888    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.002 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.002    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.116 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.116    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.230 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.230    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.344 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.344    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.501 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.258   101.759    alum/temp_out0[1]
    SLICE_X47Y3          LUT3 (Prop_lut3_I0_O)        0.329   102.088 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.088    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.638 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.638    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.752 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.752    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.866 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.866    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.980 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   102.980    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.094 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.094    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.208 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.208    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.322 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.322    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.436 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   103.436    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.593 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.442   104.035    sm/temp_out0[0]
    SLICE_X42Y11         LUT5 (Prop_lut5_I4_O)        0.329   104.364 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.427   104.791    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X42Y10         LUT4 (Prop_lut4_I0_O)        0.124   104.915 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=1, routed)           0.285   105.200    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I5_O)        0.124   105.324 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.328   106.652    sm/M_alum_out[0]
    SLICE_X28Y5          LUT5 (Prop_lut5_I2_O)        0.152   106.804 r  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.304   107.107    sm/D_states_q[4]_i_13_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I4_O)        0.332   107.439 f  sm/D_states_q[3]_i_2/O
                         net (fo=4, routed)           0.865   108.304    sm/D_states_q[3]_i_2_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124   108.428 r  sm/D_states_q[3]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   108.428    sm/D_states_q[3]_rep__1_i_1_n_0
    SLICE_X32Y6          FDSE                                         r  sm/D_states_q_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X32Y6          FDSE                                         r  sm/D_states_q_reg[3]_rep__1/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X32Y6          FDSE (Setup_fdse_C_D)        0.029   116.229    sm/D_states_q_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                        116.229    
                         arrival time                        -108.428    
  -------------------------------------------------------------------
                         slack                                  7.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X14Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X14Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X14Y14         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X14Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X14Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X14Y14         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X14Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X14Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X14Y14         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X14Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X14Y14         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X14Y14         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.052%)  route 0.240ns (62.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X11Y9          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.240     1.889    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X10Y9          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X10Y9          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X10Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.052%)  route 0.240ns (62.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X11Y9          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.240     1.889    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X10Y9          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X10Y9          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X10Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.052%)  route 0.240ns (62.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X11Y9          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.240     1.889    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X10Y9          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X10Y9          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X10Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.052%)  route 0.240ns (62.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X11Y9          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.240     1.889    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X10Y9          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X10Y9          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.522    
    SLICE_X10Y9          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.832    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1934763913[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1934763913[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.556     1.500    forLoop_idx_0_1934763913[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  forLoop_idx_0_1934763913[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  forLoop_idx_0_1934763913[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.697    forLoop_idx_0_1934763913[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X33Y18         FDRE                                         r  forLoop_idx_0_1934763913[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.823     2.013    forLoop_idx_0_1934763913[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  forLoop_idx_0_1934763913[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X33Y18         FDRE (Hold_fdre_C_D)         0.075     1.575    forLoop_idx_0_1934763913[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.566     1.510    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.651 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.707    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X9Y6           FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.836     2.026    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X9Y6           FDRE (Hold_fdre_C_D)         0.075     1.585    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X41Y6    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y17   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y16   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y17   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y14   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y16   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y16   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y10   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y10   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y10   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y10   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y10   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y10   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y10   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y10   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X10Y9    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X10Y9    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y10   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y10   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y10   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y10   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y10   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y10   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y10   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y10   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X10Y9    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X10Y9    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      104.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.887ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             104.994ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 0.580ns (10.198%)  route 5.107ns (89.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         4.076     9.682    sm/D_states_q[6]
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.806 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.031    10.837    fifo_reset_cond/AS[0]
    SLICE_X15Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.450   115.966    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X15Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.831    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.831    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                104.994    

Slack (MET) :             104.994ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 0.580ns (10.198%)  route 5.107ns (89.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         4.076     9.682    sm/D_states_q[6]
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.806 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.031    10.837    fifo_reset_cond/AS[0]
    SLICE_X15Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.450   115.966    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X15Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.831    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.831    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                104.994    

Slack (MET) :             104.994ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 0.580ns (10.198%)  route 5.107ns (89.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         4.076     9.682    sm/D_states_q[6]
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.806 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.031    10.837    fifo_reset_cond/AS[0]
    SLICE_X15Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.450   115.966    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X15Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.831    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.831    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                104.994    

Slack (MET) :             104.994ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 0.580ns (10.198%)  route 5.107ns (89.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         4.076     9.682    sm/D_states_q[6]
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.806 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.031    10.837    fifo_reset_cond/AS[0]
    SLICE_X15Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.450   115.966    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X15Y3          FDPE (Recov_fdpe_C_PRE)     -0.359   115.831    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.831    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                104.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.209ns (25.151%)  route 0.622ns (74.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=98, routed)          0.186     1.857    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I5_O)        0.045     1.902 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.436     2.338    fifo_reset_cond/AS[0]
    SLICE_X15Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.836     2.026    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X15Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.451    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.209ns (25.151%)  route 0.622ns (74.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=98, routed)          0.186     1.857    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I5_O)        0.045     1.902 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.436     2.338    fifo_reset_cond/AS[0]
    SLICE_X15Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.836     2.026    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X15Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.451    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.209ns (25.151%)  route 0.622ns (74.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=98, routed)          0.186     1.857    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I5_O)        0.045     1.902 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.436     2.338    fifo_reset_cond/AS[0]
    SLICE_X15Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.836     2.026    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X15Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.451    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.209ns (25.151%)  route 0.622ns (74.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X30Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=98, routed)          0.186     1.857    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I5_O)        0.045     1.902 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.436     2.338    fifo_reset_cond/AS[0]
    SLICE_X15Y3          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.836     2.026    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X15Y3          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X15Y3          FDPE (Remov_fdpe_C_PRE)     -0.095     1.451    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.887    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.752ns  (logic 11.655ns (30.871%)  route 26.098ns (69.129%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=4 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.620     7.292    L_reg/M_sm_timer[3]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     7.416 f  L_reg/L_4e65c73a_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.089     8.505    L_reg/L_4e65c73a_remainder0_carry_i_25__1_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.629 f  L_reg/L_4e65c73a_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.459    10.088    L_reg/L_4e65c73a_remainder0_carry_i_12__1_n_0
    SLICE_X57Y24         LUT3 (Prop_lut3_I0_O)        0.152    10.240 f  L_reg/L_4e65c73a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.909    L_reg/L_4e65c73a_remainder0_carry_i_20__1_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.360    11.269 r  L_reg/L_4e65c73a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.139    12.408    L_reg/L_4e65c73a_remainder0_carry_i_10__1_n_0
    SLICE_X57Y21         LUT4 (Prop_lut4_I1_O)        0.326    12.734 r  L_reg/L_4e65c73a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.734    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.284 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.284    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.398 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.398    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__0_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.732 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.169    14.901    L_reg/L_4e65c73a_remainder0_3[9]
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.303    15.204 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.063    16.267    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.391 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.832    17.223    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I0_O)        0.124    17.347 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.101    18.447    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X61Y18         LUT3 (Prop_lut3_I2_O)        0.152    18.599 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.684    19.283    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.332    19.615 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.989    20.605    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.124    20.729 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.997    21.725    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X60Y18         LUT6 (Prop_lut6_I2_O)        0.124    21.849 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.849    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.229 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.229    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.544 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.668    23.213    L_reg/L_4e65c73a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.307    23.520 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.425    23.945    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.124    24.069 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.241    25.310    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.124    25.434 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.870    26.304    L_reg/i__carry_i_13__3_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.150    26.454 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.805    27.259    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.328    27.587 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.168    28.755    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.150    28.905 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.992    29.897    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y19         LUT5 (Prop_lut5_I0_O)        0.328    30.225 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    30.225    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.775 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.775    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.889    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.202 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    32.065    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.306    32.371 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    32.651    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124    32.775 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.569    33.344    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.124    33.468 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.790    34.258    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124    34.382 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.823    35.206    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.146    35.352 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.793    39.144    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    42.907 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.907    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.702ns  (logic 11.671ns (30.955%)  route 26.031ns (69.045%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=4 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.620     7.292    L_reg/M_sm_timer[3]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     7.416 f  L_reg/L_4e65c73a_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.089     8.505    L_reg/L_4e65c73a_remainder0_carry_i_25__1_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.629 f  L_reg/L_4e65c73a_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.459    10.088    L_reg/L_4e65c73a_remainder0_carry_i_12__1_n_0
    SLICE_X57Y24         LUT3 (Prop_lut3_I0_O)        0.152    10.240 f  L_reg/L_4e65c73a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.909    L_reg/L_4e65c73a_remainder0_carry_i_20__1_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.360    11.269 r  L_reg/L_4e65c73a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.139    12.408    L_reg/L_4e65c73a_remainder0_carry_i_10__1_n_0
    SLICE_X57Y21         LUT4 (Prop_lut4_I1_O)        0.326    12.734 r  L_reg/L_4e65c73a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.734    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.284 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.284    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.398 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.398    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__0_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.732 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.169    14.901    L_reg/L_4e65c73a_remainder0_3[9]
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.303    15.204 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.063    16.267    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.391 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.832    17.223    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I0_O)        0.124    17.347 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.101    18.447    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X61Y18         LUT3 (Prop_lut3_I2_O)        0.152    18.599 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.684    19.283    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.332    19.615 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.989    20.605    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.124    20.729 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.997    21.725    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X60Y18         LUT6 (Prop_lut6_I2_O)        0.124    21.849 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.849    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.229 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.229    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.544 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.668    23.213    L_reg/L_4e65c73a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.307    23.520 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.425    23.945    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.124    24.069 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.241    25.310    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.124    25.434 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.870    26.304    L_reg/i__carry_i_13__3_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.150    26.454 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.805    27.259    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.328    27.587 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.168    28.755    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.150    28.905 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.992    29.897    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y19         LUT5 (Prop_lut5_I0_O)        0.328    30.225 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    30.225    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.775 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.775    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.889    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.202 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    32.065    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.306    32.371 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    32.651    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124    32.775 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.569    33.344    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.124    33.468 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.790    34.258    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124    34.382 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.815    35.198    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.152    35.350 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.734    39.084    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    42.857 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.857    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.681ns  (logic 11.425ns (30.321%)  route 26.256ns (69.679%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=4 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.620     7.292    L_reg/M_sm_timer[3]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     7.416 f  L_reg/L_4e65c73a_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.089     8.505    L_reg/L_4e65c73a_remainder0_carry_i_25__1_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.629 f  L_reg/L_4e65c73a_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.459    10.088    L_reg/L_4e65c73a_remainder0_carry_i_12__1_n_0
    SLICE_X57Y24         LUT3 (Prop_lut3_I0_O)        0.152    10.240 f  L_reg/L_4e65c73a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.909    L_reg/L_4e65c73a_remainder0_carry_i_20__1_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.360    11.269 r  L_reg/L_4e65c73a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.139    12.408    L_reg/L_4e65c73a_remainder0_carry_i_10__1_n_0
    SLICE_X57Y21         LUT4 (Prop_lut4_I1_O)        0.326    12.734 r  L_reg/L_4e65c73a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.734    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.284 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.284    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.398 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.398    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__0_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.732 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.169    14.901    L_reg/L_4e65c73a_remainder0_3[9]
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.303    15.204 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.063    16.267    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.391 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.832    17.223    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I0_O)        0.124    17.347 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.101    18.447    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X61Y18         LUT3 (Prop_lut3_I2_O)        0.152    18.599 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.684    19.283    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.332    19.615 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.989    20.605    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.124    20.729 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.997    21.725    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X60Y18         LUT6 (Prop_lut6_I2_O)        0.124    21.849 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.849    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.229 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.229    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.544 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.668    23.213    L_reg/L_4e65c73a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.307    23.520 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.425    23.945    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.124    24.069 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.241    25.310    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.124    25.434 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.870    26.304    L_reg/i__carry_i_13__3_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.150    26.454 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.805    27.259    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.328    27.587 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.168    28.755    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.150    28.905 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.992    29.897    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y19         LUT5 (Prop_lut5_I0_O)        0.328    30.225 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    30.225    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.775 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.775    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.889    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.202 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    32.065    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.306    32.371 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    32.651    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124    32.775 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.569    33.344    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.124    33.468 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.790    34.258    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124    34.382 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.880    35.263    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.124    35.387 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.894    39.280    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.836 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.836    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.506ns  (logic 11.423ns (30.457%)  route 26.083ns (69.543%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=5 LUT4=4 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.620     7.292    L_reg/M_sm_timer[3]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     7.416 f  L_reg/L_4e65c73a_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.089     8.505    L_reg/L_4e65c73a_remainder0_carry_i_25__1_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.629 f  L_reg/L_4e65c73a_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.459    10.088    L_reg/L_4e65c73a_remainder0_carry_i_12__1_n_0
    SLICE_X57Y24         LUT3 (Prop_lut3_I0_O)        0.152    10.240 f  L_reg/L_4e65c73a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.909    L_reg/L_4e65c73a_remainder0_carry_i_20__1_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.360    11.269 r  L_reg/L_4e65c73a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.139    12.408    L_reg/L_4e65c73a_remainder0_carry_i_10__1_n_0
    SLICE_X57Y21         LUT4 (Prop_lut4_I1_O)        0.326    12.734 r  L_reg/L_4e65c73a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.734    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.284 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.284    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.398 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.398    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__0_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.732 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.169    14.901    L_reg/L_4e65c73a_remainder0_3[9]
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.303    15.204 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.063    16.267    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.391 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.832    17.223    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I0_O)        0.124    17.347 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.101    18.447    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X61Y18         LUT3 (Prop_lut3_I2_O)        0.152    18.599 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.684    19.283    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.332    19.615 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.989    20.605    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.124    20.729 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.997    21.725    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X60Y18         LUT6 (Prop_lut6_I2_O)        0.124    21.849 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.849    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.229 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.229    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.544 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.668    23.213    L_reg/L_4e65c73a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.307    23.520 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.425    23.945    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.124    24.069 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.241    25.310    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.124    25.434 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.870    26.304    L_reg/i__carry_i_13__3_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.150    26.454 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.805    27.259    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.328    27.587 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.168    28.755    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.150    28.905 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.992    29.897    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y19         LUT5 (Prop_lut5_I0_O)        0.328    30.225 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    30.225    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.775 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.775    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.889    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.202 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    32.065    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.306    32.371 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    32.651    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124    32.775 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.569    33.344    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.124    33.468 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.790    34.258    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124    34.382 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.889    35.272    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y23         LUT3 (Prop_lut3_I1_O)        0.124    35.396 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.712    39.108    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.661 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.661    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.286ns  (logic 11.653ns (31.254%)  route 25.633ns (68.746%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=4 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.620     7.292    L_reg/M_sm_timer[3]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     7.416 f  L_reg/L_4e65c73a_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.089     8.505    L_reg/L_4e65c73a_remainder0_carry_i_25__1_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.629 f  L_reg/L_4e65c73a_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.459    10.088    L_reg/L_4e65c73a_remainder0_carry_i_12__1_n_0
    SLICE_X57Y24         LUT3 (Prop_lut3_I0_O)        0.152    10.240 f  L_reg/L_4e65c73a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.909    L_reg/L_4e65c73a_remainder0_carry_i_20__1_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.360    11.269 r  L_reg/L_4e65c73a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.139    12.408    L_reg/L_4e65c73a_remainder0_carry_i_10__1_n_0
    SLICE_X57Y21         LUT4 (Prop_lut4_I1_O)        0.326    12.734 r  L_reg/L_4e65c73a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.734    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.284 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.284    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.398 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.398    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__0_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.732 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.169    14.901    L_reg/L_4e65c73a_remainder0_3[9]
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.303    15.204 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.063    16.267    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.391 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.832    17.223    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I0_O)        0.124    17.347 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.101    18.447    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X61Y18         LUT3 (Prop_lut3_I2_O)        0.152    18.599 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.684    19.283    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.332    19.615 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.989    20.605    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.124    20.729 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.997    21.725    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X60Y18         LUT6 (Prop_lut6_I2_O)        0.124    21.849 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.849    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.229 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.229    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.544 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.668    23.213    L_reg/L_4e65c73a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.307    23.520 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.425    23.945    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.124    24.069 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.241    25.310    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.124    25.434 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.870    26.304    L_reg/i__carry_i_13__3_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.150    26.454 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.805    27.259    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.328    27.587 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.168    28.755    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.150    28.905 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.992    29.897    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y19         LUT5 (Prop_lut5_I0_O)        0.328    30.225 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    30.225    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.775 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.775    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.889    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.202 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    32.065    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.306    32.371 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    32.651    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124    32.775 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.569    33.344    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.124    33.468 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.790    34.258    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124    34.382 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.880    35.263    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.153    35.416 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.271    38.686    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    42.441 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.441    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.262ns  (logic 11.414ns (30.632%)  route 25.848ns (69.368%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=4 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.620     7.292    L_reg/M_sm_timer[3]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     7.416 f  L_reg/L_4e65c73a_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.089     8.505    L_reg/L_4e65c73a_remainder0_carry_i_25__1_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.629 f  L_reg/L_4e65c73a_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.459    10.088    L_reg/L_4e65c73a_remainder0_carry_i_12__1_n_0
    SLICE_X57Y24         LUT3 (Prop_lut3_I0_O)        0.152    10.240 f  L_reg/L_4e65c73a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.909    L_reg/L_4e65c73a_remainder0_carry_i_20__1_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.360    11.269 r  L_reg/L_4e65c73a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.139    12.408    L_reg/L_4e65c73a_remainder0_carry_i_10__1_n_0
    SLICE_X57Y21         LUT4 (Prop_lut4_I1_O)        0.326    12.734 r  L_reg/L_4e65c73a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.734    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.284 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.284    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.398 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.398    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__0_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.732 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.169    14.901    L_reg/L_4e65c73a_remainder0_3[9]
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.303    15.204 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.063    16.267    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.391 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.832    17.223    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I0_O)        0.124    17.347 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.101    18.447    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X61Y18         LUT3 (Prop_lut3_I2_O)        0.152    18.599 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.684    19.283    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.332    19.615 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.989    20.605    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.124    20.729 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.997    21.725    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X60Y18         LUT6 (Prop_lut6_I2_O)        0.124    21.849 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.849    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.229 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.229    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.544 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.668    23.213    L_reg/L_4e65c73a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.307    23.520 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.425    23.945    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.124    24.069 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.241    25.310    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.124    25.434 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.870    26.304    L_reg/i__carry_i_13__3_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.150    26.454 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.805    27.259    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.328    27.587 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.168    28.755    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.150    28.905 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.992    29.897    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y19         LUT5 (Prop_lut5_I0_O)        0.328    30.225 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    30.225    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.775 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.775    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.889    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.202 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    32.065    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.306    32.371 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    32.651    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124    32.775 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.569    33.344    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.124    33.468 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.790    34.258    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124    34.382 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.815    35.198    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124    35.322 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.551    38.872    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    42.416 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.416    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.757ns  (logic 11.421ns (31.071%)  route 25.336ns (68.929%))
  Logic Levels:           33  (CARRY4=8 LUT2=2 LUT3=4 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X54Y7          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.620     7.292    L_reg/M_sm_timer[3]
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     7.416 f  L_reg/L_4e65c73a_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.089     8.505    L_reg/L_4e65c73a_remainder0_carry_i_25__1_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.629 f  L_reg/L_4e65c73a_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.459    10.088    L_reg/L_4e65c73a_remainder0_carry_i_12__1_n_0
    SLICE_X57Y24         LUT3 (Prop_lut3_I0_O)        0.152    10.240 f  L_reg/L_4e65c73a_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.909    L_reg/L_4e65c73a_remainder0_carry_i_20__1_n_0
    SLICE_X57Y24         LUT5 (Prop_lut5_I4_O)        0.360    11.269 r  L_reg/L_4e65c73a_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.139    12.408    L_reg/L_4e65c73a_remainder0_carry_i_10__1_n_0
    SLICE_X57Y21         LUT4 (Prop_lut4_I1_O)        0.326    12.734 r  L_reg/L_4e65c73a_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.734    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X57Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.284 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.284    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.398 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.398    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__0_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.732 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.169    14.901    L_reg/L_4e65c73a_remainder0_3[9]
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.303    15.204 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.063    16.267    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.391 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.832    17.223    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I0_O)        0.124    17.347 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.101    18.447    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X61Y18         LUT3 (Prop_lut3_I2_O)        0.152    18.599 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.684    19.283    L_reg/i__carry_i_20__4_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.332    19.615 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.989    20.605    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.124    20.729 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.997    21.725    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X60Y18         LUT6 (Prop_lut6_I2_O)        0.124    21.849 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    21.849    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.229 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.229    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.544 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.668    23.213    L_reg/L_4e65c73a_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.307    23.520 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.425    23.945    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.124    24.069 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.241    25.310    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.124    25.434 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.870    26.304    L_reg/i__carry_i_13__3_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.150    26.454 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.805    27.259    L_reg/i__carry_i_23__3_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.328    27.587 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.168    28.755    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y19         LUT3 (Prop_lut3_I1_O)        0.150    28.905 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.992    29.897    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y19         LUT5 (Prop_lut5_I0_O)        0.328    30.225 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    30.225    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.775 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.775    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.889    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.202 r  timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.863    32.065    timerseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.306    32.371 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    32.651    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124    32.775 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.569    33.344    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I1_O)        0.124    33.468 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.790    34.258    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124    34.382 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.823    35.206    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.124    35.330 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.031    38.361    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.911 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.911    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.867ns  (logic 11.799ns (32.896%)  route 24.068ns (67.104%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=5 LUT4=1 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X56Y6          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.566     7.239    L_reg/M_sm_pac[3]
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.152     7.391 f  L_reg/L_4e65c73a_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.797     8.188    L_reg/L_4e65c73a_remainder0_carry_i_25_n_0
    SLICE_X64Y12         LUT6 (Prop_lut6_I4_O)        0.326     8.514 f  L_reg/L_4e65c73a_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.801     9.315    L_reg/L_4e65c73a_remainder0_carry_i_12_n_0
    SLICE_X62Y12         LUT3 (Prop_lut3_I0_O)        0.152     9.467 f  L_reg/L_4e65c73a_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.988    10.455    L_reg/L_4e65c73a_remainder0_carry_i_20_n_0
    SLICE_X62Y11         LUT5 (Prop_lut5_I4_O)        0.354    10.809 r  L_reg/L_4e65c73a_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.950    11.759    L_reg/L_4e65c73a_remainder0_carry_i_10_n_0
    SLICE_X63Y10         LUT2 (Prop_lut2_I1_O)        0.326    12.085 r  L_reg/L_4e65c73a_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.085    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.617 r  aseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.617    aseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.839 f  aseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.847    13.686    L_reg/L_4e65c73a_remainder0[4]
    SLICE_X64Y11         LUT3 (Prop_lut3_I0_O)        0.325    14.011 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.324    15.335    L_reg/i__carry__1_i_14_n_0
    SLICE_X65Y9          LUT5 (Prop_lut5_I2_O)        0.328    15.663 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.641    16.304    L_reg/i__carry_i_25__0_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.428 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.743    17.171    L_reg/i__carry_i_22_n_0
    SLICE_X64Y10         LUT5 (Prop_lut5_I3_O)        0.124    17.295 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.831    18.126    L_reg/i__carry_i_19_n_0
    SLICE_X64Y9          LUT3 (Prop_lut3_I0_O)        0.150    18.276 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.227    19.503    L_reg/i__carry_i_11_n_0
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.328    19.831 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.467    20.298    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.805 r  aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.805    aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.919 r  aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.919    aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.253 r  aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.974    22.227    L_reg/L_4e65c73a_remainder0_inferred__1/i__carry__2[1]
    SLICE_X64Y8          LUT5 (Prop_lut5_I4_O)        0.303    22.530 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.796    23.326    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y7          LUT5 (Prop_lut5_I0_O)        0.124    23.450 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.762    24.212    aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y5          LUT2 (Prop_lut2_I0_O)        0.149    24.361 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.466    24.827    L_reg/i__carry_i_13_0
    SLICE_X63Y5          LUT5 (Prop_lut5_I1_O)        0.332    25.159 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.941    26.100    L_reg/i__carry_i_18_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I5_O)        0.124    26.224 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.789    27.014    L_reg/i__carry_i_13_n_0
    SLICE_X63Y5          LUT3 (Prop_lut3_I1_O)        0.150    27.164 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.809    27.972    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y6          LUT5 (Prop_lut5_I0_O)        0.332    28.304 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.304    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.854 r  aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.854    aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.076 r  aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           1.052    30.128    aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.299    30.427 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    30.586    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.710 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.465    31.174    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y4          LUT3 (Prop_lut3_I1_O)        0.124    31.298 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    31.977    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I4_O)        0.124    32.101 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.844    32.945    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y5          LUT4 (Prop_lut4_I1_O)        0.146    33.091 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.151    37.242    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    41.022 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.022    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.336ns  (logic 11.570ns (32.744%)  route 23.766ns (67.256%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=6 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X56Y6          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.566     7.239    L_reg/M_sm_pac[3]
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.152     7.391 f  L_reg/L_4e65c73a_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.797     8.188    L_reg/L_4e65c73a_remainder0_carry_i_25_n_0
    SLICE_X64Y12         LUT6 (Prop_lut6_I4_O)        0.326     8.514 f  L_reg/L_4e65c73a_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.801     9.315    L_reg/L_4e65c73a_remainder0_carry_i_12_n_0
    SLICE_X62Y12         LUT3 (Prop_lut3_I0_O)        0.152     9.467 f  L_reg/L_4e65c73a_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.988    10.455    L_reg/L_4e65c73a_remainder0_carry_i_20_n_0
    SLICE_X62Y11         LUT5 (Prop_lut5_I4_O)        0.354    10.809 r  L_reg/L_4e65c73a_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.950    11.759    L_reg/L_4e65c73a_remainder0_carry_i_10_n_0
    SLICE_X63Y10         LUT2 (Prop_lut2_I1_O)        0.326    12.085 r  L_reg/L_4e65c73a_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.085    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.617 r  aseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.617    aseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.839 f  aseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.847    13.686    L_reg/L_4e65c73a_remainder0[4]
    SLICE_X64Y11         LUT3 (Prop_lut3_I0_O)        0.325    14.011 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.324    15.335    L_reg/i__carry__1_i_14_n_0
    SLICE_X65Y9          LUT5 (Prop_lut5_I2_O)        0.328    15.663 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.641    16.304    L_reg/i__carry_i_25__0_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.428 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.743    17.171    L_reg/i__carry_i_22_n_0
    SLICE_X64Y10         LUT5 (Prop_lut5_I3_O)        0.124    17.295 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.831    18.126    L_reg/i__carry_i_19_n_0
    SLICE_X64Y9          LUT3 (Prop_lut3_I0_O)        0.150    18.276 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.227    19.503    L_reg/i__carry_i_11_n_0
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.328    19.831 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.467    20.298    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.805 r  aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.805    aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.919 r  aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.919    aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.253 r  aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.974    22.227    L_reg/L_4e65c73a_remainder0_inferred__1/i__carry__2[1]
    SLICE_X64Y8          LUT5 (Prop_lut5_I4_O)        0.303    22.530 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.796    23.326    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y7          LUT5 (Prop_lut5_I0_O)        0.124    23.450 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.762    24.212    aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y5          LUT2 (Prop_lut2_I0_O)        0.149    24.361 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.466    24.827    L_reg/i__carry_i_13_0
    SLICE_X63Y5          LUT5 (Prop_lut5_I1_O)        0.332    25.159 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.941    26.100    L_reg/i__carry_i_18_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I5_O)        0.124    26.224 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.789    27.014    L_reg/i__carry_i_13_n_0
    SLICE_X63Y5          LUT3 (Prop_lut3_I1_O)        0.150    27.164 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.809    27.972    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y6          LUT5 (Prop_lut5_I0_O)        0.332    28.304 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.304    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.854 r  aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.854    aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.076 r  aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           1.052    30.128    aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.299    30.427 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    30.586    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.710 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.465    31.174    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y4          LUT3 (Prop_lut3_I1_O)        0.124    31.298 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    31.977    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I4_O)        0.124    32.101 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.850    32.951    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y5          LUT3 (Prop_lut3_I1_O)        0.124    33.075 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.843    36.918    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.491 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.491    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.192ns  (logic 11.565ns (32.863%)  route 23.627ns (67.137%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=5 LUT4=1 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X56Y6          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.566     7.239    L_reg/M_sm_pac[3]
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.152     7.391 f  L_reg/L_4e65c73a_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.797     8.188    L_reg/L_4e65c73a_remainder0_carry_i_25_n_0
    SLICE_X64Y12         LUT6 (Prop_lut6_I4_O)        0.326     8.514 f  L_reg/L_4e65c73a_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.801     9.315    L_reg/L_4e65c73a_remainder0_carry_i_12_n_0
    SLICE_X62Y12         LUT3 (Prop_lut3_I0_O)        0.152     9.467 f  L_reg/L_4e65c73a_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.988    10.455    L_reg/L_4e65c73a_remainder0_carry_i_20_n_0
    SLICE_X62Y11         LUT5 (Prop_lut5_I4_O)        0.354    10.809 r  L_reg/L_4e65c73a_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.950    11.759    L_reg/L_4e65c73a_remainder0_carry_i_10_n_0
    SLICE_X63Y10         LUT2 (Prop_lut2_I1_O)        0.326    12.085 r  L_reg/L_4e65c73a_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.085    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.617 r  aseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.617    aseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.839 f  aseg_driver/decimal_renderer/L_4e65c73a_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.847    13.686    L_reg/L_4e65c73a_remainder0[4]
    SLICE_X64Y11         LUT3 (Prop_lut3_I0_O)        0.325    14.011 f  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.324    15.335    L_reg/i__carry__1_i_14_n_0
    SLICE_X65Y9          LUT5 (Prop_lut5_I2_O)        0.328    15.663 r  L_reg/i__carry_i_25__0/O
                         net (fo=1, routed)           0.641    16.304    L_reg/i__carry_i_25__0_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I5_O)        0.124    16.428 f  L_reg/i__carry_i_22/O
                         net (fo=4, routed)           0.743    17.171    L_reg/i__carry_i_22_n_0
    SLICE_X64Y10         LUT5 (Prop_lut5_I3_O)        0.124    17.295 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.831    18.126    L_reg/i__carry_i_19_n_0
    SLICE_X64Y9          LUT3 (Prop_lut3_I0_O)        0.150    18.276 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.227    19.503    L_reg/i__carry_i_11_n_0
    SLICE_X62Y7          LUT2 (Prop_lut2_I1_O)        0.328    19.831 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.467    20.298    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.805 r  aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.805    aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.919 r  aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.919    aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.253 r  aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.974    22.227    L_reg/L_4e65c73a_remainder0_inferred__1/i__carry__2[1]
    SLICE_X64Y8          LUT5 (Prop_lut5_I4_O)        0.303    22.530 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.796    23.326    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y7          LUT5 (Prop_lut5_I0_O)        0.124    23.450 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.762    24.212    aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y5          LUT2 (Prop_lut2_I0_O)        0.149    24.361 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.466    24.827    L_reg/i__carry_i_13_0
    SLICE_X63Y5          LUT5 (Prop_lut5_I1_O)        0.332    25.159 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.941    26.100    L_reg/i__carry_i_18_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I5_O)        0.124    26.224 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.789    27.014    L_reg/i__carry_i_13_n_0
    SLICE_X63Y5          LUT3 (Prop_lut3_I1_O)        0.150    27.164 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.809    27.972    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y6          LUT5 (Prop_lut5_I0_O)        0.332    28.304 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.304    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.854 r  aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.854    aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.076 r  aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           1.052    30.128    aseg_driver/decimal_renderer/L_4e65c73a_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.299    30.427 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    30.586    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.710 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.465    31.174    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y4          LUT3 (Prop_lut3_I1_O)        0.124    31.298 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    31.977    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I4_O)        0.124    32.101 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.844    32.945    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y5          LUT4 (Prop_lut4_I2_O)        0.124    33.069 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.710    36.780    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.348 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.348    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.420ns (61.589%)  route 0.886ns (38.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X47Y1          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.886     2.535    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.814 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.814    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.409ns (59.859%)  route 0.945ns (40.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.945     2.594    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.862 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.862    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.402ns (59.378%)  route 0.959ns (40.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.566     1.510    sm/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  sm/D_debug_dff_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  sm/D_debug_dff_q_reg[5]/Q
                         net (fo=1, routed)           0.959     2.633    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         1.238     3.871 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.871    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.367ns (57.456%)  route 1.012ns (42.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X28Y5          FDRE                                         r  sm/D_debug_dff_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_debug_dff_q_reg[6]/Q
                         net (fo=1, routed)           1.012     2.660    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         1.226     3.886 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.886    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.408ns (58.698%)  route 0.991ns (41.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X47Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y3          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.991     2.639    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.906 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.906    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.431ns (59.537%)  route 0.972ns (40.463%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.595     1.539    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X65Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.253     1.932    bseg_driver/ctr/S[1]
    SLICE_X65Y7          LUT2 (Prop_lut2_I0_O)        0.045     1.977 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.720     2.697    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.942 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.942    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.407ns (57.500%)  route 1.040ns (42.500%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X47Y4          FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           1.040     2.689    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.955 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.955    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.433ns (58.730%)  route 1.007ns (41.270%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.595     1.539    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X65Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.329     2.008    bseg_driver/ctr/S[1]
    SLICE_X65Y7          LUT2 (Prop_lut2_I1_O)        0.045     2.053 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.678     2.732    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.979 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.979    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.407ns (56.514%)  route 1.083ns (43.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X47Y4          FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           1.083     2.732    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.998 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.998    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.514ns  (logic 1.350ns (53.683%)  route 1.164ns (46.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X48Y4          FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.164     2.815    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     4.024 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.024    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.783ns  (logic 1.643ns (34.351%)  route 3.140ns (65.649%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.808    reset_cond/butt_reset_IBUF
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.932 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.850     4.783    reset_cond/M_reset_cond_in
    SLICE_X38Y15         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.439     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X38Y15         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.734ns  (logic 1.643ns (34.702%)  route 3.091ns (65.298%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.808    reset_cond/butt_reset_IBUF
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.932 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.802     4.734    reset_cond/M_reset_cond_in
    SLICE_X35Y21         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.432     4.837    reset_cond/clk_IBUF_BUFG
    SLICE_X35Y21         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.734ns  (logic 1.643ns (34.702%)  route 3.091ns (65.298%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.808    reset_cond/butt_reset_IBUF
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.932 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.802     4.734    reset_cond/M_reset_cond_in
    SLICE_X35Y21         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.432     4.837    reset_cond/clk_IBUF_BUFG
    SLICE_X35Y21         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.499ns  (logic 1.643ns (36.517%)  route 2.856ns (63.483%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.289     3.808    reset_cond/butt_reset_IBUF
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.932 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.567     4.499    reset_cond/M_reset_cond_in
    SLICE_X37Y18         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.435     4.840    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y18         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_229797044[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.075ns  (logic 1.640ns (40.249%)  route 2.435ns (59.751%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.435     3.951    forLoop_idx_0_229797044[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X42Y26         LUT1 (Prop_lut1_I0_O)        0.124     4.075 r  forLoop_idx_0_229797044[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.075    forLoop_idx_0_229797044[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X42Y26         FDRE                                         r  forLoop_idx_0_229797044[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.432     4.837    forLoop_idx_0_229797044[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  forLoop_idx_0_229797044[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1934763913[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.929ns  (logic 1.653ns (42.069%)  route 2.276ns (57.931%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.276     3.805    forLoop_idx_0_1934763913[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.929 r  forLoop_idx_0_1934763913[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.929    forLoop_idx_0_1934763913[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X42Y25         FDRE                                         r  forLoop_idx_0_1934763913[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.430     4.835    forLoop_idx_0_1934763913[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  forLoop_idx_0_1934763913[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1934763913[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.900ns  (logic 1.630ns (41.806%)  route 2.269ns (58.194%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.269     3.776    forLoop_idx_0_1934763913[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.900 r  forLoop_idx_0_1934763913[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.900    forLoop_idx_0_1934763913[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X34Y16         FDRE                                         r  forLoop_idx_0_1934763913[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.437     4.842    forLoop_idx_0_1934763913[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  forLoop_idx_0_1934763913[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_229797044[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.781ns  (logic 1.639ns (43.338%)  route 2.142ns (56.662%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.142     3.657    forLoop_idx_0_229797044[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.124     3.781 r  forLoop_idx_0_229797044[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.781    forLoop_idx_0_229797044[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X34Y16         FDRE                                         r  forLoop_idx_0_229797044[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.437     4.842    forLoop_idx_0_229797044[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  forLoop_idx_0_229797044[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1934763913[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.688ns  (logic 1.658ns (44.962%)  route 2.030ns (55.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.030     3.564    forLoop_idx_0_1934763913[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.688 r  forLoop_idx_0_1934763913[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.688    forLoop_idx_0_1934763913[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1934763913[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.435     4.840    forLoop_idx_0_1934763913[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1934763913[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.568ns  (logic 1.641ns (46.005%)  route 1.926ns (53.995%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.926     3.444    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X9Y6           LUT1 (Prop_lut1_I0_O)        0.124     3.568 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.568    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X9Y6           FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.450     4.855    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.330ns (29.524%)  route 0.787ns (70.476%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.787     1.072    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X9Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.117 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.117    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X9Y6           FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.836     2.026    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1934763913[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.313ns (27.193%)  route 0.838ns (72.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.838     1.105    forLoop_idx_0_1934763913[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.150 r  forLoop_idx_0_1934763913[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.150    forLoop_idx_0_1934763913[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X33Y18         FDRE                                         r  forLoop_idx_0_1934763913[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.823     2.013    forLoop_idx_0_1934763913[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  forLoop_idx_0_1934763913[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1934763913[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.347ns (27.653%)  route 0.907ns (72.347%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.907     1.209    forLoop_idx_0_1934763913[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.254 r  forLoop_idx_0_1934763913[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.254    forLoop_idx_0_1934763913[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1934763913[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.821     2.011    forLoop_idx_0_1934763913[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_1934763913[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_229797044[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.263ns  (logic 0.327ns (25.887%)  route 0.936ns (74.113%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.936     1.218    forLoop_idx_0_229797044[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.263 r  forLoop_idx_0_229797044[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.263    forLoop_idx_0_229797044[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X34Y16         FDRE                                         r  forLoop_idx_0_229797044[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.824     2.014    forLoop_idx_0_229797044[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  forLoop_idx_0_229797044[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1934763913[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.319ns (24.619%)  route 0.976ns (75.381%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.976     1.250    forLoop_idx_0_1934763913[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.295 r  forLoop_idx_0_1934763913[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.295    forLoop_idx_0_1934763913[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X34Y16         FDRE                                         r  forLoop_idx_0_1934763913[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.824     2.014    forLoop_idx_0_1934763913[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  forLoop_idx_0_1934763913[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1934763913[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.346ns  (logic 0.341ns (25.370%)  route 1.004ns (74.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.004     1.301    forLoop_idx_0_1934763913[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X42Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.346 r  forLoop_idx_0_1934763913[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.346    forLoop_idx_0_1934763913[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X42Y25         FDRE                                         r  forLoop_idx_0_1934763913[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.817     2.007    forLoop_idx_0_1934763913[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  forLoop_idx_0_1934763913[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_229797044[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.329ns (23.414%)  route 1.075ns (76.586%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.075     1.358    forLoop_idx_0_229797044[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X42Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.403 r  forLoop_idx_0_229797044[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.403    forLoop_idx_0_229797044[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X42Y26         FDRE                                         r  forLoop_idx_0_229797044[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.818     2.008    forLoop_idx_0_229797044[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  forLoop_idx_0_229797044[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.331ns (21.316%)  route 1.223ns (78.684%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.995     1.282    reset_cond/butt_reset_IBUF
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.327 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.228     1.554    reset_cond/M_reset_cond_in
    SLICE_X37Y18         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.823     2.013    reset_cond/clk_IBUF_BUFG
    SLICE_X37Y18         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.654ns  (logic 0.331ns (20.036%)  route 1.322ns (79.964%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.995     1.282    reset_cond/butt_reset_IBUF
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.327 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.327     1.654    reset_cond/M_reset_cond_in
    SLICE_X35Y21         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.819     2.009    reset_cond/clk_IBUF_BUFG
    SLICE_X35Y21         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.654ns  (logic 0.331ns (20.036%)  route 1.322ns (79.964%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.995     1.282    reset_cond/butt_reset_IBUF
    SLICE_X35Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.327 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.327     1.654    reset_cond/M_reset_cond_in
    SLICE_X35Y21         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.819     2.009    reset_cond/clk_IBUF_BUFG
    SLICE_X35Y21         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





