--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/saav9/Documentos/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 3 -n 3 -fastpaths -xml test_cam.twx test_cam.ncd -o test_cam.twr
test_cam.pcf

Design file:              test_cam.ncd
Physical constraint file: test_cam.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clk25_24/mmcm_adv_inst/CLKIN1
  Logical resource: clk25_24/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk25_24/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clk25_24/mmcm_adv_inst/CLKIN1
  Logical resource: clk25_24/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: clk25_24/clkin1
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: clk25_24/clkin1_buf/I0
  Logical resource: clk25_24/clkin1_buf/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk25_24_clkout0 = PERIOD TIMEGRP "clk25_24_clkout0" 
TS_sys_clk_pin * 0.25         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9683 paths analyzed, 297 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.215ns.
--------------------------------------------------------------------------------

Paths for end point DP_RAM/Mram_ram8 (RAMB36_X2Y20.ADDRBWRADDRL13), 100 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA640x480/countY_3 (FF)
  Destination:          DP_RAM/Mram_ram8 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      6.135ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (1.116 - 1.114)
  Source Clock:         clk25M rising at 0.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA640x480/countY_3 to DP_RAM/Mram_ram8
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X40Y112.DQ            Tcko                  0.341   VGA640x480/countY<3>
                                                              VGA640x480/countY_3
    SLICE_X43Y111.B1            net (fanout=6)        0.657   VGA640x480/countY<3>
    SLICE_X43Y111.COUT          Topcyb                0.509   Maddsub_n0029_Madd1_cy<7>
                                                              Maddsub_n0029_Madd1_lut<5>
                                                              Maddsub_n0029_Madd1_cy<7>
    SLICE_X43Y112.CIN           net (fanout=1)        0.000   Maddsub_n0029_Madd1_cy<7>
    SLICE_X43Y112.AMUX          Tcina                 0.286   Maddsub_n0029_14
                                                              Maddsub_n0029_Madd1_xor<11>
    SLICE_X44Y111.C2            net (fanout=1)        0.595   Maddsub_n0029_11
    SLICE_X44Y111.COUT          Topcyc                0.398   Maddsub_n0029_Madd_cy<12>
                                                              Maddsub_n0029_11_rt
                                                              Maddsub_n0029_Madd_cy<12>
    SLICE_X44Y112.CIN           net (fanout=1)        0.000   Maddsub_n0029_Madd_cy<12>
    SLICE_X44Y112.AMUX          Tcina                 0.286   n0023<14>
                                                              Maddsub_n0029_Madd_xor<14>
    SLICE_X45Y112.A1            net (fanout=1)        0.610   n0023<13>
    SLICE_X45Y112.AMUX          Tilo                  0.243   DP_RAM_addr_out<14>
                                                              Mmux_DP_RAM_addr_out51
    RAMB36_X2Y20.ADDRBWRADDRL13 net (fanout=16)       1.768   DP_RAM_addr_out<13>
    RAMB36_X2Y20.CLKBWRCLKL     Trcck_ADDRB           0.442   DP_RAM/Mram_ram8
                                                              DP_RAM/Mram_ram8
    --------------------------------------------------------  ---------------------------
    Total                                             6.135ns (2.505ns logic, 3.630ns route)
                                                              (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA640x480/countY_0 (FF)
  Destination:          DP_RAM/Mram_ram8 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      6.098ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (1.116 - 1.114)
  Source Clock:         clk25M rising at 0.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA640x480/countY_0 to DP_RAM/Mram_ram8
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X41Y111.BQ            Tcko                  0.341   VGA640x480/countY<0>
                                                              VGA640x480/countY_0
    SLICE_X43Y111.A1            net (fanout=5)        0.637   VGA640x480/countY<0>
    SLICE_X43Y111.COUT          Topcya                0.492   Maddsub_n0029_Madd1_cy<7>
                                                              Maddsub_n0029_Madd1_lut<4>
                                                              Maddsub_n0029_Madd1_cy<7>
    SLICE_X43Y112.CIN           net (fanout=1)        0.000   Maddsub_n0029_Madd1_cy<7>
    SLICE_X43Y112.AMUX          Tcina                 0.286   Maddsub_n0029_14
                                                              Maddsub_n0029_Madd1_xor<11>
    SLICE_X44Y111.C2            net (fanout=1)        0.595   Maddsub_n0029_11
    SLICE_X44Y111.COUT          Topcyc                0.398   Maddsub_n0029_Madd_cy<12>
                                                              Maddsub_n0029_11_rt
                                                              Maddsub_n0029_Madd_cy<12>
    SLICE_X44Y112.CIN           net (fanout=1)        0.000   Maddsub_n0029_Madd_cy<12>
    SLICE_X44Y112.AMUX          Tcina                 0.286   n0023<14>
                                                              Maddsub_n0029_Madd_xor<14>
    SLICE_X45Y112.A1            net (fanout=1)        0.610   n0023<13>
    SLICE_X45Y112.AMUX          Tilo                  0.243   DP_RAM_addr_out<14>
                                                              Mmux_DP_RAM_addr_out51
    RAMB36_X2Y20.ADDRBWRADDRL13 net (fanout=16)       1.768   DP_RAM_addr_out<13>
    RAMB36_X2Y20.CLKBWRCLKL     Trcck_ADDRB           0.442   DP_RAM/Mram_ram8
                                                              DP_RAM/Mram_ram8
    --------------------------------------------------------  ---------------------------
    Total                                             6.098ns (2.488ns logic, 3.610ns route)
                                                              (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA640x480/countY_1 (FF)
  Destination:          DP_RAM/Mram_ram8 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.938ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (1.116 - 1.114)
  Source Clock:         clk25M rising at 0.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA640x480/countY_1 to DP_RAM/Mram_ram8
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X40Y112.BQ            Tcko                  0.341   VGA640x480/countY<3>
                                                              VGA640x480/countY_1
    SLICE_X43Y111.B4            net (fanout=5)        0.460   VGA640x480/countY<1>
    SLICE_X43Y111.COUT          Topcyb                0.509   Maddsub_n0029_Madd1_cy<7>
                                                              Maddsub_n0029_Madd1_lut<5>
                                                              Maddsub_n0029_Madd1_cy<7>
    SLICE_X43Y112.CIN           net (fanout=1)        0.000   Maddsub_n0029_Madd1_cy<7>
    SLICE_X43Y112.AMUX          Tcina                 0.286   Maddsub_n0029_14
                                                              Maddsub_n0029_Madd1_xor<11>
    SLICE_X44Y111.C2            net (fanout=1)        0.595   Maddsub_n0029_11
    SLICE_X44Y111.COUT          Topcyc                0.398   Maddsub_n0029_Madd_cy<12>
                                                              Maddsub_n0029_11_rt
                                                              Maddsub_n0029_Madd_cy<12>
    SLICE_X44Y112.CIN           net (fanout=1)        0.000   Maddsub_n0029_Madd_cy<12>
    SLICE_X44Y112.AMUX          Tcina                 0.286   n0023<14>
                                                              Maddsub_n0029_Madd_xor<14>
    SLICE_X45Y112.A1            net (fanout=1)        0.610   n0023<13>
    SLICE_X45Y112.AMUX          Tilo                  0.243   DP_RAM_addr_out<14>
                                                              Mmux_DP_RAM_addr_out51
    RAMB36_X2Y20.ADDRBWRADDRL13 net (fanout=16)       1.768   DP_RAM_addr_out<13>
    RAMB36_X2Y20.CLKBWRCLKL     Trcck_ADDRB           0.442   DP_RAM/Mram_ram8
                                                              DP_RAM/Mram_ram8
    --------------------------------------------------------  ---------------------------
    Total                                             5.938ns (2.505ns logic, 3.433ns route)
                                                              (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point DP_RAM/Mram_ram8 (RAMB36_X2Y20.ADDRBWRADDRU13), 100 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA640x480/countY_3 (FF)
  Destination:          DP_RAM/Mram_ram8 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      6.135ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (1.116 - 1.114)
  Source Clock:         clk25M rising at 0.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA640x480/countY_3 to DP_RAM/Mram_ram8
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X40Y112.DQ            Tcko                  0.341   VGA640x480/countY<3>
                                                              VGA640x480/countY_3
    SLICE_X43Y111.B1            net (fanout=6)        0.657   VGA640x480/countY<3>
    SLICE_X43Y111.COUT          Topcyb                0.509   Maddsub_n0029_Madd1_cy<7>
                                                              Maddsub_n0029_Madd1_lut<5>
                                                              Maddsub_n0029_Madd1_cy<7>
    SLICE_X43Y112.CIN           net (fanout=1)        0.000   Maddsub_n0029_Madd1_cy<7>
    SLICE_X43Y112.AMUX          Tcina                 0.286   Maddsub_n0029_14
                                                              Maddsub_n0029_Madd1_xor<11>
    SLICE_X44Y111.C2            net (fanout=1)        0.595   Maddsub_n0029_11
    SLICE_X44Y111.COUT          Topcyc                0.398   Maddsub_n0029_Madd_cy<12>
                                                              Maddsub_n0029_11_rt
                                                              Maddsub_n0029_Madd_cy<12>
    SLICE_X44Y112.CIN           net (fanout=1)        0.000   Maddsub_n0029_Madd_cy<12>
    SLICE_X44Y112.AMUX          Tcina                 0.286   n0023<14>
                                                              Maddsub_n0029_Madd_xor<14>
    SLICE_X45Y112.A1            net (fanout=1)        0.610   n0023<13>
    SLICE_X45Y112.AMUX          Tilo                  0.243   DP_RAM_addr_out<14>
                                                              Mmux_DP_RAM_addr_out51
    RAMB36_X2Y20.ADDRBWRADDRU13 net (fanout=16)       1.768   DP_RAM_addr_out<13>
    RAMB36_X2Y20.CLKBWRCLKU     Trcck_ADDRB           0.442   DP_RAM/Mram_ram8
                                                              DP_RAM/Mram_ram8
    --------------------------------------------------------  ---------------------------
    Total                                             6.135ns (2.505ns logic, 3.630ns route)
                                                              (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA640x480/countY_0 (FF)
  Destination:          DP_RAM/Mram_ram8 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      6.098ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (1.116 - 1.114)
  Source Clock:         clk25M rising at 0.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA640x480/countY_0 to DP_RAM/Mram_ram8
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X41Y111.BQ            Tcko                  0.341   VGA640x480/countY<0>
                                                              VGA640x480/countY_0
    SLICE_X43Y111.A1            net (fanout=5)        0.637   VGA640x480/countY<0>
    SLICE_X43Y111.COUT          Topcya                0.492   Maddsub_n0029_Madd1_cy<7>
                                                              Maddsub_n0029_Madd1_lut<4>
                                                              Maddsub_n0029_Madd1_cy<7>
    SLICE_X43Y112.CIN           net (fanout=1)        0.000   Maddsub_n0029_Madd1_cy<7>
    SLICE_X43Y112.AMUX          Tcina                 0.286   Maddsub_n0029_14
                                                              Maddsub_n0029_Madd1_xor<11>
    SLICE_X44Y111.C2            net (fanout=1)        0.595   Maddsub_n0029_11
    SLICE_X44Y111.COUT          Topcyc                0.398   Maddsub_n0029_Madd_cy<12>
                                                              Maddsub_n0029_11_rt
                                                              Maddsub_n0029_Madd_cy<12>
    SLICE_X44Y112.CIN           net (fanout=1)        0.000   Maddsub_n0029_Madd_cy<12>
    SLICE_X44Y112.AMUX          Tcina                 0.286   n0023<14>
                                                              Maddsub_n0029_Madd_xor<14>
    SLICE_X45Y112.A1            net (fanout=1)        0.610   n0023<13>
    SLICE_X45Y112.AMUX          Tilo                  0.243   DP_RAM_addr_out<14>
                                                              Mmux_DP_RAM_addr_out51
    RAMB36_X2Y20.ADDRBWRADDRU13 net (fanout=16)       1.768   DP_RAM_addr_out<13>
    RAMB36_X2Y20.CLKBWRCLKU     Trcck_ADDRB           0.442   DP_RAM/Mram_ram8
                                                              DP_RAM/Mram_ram8
    --------------------------------------------------------  ---------------------------
    Total                                             6.098ns (2.488ns logic, 3.610ns route)
                                                              (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA640x480/countY_1 (FF)
  Destination:          DP_RAM/Mram_ram8 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.938ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (1.116 - 1.114)
  Source Clock:         clk25M rising at 0.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA640x480/countY_1 to DP_RAM/Mram_ram8
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X40Y112.BQ            Tcko                  0.341   VGA640x480/countY<3>
                                                              VGA640x480/countY_1
    SLICE_X43Y111.B4            net (fanout=5)        0.460   VGA640x480/countY<1>
    SLICE_X43Y111.COUT          Topcyb                0.509   Maddsub_n0029_Madd1_cy<7>
                                                              Maddsub_n0029_Madd1_lut<5>
                                                              Maddsub_n0029_Madd1_cy<7>
    SLICE_X43Y112.CIN           net (fanout=1)        0.000   Maddsub_n0029_Madd1_cy<7>
    SLICE_X43Y112.AMUX          Tcina                 0.286   Maddsub_n0029_14
                                                              Maddsub_n0029_Madd1_xor<11>
    SLICE_X44Y111.C2            net (fanout=1)        0.595   Maddsub_n0029_11
    SLICE_X44Y111.COUT          Topcyc                0.398   Maddsub_n0029_Madd_cy<12>
                                                              Maddsub_n0029_11_rt
                                                              Maddsub_n0029_Madd_cy<12>
    SLICE_X44Y112.CIN           net (fanout=1)        0.000   Maddsub_n0029_Madd_cy<12>
    SLICE_X44Y112.AMUX          Tcina                 0.286   n0023<14>
                                                              Maddsub_n0029_Madd_xor<14>
    SLICE_X45Y112.A1            net (fanout=1)        0.610   n0023<13>
    SLICE_X45Y112.AMUX          Tilo                  0.243   DP_RAM_addr_out<14>
                                                              Mmux_DP_RAM_addr_out51
    RAMB36_X2Y20.ADDRBWRADDRU13 net (fanout=16)       1.768   DP_RAM_addr_out<13>
    RAMB36_X2Y20.CLKBWRCLKU     Trcck_ADDRB           0.442   DP_RAM/Mram_ram8
                                                              DP_RAM/Mram_ram8
    --------------------------------------------------------  ---------------------------
    Total                                             5.938ns (2.505ns logic, 3.433ns route)
                                                              (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point DP_RAM/Mram_ram1 (RAMB36_X3Y21.ADDRBWRADDRL13), 100 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA640x480/countY_3 (FF)
  Destination:          DP_RAM/Mram_ram1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.964ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (1.124 - 1.114)
  Source Clock:         clk25M rising at 0.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA640x480/countY_3 to DP_RAM/Mram_ram1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X40Y112.DQ            Tcko                  0.341   VGA640x480/countY<3>
                                                              VGA640x480/countY_3
    SLICE_X43Y111.B1            net (fanout=6)        0.657   VGA640x480/countY<3>
    SLICE_X43Y111.COUT          Topcyb                0.509   Maddsub_n0029_Madd1_cy<7>
                                                              Maddsub_n0029_Madd1_lut<5>
                                                              Maddsub_n0029_Madd1_cy<7>
    SLICE_X43Y112.CIN           net (fanout=1)        0.000   Maddsub_n0029_Madd1_cy<7>
    SLICE_X43Y112.AMUX          Tcina                 0.286   Maddsub_n0029_14
                                                              Maddsub_n0029_Madd1_xor<11>
    SLICE_X44Y111.C2            net (fanout=1)        0.595   Maddsub_n0029_11
    SLICE_X44Y111.COUT          Topcyc                0.398   Maddsub_n0029_Madd_cy<12>
                                                              Maddsub_n0029_11_rt
                                                              Maddsub_n0029_Madd_cy<12>
    SLICE_X44Y112.CIN           net (fanout=1)        0.000   Maddsub_n0029_Madd_cy<12>
    SLICE_X44Y112.AMUX          Tcina                 0.286   n0023<14>
                                                              Maddsub_n0029_Madd_xor<14>
    SLICE_X45Y112.A1            net (fanout=1)        0.610   n0023<13>
    SLICE_X45Y112.AMUX          Tilo                  0.243   DP_RAM_addr_out<14>
                                                              Mmux_DP_RAM_addr_out51
    RAMB36_X3Y21.ADDRBWRADDRL13 net (fanout=16)       1.597   DP_RAM_addr_out<13>
    RAMB36_X3Y21.CLKBWRCLKL     Trcck_ADDRB           0.442   DP_RAM/Mram_ram1
                                                              DP_RAM/Mram_ram1
    --------------------------------------------------------  ---------------------------
    Total                                             5.964ns (2.505ns logic, 3.459ns route)
                                                              (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA640x480/countY_0 (FF)
  Destination:          DP_RAM/Mram_ram1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.927ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (1.124 - 1.114)
  Source Clock:         clk25M rising at 0.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA640x480/countY_0 to DP_RAM/Mram_ram1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X41Y111.BQ            Tcko                  0.341   VGA640x480/countY<0>
                                                              VGA640x480/countY_0
    SLICE_X43Y111.A1            net (fanout=5)        0.637   VGA640x480/countY<0>
    SLICE_X43Y111.COUT          Topcya                0.492   Maddsub_n0029_Madd1_cy<7>
                                                              Maddsub_n0029_Madd1_lut<4>
                                                              Maddsub_n0029_Madd1_cy<7>
    SLICE_X43Y112.CIN           net (fanout=1)        0.000   Maddsub_n0029_Madd1_cy<7>
    SLICE_X43Y112.AMUX          Tcina                 0.286   Maddsub_n0029_14
                                                              Maddsub_n0029_Madd1_xor<11>
    SLICE_X44Y111.C2            net (fanout=1)        0.595   Maddsub_n0029_11
    SLICE_X44Y111.COUT          Topcyc                0.398   Maddsub_n0029_Madd_cy<12>
                                                              Maddsub_n0029_11_rt
                                                              Maddsub_n0029_Madd_cy<12>
    SLICE_X44Y112.CIN           net (fanout=1)        0.000   Maddsub_n0029_Madd_cy<12>
    SLICE_X44Y112.AMUX          Tcina                 0.286   n0023<14>
                                                              Maddsub_n0029_Madd_xor<14>
    SLICE_X45Y112.A1            net (fanout=1)        0.610   n0023<13>
    SLICE_X45Y112.AMUX          Tilo                  0.243   DP_RAM_addr_out<14>
                                                              Mmux_DP_RAM_addr_out51
    RAMB36_X3Y21.ADDRBWRADDRL13 net (fanout=16)       1.597   DP_RAM_addr_out<13>
    RAMB36_X3Y21.CLKBWRCLKL     Trcck_ADDRB           0.442   DP_RAM/Mram_ram1
                                                              DP_RAM/Mram_ram1
    --------------------------------------------------------  ---------------------------
    Total                                             5.927ns (2.488ns logic, 3.439ns route)
                                                              (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA640x480/countY_1 (FF)
  Destination:          DP_RAM/Mram_ram1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.767ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (1.124 - 1.114)
  Source Clock:         clk25M rising at 0.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: VGA640x480/countY_1 to DP_RAM/Mram_ram1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X40Y112.BQ            Tcko                  0.341   VGA640x480/countY<3>
                                                              VGA640x480/countY_1
    SLICE_X43Y111.B4            net (fanout=5)        0.460   VGA640x480/countY<1>
    SLICE_X43Y111.COUT          Topcyb                0.509   Maddsub_n0029_Madd1_cy<7>
                                                              Maddsub_n0029_Madd1_lut<5>
                                                              Maddsub_n0029_Madd1_cy<7>
    SLICE_X43Y112.CIN           net (fanout=1)        0.000   Maddsub_n0029_Madd1_cy<7>
    SLICE_X43Y112.AMUX          Tcina                 0.286   Maddsub_n0029_14
                                                              Maddsub_n0029_Madd1_xor<11>
    SLICE_X44Y111.C2            net (fanout=1)        0.595   Maddsub_n0029_11
    SLICE_X44Y111.COUT          Topcyc                0.398   Maddsub_n0029_Madd_cy<12>
                                                              Maddsub_n0029_11_rt
                                                              Maddsub_n0029_Madd_cy<12>
    SLICE_X44Y112.CIN           net (fanout=1)        0.000   Maddsub_n0029_Madd_cy<12>
    SLICE_X44Y112.AMUX          Tcina                 0.286   n0023<14>
                                                              Maddsub_n0029_Madd_xor<14>
    SLICE_X45Y112.A1            net (fanout=1)        0.610   n0023<13>
    SLICE_X45Y112.AMUX          Tilo                  0.243   DP_RAM_addr_out<14>
                                                              Mmux_DP_RAM_addr_out51
    RAMB36_X3Y21.ADDRBWRADDRL13 net (fanout=16)       1.597   DP_RAM_addr_out<13>
    RAMB36_X3Y21.CLKBWRCLKL     Trcck_ADDRB           0.442   DP_RAM/Mram_ram1
                                                              DP_RAM/Mram_ram1
    --------------------------------------------------------  ---------------------------
    Total                                             5.767ns (2.505ns logic, 3.262ns route)
                                                              (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk25_24_clkout0 = PERIOD TIMEGRP "clk25_24_clkout0" TS_sys_clk_pin * 0.25
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point VGA640x480/countY_8 (SLICE_X40Y114.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA640x480/countY_8 (FF)
  Destination:          VGA640x480/countY_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25M rising at 40.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA640x480/countY_8 to VGA640x480/countY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y114.AQ     Tcko                  0.141   VGA640x480/countY<8>
                                                       VGA640x480/countY_8
    SLICE_X40Y114.A3     net (fanout=4)        0.171   VGA640x480/countY<8>
    SLICE_X40Y114.CLK    Tah         (-Th)    -0.010   VGA640x480/countY<8>
                                                       VGA640x480/countY<8>_rt
                                                       VGA640x480/Mcount_countY_xor<8>
                                                       VGA640x480/countY_8
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.151ns logic, 0.171ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point VGA640x480/countY_3 (SLICE_X40Y112.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA640x480/countY_3 (FF)
  Destination:          VGA640x480/countY_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.325ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25M rising at 40.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA640x480/countY_3 to VGA640x480/countY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y112.DQ     Tcko                  0.141   VGA640x480/countY<3>
                                                       VGA640x480/countY_3
    SLICE_X40Y112.D3     net (fanout=6)        0.181   VGA640x480/countY<3>
    SLICE_X40Y112.CLK    Tah         (-Th)    -0.003   VGA640x480/countY<3>
                                                       VGA640x480/countY<3>_rt
                                                       VGA640x480/Mcount_countY_cy<3>
                                                       VGA640x480/countY_3
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (0.144ns logic, 0.181ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point VGA640x480/countY_0 (SLICE_X41Y111.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA640x480/countY_0 (FF)
  Destination:          VGA640x480/countY_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.332ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25M rising at 40.000ns
  Destination Clock:    clk25M rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA640x480/countY_0 to VGA640x480/countY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y111.BQ     Tcko                  0.141   VGA640x480/countY<0>
                                                       VGA640x480/countY_0
    SLICE_X41Y111.B2     net (fanout=5)        0.252   VGA640x480/countY<0>
    SLICE_X41Y111.CLK    Tah         (-Th)     0.061   VGA640x480/countY<0>
                                                       VGA640x480/countY_0_dpot
                                                       VGA640x480/countY_0
    -------------------------------------------------  ---------------------------
    Total                                      0.332ns (0.080ns logic, 0.252ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk25_24_clkout0 = PERIOD TIMEGRP "clk25_24_clkout0" TS_sys_clk_pin * 0.25
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.038ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKB)
  Physical resource: DP_RAM/Mram_ram1/CLKBWRCLKL
  Logical resource: DP_RAM/Mram_ram1/CLKBWRCLKL
  Location pin: RAMB36_X3Y21.CLKBWRCLKL
  Clock network: clk25M
--------------------------------------------------------------------------------
Slack: 38.038ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: DP_RAM/Mram_ram1/CLKBWRCLKU
  Logical resource: DP_RAM/Mram_ram1/CLKBWRCLKU
  Location pin: RAMB36_X3Y21.CLKBWRCLKU
  Clock network: clk25M
--------------------------------------------------------------------------------
Slack: 38.038ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKB)
  Physical resource: DP_RAM/Mram_ram2/CLKBWRCLKL
  Logical resource: DP_RAM/Mram_ram2/CLKBWRCLKL
  Location pin: RAMB36_X2Y21.CLKBWRCLKL
  Clock network: clk25M
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      1.554ns|            0|            0|            0|         9683|
| TS_clk25_24_clkout0           |     40.000ns|      6.215ns|          N/A|            0|            0|         9683|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.215|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9683 paths, 0 nets, and 424 connections

Design statistics:
   Minimum period:   6.215ns{1}   (Maximum frequency: 160.901MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 29 15:00:34 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 766 MB



