##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for UART_STIM_0_IntClock
		4.5::Critical Path Report for UART_STIM_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.2::Critical Path Report for (UART_STIM_0_IntClock:R vs. UART_STIM_0_IntClock:R)
		5.3::Critical Path Report for (UART_STIM_1_IntClock:R vs. UART_STIM_1_IntClock:R)
		5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: Clock_1                    | Frequency: 53.96 MHz  | Target: 0.00 MHz   | 
Clock: Clock_2                    | Frequency: 44.68 MHz  | Target: 0.01 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 56.21 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyScBoostClk               | N/A                   | Target: 12.00 MHz  | 
Clock: UART_STIM_0_IntClock       | Frequency: 52.11 MHz  | Target: 0.46 MHz   | 
Clock: UART_STIM_1_IntClock       | Frequency: 52.06 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1               Clock_1               1e+011           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2               Clock_2               1e+008           99977619     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             Clock_2               41666.7          23875        N/A              N/A         N/A              N/A         N/A              N/A         
UART_STIM_0_IntClock  UART_STIM_0_IntClock  2.16667e+006     2147478      N/A              N/A         N/A              N/A         N/A              N/A         
UART_STIM_1_IntClock  UART_STIM_1_IntClock  2.16667e+006     2147458      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase        
----------------  ------------  ----------------------  
SAIO_0(0)_PAD:in  23629         UART_STIM_1_IntClock:R  
SDIO_0(0)_PAD:in  23707         UART_STIM_0_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name          Clock to Out  Clock Name:Phase        
-----------------  ------------  ----------------------  
LED_R(0)_PAD       31019         Clock_1:R               
MODX_1_TXD(0)_PAD  29623         Clock_2:R               
MODX_2_TXD(0)_PAD  31788         Clock_2:R               
MODX_3_TXD(0)_PAD  30229         Clock_2:R               
SAIO_1(0)_PAD      30124         UART_STIM_1_IntClock:R  
SDIO_1(0)_PAD      30881         UART_STIM_0_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
KEY_2(0)_PAD        BUZZER(0)_PAD            28554  
LIO_0(0)_PAD        LED_B(0)_PAD             41691  
KEY_1(0)_PAD        LED_G(0)_PAD             29758  
KEY_1(0)_PAD        LED_R(0)_PAD             41322  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 53.96 MHz | Target: 0.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 99999981469p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                           -500
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18031
-------------------------------------   ----- 
End-of-path arrival time (ps)           18031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT        slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell16   2290   2290  99999981469  RISE       1
\PWM_1:PWMUDB:status_2\/main_1          macrocell41      6441   8731  99999981469  RISE       1
\PWM_1:PWMUDB:status_2\/q               macrocell41      3350  12081  99999981469  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell11    5950  18031  99999981469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell11       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 44.68 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_MODX_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 99977619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17021
-------------------------------------   ----- 
End-of-path arrival time (ps)           17021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_1:BUART:rx_counter_load\/main_0  macrocell5    9486  10736  99977619  RISE       1
\UART_MODX_1:BUART:rx_counter_load\/q       macrocell5    3350  14086  99977619  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/load   count7cell    2935  17021  99977619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 56.21 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23875p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14322
-------------------------------------   ----- 
End-of-path arrival time (ps)           14322
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                               iocell50        2485   2485  23875  RISE       1
\UART_MODX_1:BUART:rx_postpoll\/main_0         macrocell6      6196   8681  23875  RISE       1
\UART_MODX_1:BUART:rx_postpoll\/q              macrocell6      3350  12031  23875  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  14322  23875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_STIM_0_IntClock
**************************************************
Clock: UART_STIM_0_IntClock
Frequency: 52.11 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147478p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12999
-------------------------------------   ----- 
End-of-path arrival time (ps)           12999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q                      macrocell93      1250   1250  2147478  RISE       1
\UART_STIM_0:BUART:counter_load_not\/main_3           macrocell26      5547   6797  2147478  RISE       1
\UART_STIM_0:BUART:counter_load_not\/q                macrocell26      3350  10147  2147478  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2852  12999  2147478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_STIM_1_IntClock
**************************************************
Clock: UART_STIM_1_IntClock
Frequency: 52.06 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147458p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13018
-------------------------------------   ----- 
End-of-path arrival time (ps)           13018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q                      macrocell107     1250   1250  2147458  RISE       1
\UART_STIM_1:BUART:counter_load_not\/main_0           macrocell34      5486   6736  2147458  RISE       1
\UART_STIM_1:BUART:counter_load_not\/q                macrocell34      3350  10086  2147458  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2932  13018  2147458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23875p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14322
-------------------------------------   ----- 
End-of-path arrival time (ps)           14322
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                               iocell50        2485   2485  23875  RISE       1
\UART_MODX_1:BUART:rx_postpoll\/main_0         macrocell6      6196   8681  23875  RISE       1
\UART_MODX_1:BUART:rx_postpoll\/q              macrocell6      3350  12031  23875  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  14322  23875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (UART_STIM_0_IntClock:R vs. UART_STIM_0_IntClock:R)
*********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147478p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12999
-------------------------------------   ----- 
End-of-path arrival time (ps)           12999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q                      macrocell93      1250   1250  2147478  RISE       1
\UART_STIM_0:BUART:counter_load_not\/main_3           macrocell26      5547   6797  2147478  RISE       1
\UART_STIM_0:BUART:counter_load_not\/q                macrocell26      3350  10147  2147478  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2852  12999  2147478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1


5.3::Critical Path Report for (UART_STIM_1_IntClock:R vs. UART_STIM_1_IntClock:R)
*********************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147458p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13018
-------------------------------------   ----- 
End-of-path arrival time (ps)           13018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q                      macrocell107     1250   1250  2147458  RISE       1
\UART_STIM_1:BUART:counter_load_not\/main_0           macrocell34      5486   6736  2147458  RISE       1
\UART_STIM_1:BUART:counter_load_not\/q                macrocell34      3350  10086  2147458  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2932  13018  2147458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1


5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_MODX_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 99977619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17021
-------------------------------------   ----- 
End-of-path arrival time (ps)           17021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_1:BUART:rx_counter_load\/main_0  macrocell5    9486  10736  99977619  RISE       1
\UART_MODX_1:BUART:rx_counter_load\/q       macrocell5    3350  14086  99977619  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/load   count7cell    2935  17021  99977619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 99999981469p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                           -500
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18031
-------------------------------------   ----- 
End-of-path arrival time (ps)           18031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT        slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell16   2290   2290  99999981469  RISE       1
\PWM_1:PWMUDB:status_2\/main_1          macrocell41      6441   8731  99999981469  RISE       1
\PWM_1:PWMUDB:status_2\/q               macrocell41      3350  12081  99999981469  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell11    5950  18031  99999981469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell11       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23875p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14322
-------------------------------------   ----- 
End-of-path arrival time (ps)           14322
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                               iocell50        2485   2485  23875  RISE       1
\UART_MODX_1:BUART:rx_postpoll\/main_0         macrocell6      6196   8681  23875  RISE       1
\UART_MODX_1:BUART:rx_postpoll\/q              macrocell6      3350  12031  23875  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2291  14322  23875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24119p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14077
-------------------------------------   ----- 
End-of-path arrival time (ps)           14077
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                               iocell53        2996   2996  24119  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/main_0         macrocell22     5441   8437  24119  RISE       1
\UART_MODX_2:BUART:rx_postpoll\/q              macrocell22     3350  11787  24119  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2291  14077  24119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25933p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12264
-------------------------------------   ----- 
End-of-path arrival time (ps)           12264
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                               iocell52        2051   2051  25933  RISE       1
\UART_MODX_0:BUART:rx_postpoll\/main_0         macrocell14     4631   6682  25933  RISE       1
\UART_MODX_0:BUART:rx_postpoll\/q              macrocell14     3350  10032  25933  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2232  12264  25933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 28913p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9243
-------------------------------------   ---- 
End-of-path arrival time (ps)           9243
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                       iocell53      2996   2996  24119  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_5  macrocell83   6247   9243  28913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:rx_last\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_last\/clock_0
Path slack     : 28913p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9243
-------------------------------------   ---- 
End-of-path arrival time (ps)           9243
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                    iocell53      2996   2996  24119  RISE       1
\UART_MODX_2:BUART:rx_last\/main_0  macrocell89   6247   9243  28913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_last\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 28966p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9191
-------------------------------------   ---- 
End-of-path arrival time (ps)           9191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                       iocell53      2996   2996  24119  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_5  macrocell80   6195   9191  28966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 28966p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9191
-------------------------------------   ---- 
End-of-path arrival time (ps)           9191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb                        iocell53      2996   2996  24119  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_5  macrocell88   6195   9191  28966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29476p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8681
-------------------------------------   ---- 
End-of-path arrival time (ps)           8681
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb  iocell50      2485   2485  23875  RISE       1
MODIN1_1/main_0   macrocell56   6196   8681  29476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 29476p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8681
-------------------------------------   ---- 
End-of-path arrival time (ps)           8681
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb  iocell50      2485   2485  23875  RISE       1
MODIN1_0/main_0   macrocell57   6196   8681  29476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 29500p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8657
-------------------------------------   ---- 
End-of-path arrival time (ps)           8657
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                       iocell50      2485   2485  23875  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_0  macrocell53   6172   8657  29500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 29704p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                       iocell52      2051   2051  25933  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_1  macrocell68   6402   8453  29704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 29720p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8437
-------------------------------------   ---- 
End-of-path arrival time (ps)           8437
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb  iocell53      2996   2996  24119  RISE       1
MODIN9_1/main_2   macrocell86   5441   8437  29720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_2_RXD(0)/fb
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 29720p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8437
-------------------------------------   ---- 
End-of-path arrival time (ps)           8437
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_2_RXD(0)/in_clock                                      iocell53            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_2_RXD(0)/fb  iocell53      2996   2996  24119  RISE       1
MODIN9_0/main_2   macrocell87   5441   8437  29720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 30222p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7935
-------------------------------------   ---- 
End-of-path arrival time (ps)           7935
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                       iocell50      2485   2485  23875  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_0  macrocell50   5450   7935  30222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 30222p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7935
-------------------------------------   ---- 
End-of-path arrival time (ps)           7935
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                        iocell50      2485   2485  23875  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_0  macrocell58   5450   7935  30222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_1_RXD(0)/fb
Path End       : \UART_MODX_1:BUART:rx_last\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_last\/clock_0
Path slack     : 30222p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7935
-------------------------------------   ---- 
End-of-path arrival time (ps)           7935
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_1_RXD(0)/in_clock                                      iocell50            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
MODX_1_RXD(0)/fb                    iocell50      2485   2485  23875  RISE       1
\UART_MODX_1:BUART:rx_last\/main_0  macrocell59   5450   7935  30222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_last\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 30613p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7543
-------------------------------------   ---- 
End-of-path arrival time (ps)           7543
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                       iocell52      2051   2051  25933  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_1  macrocell65   5492   7543  30613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 30613p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7543
-------------------------------------   ---- 
End-of-path arrival time (ps)           7543
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                        iocell52      2051   2051  25933  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_1  macrocell73   5492   7543  30613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 31475p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb  iocell52      2051   2051  25933  RISE       1
MODIN5_1/main_0   macrocell71   4631   6682  31475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 31475p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb  iocell52      2051   2051  25933  RISE       1
MODIN5_0/main_0   macrocell72   4631   6682  31475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODX_3_RXD(0)/fb
Path End       : \UART_MODX_0:BUART:rx_last\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_last\/clock_0
Path slack     : 31475p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_2:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODX_3_RXD(0)/in_clock                                      iocell52            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
MODX_3_RXD(0)/fb                    iocell52      2051   2051  25933  RISE       1
\UART_MODX_0:BUART:rx_last\/main_0  macrocell74   4631   6682  31475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_last\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147458p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13018
-------------------------------------   ----- 
End-of-path arrival time (ps)           13018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q                      macrocell107     1250   1250  2147458  RISE       1
\UART_STIM_1:BUART:counter_load_not\/main_0           macrocell34      5486   6736  2147458  RISE       1
\UART_STIM_1:BUART:counter_load_not\/q                macrocell34      3350  10086  2147458  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2932  13018  2147458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147478p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12999
-------------------------------------   ----- 
End-of-path arrival time (ps)           12999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q                      macrocell93      1250   1250  2147478  RISE       1
\UART_STIM_0:BUART:counter_load_not\/main_3           macrocell26      5547   6797  2147478  RISE       1
\UART_STIM_0:BUART:counter_load_not\/q                macrocell26      3350  10147  2147478  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2852  12999  2147478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_STIM_1:BUART:sTX:TxSts\/clock
Path slack     : 2148838p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17329
-------------------------------------   ----- 
End-of-path arrival time (ps)           17329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  2148838  RISE       1
\UART_STIM_1:BUART:tx_status_0\/main_3                 macrocell35      4750   8330  2148838  RISE       1
\UART_STIM_1:BUART:tx_status_0\/q                      macrocell35      3350  11680  2148838  RISE       1
\UART_STIM_1:BUART:sTX:TxSts\/status_0                 statusicell9     5649  17329  2148838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxSts\/clock                        statusicell9        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_STIM_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149707p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11599
-------------------------------------   ----- 
End-of-path arrival time (ps)           11599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell111        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_ctrl_mark_last\/q     macrocell111   1250   1250  2149707  RISE       1
\UART_STIM_1:BUART:rx_counter_load\/main_0  macrocell37    4681   5931  2149707  RISE       1
\UART_STIM_1:BUART:rx_counter_load\/q       macrocell37    3350   9281  2149707  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/load   count7cell     2318  11599  2149707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_STIM_0:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149721p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11586
-------------------------------------   ----- 
End-of-path arrival time (ps)           11586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q            macrocell99   1250   1250  2149721  RISE       1
\UART_STIM_0:BUART:rx_counter_load\/main_3  macrocell29   4667   5917  2149721  RISE       1
\UART_STIM_0:BUART:rx_counter_load\/q       macrocell29   3350   9267  2149721  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/load   count7cell    2318  11586  2149721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_8
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 2151065p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12092
-------------------------------------   ----- 
End-of-path arrival time (ps)           12092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2151065  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_8         macrocell99  10152  12092  2151065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_1\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152035p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3470
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11161
-------------------------------------   ----- 
End-of-path arrival time (ps)           11161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell118        0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:pollcount_1\/q              macrocell118     1250   1250  2152035  RISE       1
\UART_STIM_1:BUART:rx_postpoll\/main_1         macrocell38      3646   4896  2152035  RISE       1
\UART_STIM_1:BUART:rx_postpoll\/q              macrocell38      3350   8246  2152035  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2916  11161  2152035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_0:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_STIM_0:BUART:sRX:RxSts\/clock
Path slack     : 2152119p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14048
-------------------------------------   ----- 
End-of-path arrival time (ps)           14048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  2152119  RISE       1
\UART_STIM_0:BUART:rx_status_4\/main_1                 macrocell31      2908   6488  2152119  RISE       1
\UART_STIM_0:BUART:rx_status_4\/q                      macrocell31      3350   9838  2152119  RISE       1
\UART_STIM_0:BUART:sRX:RxSts\/status_4                 statusicell8     4210  14048  2152119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxSts\/clock                        statusicell8        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152495p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3470
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10702
-------------------------------------   ----- 
End-of-path arrival time (ps)           10702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell103        0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
MODIN13_0/q                                    macrocell103     1250   1250  2152495  RISE       1
\UART_STIM_0:BUART:rx_postpoll\/main_2         macrocell30      3182   4432  2152495  RISE       1
\UART_STIM_0:BUART:rx_postpoll\/q              macrocell30      3350   7782  2152495  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2920  10702  2152495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_STIM_0:BUART:sTX:TxSts\/clock
Path slack     : 2153242p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12925
-------------------------------------   ----- 
End-of-path arrival time (ps)           12925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q        macrocell93    1250   1250  2147478  RISE       1
\UART_STIM_0:BUART:tx_status_0\/main_4  macrocell27    6073   7323  2153242  RISE       1
\UART_STIM_0:BUART:tx_status_0\/q       macrocell27    3350  10673  2153242  RISE       1
\UART_STIM_0:BUART:sTX:TxSts\/status_0  statusicell7   2252  12925  2153242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxSts\/clock                        statusicell7        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_STIM_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153360p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7297
-------------------------------------   ---- 
End-of-path arrival time (ps)           7297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q                macrocell107     1250   1250  2147458  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   6047   7297  2153360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_9
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 2154281p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8876
-------------------------------------   ---- 
End-of-path arrival time (ps)           8876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2151065  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_9         macrocell96   6936   8876  2154281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2154281p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8876
-------------------------------------   ---- 
End-of-path arrival time (ps)           8876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2151065  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_6       macrocell97   6936   8876  2154281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell97         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 2154281p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8876
-------------------------------------   ---- 
End-of-path arrival time (ps)           8876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2151065  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_6         macrocell98   6936   8876  2154281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_STIM_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154412p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6244
-------------------------------------   ---- 
End-of-path arrival time (ps)           6244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q                macrocell91      1250   1250  2148023  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   4994   6244  2154412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_STIM_1:BUART:sRX:RxSts\/clock
Path slack     : 2154618p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11548
-------------------------------------   ----- 
End-of-path arrival time (ps)           11548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell15   3580   3580  2154618  RISE       1
\UART_STIM_1:BUART:rx_status_4\/main_1                 macrocell39      2292   5872  2154618  RISE       1
\UART_STIM_1:BUART:rx_status_4\/q                      macrocell39      3350   9222  2154618  RISE       1
\UART_STIM_1:BUART:sRX:RxSts\/status_4                 statusicell10    2326  11548  2154618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxSts\/clock                        statusicell10       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 2154827p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8330
-------------------------------------   ---- 
End-of-path arrival time (ps)           8330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  2148838  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_3                  macrocell108     4750   8330  2154827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_STIM_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154845p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5811
-------------------------------------   ---- 
End-of-path arrival time (ps)           5811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q                macrocell92      1250   1250  2149145  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   4561   5811  2154845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_9
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 2155294p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7863
-------------------------------------   ---- 
End-of-path arrival time (ps)           7863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2155294  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_9         macrocell99   5923   7863  2155294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155402p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell100        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q          macrocell100     1250   1250  2155402  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   4005   5255  2155402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155527p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell116        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q          macrocell116     1250   1250  2155527  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell15   3880   5130  2155527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155528p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5128
-------------------------------------   ---- 
End-of-path arrival time (ps)           5128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q                macrocell112     1250   1250  2151286  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell15   3878   5128  2155528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155800p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell111        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_ctrl_mark_last\/q         macrocell111     1250   1250  2149707  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell15   3606   4856  2155800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_4
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 2155834p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q       macrocell93   1250   1250  2147478  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_4  macrocell92   6073   7323  2155834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_STIM_0:BUART:tx_bitclk\/clock_0
Path slack     : 2155834p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7323
-------------------------------------   ---- 
End-of-path arrival time (ps)           7323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q      macrocell93   1250   1250  2147478  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/main_3  macrocell94   6073   7323  2155834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_STIM_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155840p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2149942  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13   4627   4817  2155840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:txn\/main_1
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 2155851p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7306
-------------------------------------   ---- 
End-of-path arrival time (ps)           7306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q  macrocell107   1250   1250  2147458  RISE       1
\UART_STIM_1:BUART:txn\/main_1    macrocell106   6056   7306  2155851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 2155956p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q       macrocell114   1250   1250  2149995  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_4  macrocell112   5951   7201  2155956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2155956p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q         macrocell114   1250   1250  2149995  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_3  macrocell113   5951   7201  2155956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell113        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 2155956p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q       macrocell114   1250   1250  2149995  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_3  macrocell114   5951   7201  2155956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 2155956p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7201
-------------------------------------   ---- 
End-of-path arrival time (ps)           7201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q        macrocell114   1250   1250  2149995  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_4  macrocell120   5951   7201  2155956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell120        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_STIM_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156029p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2150171  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell10   4438   4628  2156029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_3
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 2156091p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7066
-------------------------------------   ---- 
End-of-path arrival time (ps)           7066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                               model name      delay     AT    slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  2153499  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_3                  macrocell92      3486   7066  2156091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_1
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 2156136p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7020
-------------------------------------   ---- 
End-of-path arrival time (ps)           7020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q       macrocell92   1250   1250  2149145  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_1  macrocell91   5770   7020  2156136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_1
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 2156136p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7020
-------------------------------------   ---- 
End-of-path arrival time (ps)           7020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q       macrocell92   1250   1250  2149145  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_1  macrocell93   5770   7020  2156136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_STIM_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156141p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q                macrocell108     1250   1250  2149690  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   3265   4515  2156141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156157p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_ctrl_mark_last\/clock_0              macrocell95         0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_ctrl_mark_last\/q         macrocell95      1250   1250  2151144  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   3249   4499  2156157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156321p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q                macrocell96      1250   1250  2151314  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   3085   4335  2156321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:txn\/main_4
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 2156360p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6797
-------------------------------------   ---- 
End-of-path arrival time (ps)           6797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q  macrocell93   1250   1250  2147478  RISE       1
\UART_STIM_0:BUART:txn\/main_4    macrocell90   5547   6797  2156360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 2156420p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6736
-------------------------------------   ---- 
End-of-path arrival time (ps)           6736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q       macrocell107   1250   1250  2147458  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_0  macrocell107   5486   6736  2156420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 2156420p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6736
-------------------------------------   ---- 
End-of-path arrival time (ps)           6736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q       macrocell107   1250   1250  2147458  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_0  macrocell109   5486   6736  2156420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_STIM_1:BUART:txn\/main_3
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 2156481p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   4370   4370  2156481  RISE       1
\UART_STIM_1:BUART:txn\/main_3                macrocell106     2306   6676  2156481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_STIM_0:BUART:txn\/main_3
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 2156547p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   4370   4370  2156547  RISE       1
\UART_STIM_0:BUART:txn\/main_3                macrocell90      2240   6610  2156547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_10
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 2156713p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6443
-------------------------------------   ---- 
End-of-path arrival time (ps)           6443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2155294  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_10        macrocell96   4503   6443  2156713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2156713p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6443
-------------------------------------   ---- 
End-of-path arrival time (ps)           6443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2155294  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_7       macrocell97   4503   6443  2156713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell97         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 2156713p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6443
-------------------------------------   ---- 
End-of-path arrival time (ps)           6443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2155294  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_7         macrocell98   4503   6443  2156713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_bitclk\/q
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_5
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 2156796p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6360
-------------------------------------   ---- 
End-of-path arrival time (ps)           6360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_bitclk\/q        macrocell94   1250   1250  2156796  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_5  macrocell91   5110   6360  2156796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_bitclk\/q
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_5
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 2156796p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6360
-------------------------------------   ---- 
End-of-path arrival time (ps)           6360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_bitclk\/q        macrocell94   1250   1250  2156796  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_5  macrocell93   5110   6360  2156796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_1/main_1
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2156809p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2156809  RISE       1
MODIN13_1/main_1                              macrocell102   4407   6347  2156809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell102        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_0/main_1
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2156809p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2156809  RISE       1
MODIN13_0/main_1                              macrocell103   4407   6347  2156809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell103        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_STIM_0:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2156876p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2156876  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/main_1   macrocell100   4341   6281  2156876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell100        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_0
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 2156898p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6259
-------------------------------------   ---- 
End-of-path arrival time (ps)           6259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q       macrocell91   1250   1250  2148023  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_0  macrocell92   5009   6259  2156898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_STIM_0:BUART:tx_bitclk\/clock_0
Path slack     : 2156898p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6259
-------------------------------------   ---- 
End-of-path arrival time (ps)           6259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q      macrocell91   1250   1250  2148023  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/main_0  macrocell94   5009   6259  2156898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:txn\/main_1
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 2156905p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6252
-------------------------------------   ---- 
End-of-path arrival time (ps)           6252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q  macrocell91   1250   1250  2148023  RISE       1
\UART_STIM_0:BUART:txn\/main_1    macrocell90   5002   6252  2156905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_bitclk\/q
Path End       : \UART_STIM_1:BUART:txn\/main_6
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 2157097p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell110        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_bitclk\/q  macrocell110   1250   1250  2157097  RISE       1
\UART_STIM_1:BUART:txn\/main_6   macrocell106   4810   6060  2157097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_bitclk\/q
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 2157119p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell110        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_bitclk\/q        macrocell110   1250   1250  2157097  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_5  macrocell108   4788   6038  2157119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 2157226p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell111        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_ctrl_mark_last\/q  macrocell111   1250   1250  2149707  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_1    macrocell115   4681   5931  2157226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell115        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157226p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell111        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_ctrl_mark_last\/q        macrocell111   1250   1250  2149707  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/main_0  macrocell117   4681   5931  2157226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0             macrocell117        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 2157239p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q       macrocell99   1250   1250  2149721  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_5  macrocell99   4667   5917  2157239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157239p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5917
-------------------------------------   ---- 
End-of-path arrival time (ps)           5917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q               macrocell99    1250   1250  2149721  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/main_3  macrocell101   4667   5917  2157239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0             macrocell101        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 2157243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell111        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_ctrl_mark_last\/q  macrocell111   1250   1250  2149707  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_1    macrocell112   4664   5914  2157243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell111        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_ctrl_mark_last\/q  macrocell111   1250   1250  2149707  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_0  macrocell113   4664   5914  2157243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell113        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 2157243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell111        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_ctrl_mark_last\/q  macrocell111   1250   1250  2149707  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_0    macrocell114   4664   5914  2157243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 2157243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell111        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_ctrl_mark_last\/q  macrocell111   1250   1250  2149707  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_1   macrocell120   4664   5914  2157243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell120        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 2157337p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  2155402  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_3   macrocell96    4570   5820  2157337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2157337p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell100        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q   macrocell100   1250   1250  2155402  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_2  macrocell97    4570   5820  2157337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell97         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 2157337p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  2155402  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_2   macrocell98    4570   5820  2157337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 2157337p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  2155402  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_3  macrocell104   4570   5820  2157337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_1
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 2157348p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q       macrocell92   1250   1250  2149145  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_1  macrocell92   4558   5808  2157348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_STIM_0:BUART:tx_bitclk\/clock_0
Path slack     : 2157348p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q      macrocell92   1250   1250  2149145  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/main_1  macrocell94   4558   5808  2157348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_STIM_0:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_STIM_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157362p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5795
-------------------------------------   ---- 
End-of-path arrival time (ps)           5795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2156809  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/main_0   macrocell100   3855   5795  2157362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell100        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 2157392p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell103        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q                            macrocell103   1250   1250  2152495  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_7  macrocell96    4514   5764  2157392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 2157392p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell103        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q                             macrocell103   1250   1250  2152495  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_7  macrocell104   4514   5764  2157392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_1/main_2
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2157448p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5709
-------------------------------------   ---- 
End-of-path arrival time (ps)           5709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2156876  RISE       1
MODIN13_1/main_2                              macrocell102   3769   5709  2157448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell102        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_0/main_2
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2157448p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5709
-------------------------------------   ---- 
End-of-path arrival time (ps)           5709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2156876  RISE       1
MODIN13_0/main_2                              macrocell103   3769   5709  2157448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell103        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 2157513p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q       macrocell114   1250   1250  2149995  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_4  macrocell115   4394   5644  2157513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell115        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_3\/q
Path End       : \UART_STIM_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157513p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell114        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_3\/q               macrocell114   1250   1250  2149995  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/main_2  macrocell117   4394   5644  2157513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0             macrocell117        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_1\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 2157711p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell118        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:pollcount_1\/q      macrocell118   1250   1250  2152035  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_9  macrocell112   4196   5446  2157711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_1\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 2157711p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5446
-------------------------------------   ---- 
End-of-path arrival time (ps)           5446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:pollcount_1\/q       macrocell118   1250   1250  2152035  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_6  macrocell120   4196   5446  2157711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell120        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_bitclk\/q
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 2157812p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell110        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_bitclk\/q        macrocell110   1250   1250  2157097  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_5  macrocell107   4094   5344  2157812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_bitclk\/q
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 2157812p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell110        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_bitclk\/q        macrocell110   1250   1250  2157097  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_5  macrocell109   4094   5344  2157812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_load_fifo\/q
Path End       : \UART_STIM_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_STIM_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157889p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3130
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5648
-------------------------------------   ---- 
End-of-path arrival time (ps)           5648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell113        0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_load_fifo\/q            macrocell113     1250   1250  2155393  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell15   4398   5648  2157889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell15      0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_0\/q
Path End       : \UART_STIM_0:BUART:txn\/main_2
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 2158027p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_0\/q  macrocell92   1250   1250  2149145  RISE       1
\UART_STIM_0:BUART:txn\/main_2    macrocell90   3879   5129  2158027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 2158178p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q       macrocell107   1250   1250  2147458  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_0  macrocell108   3729   4979  2158178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_1\/q
Path End       : \UART_STIM_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_STIM_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158178p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_1\/q      macrocell107   1250   1250  2147458  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/main_0  macrocell110   3729   4979  2158178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell110        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 2158246p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_last\/clock_0                        macrocell105        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_last\/q          macrocell105   1250   1250  2158246  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_6  macrocell99    3661   4911  2158246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_1\/q
Path End       : \UART_STIM_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_STIM_1:BUART:pollcount_1\/clock_0
Path slack     : 2158261p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell118        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:pollcount_1\/q       macrocell118   1250   1250  2152035  RISE       1
\UART_STIM_1:BUART:pollcount_1\/main_3  macrocell118   3646   4896  2158261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell118        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_STIM_0:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158305p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158305  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/main_2   macrocell100   2912   4852  2158305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell100        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 2158308p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_bitclk_enable\/clock_0               macrocell100        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  2155402  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_3   macrocell99    3599   4849  2158308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_8
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 2158387p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158387  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_8         macrocell96   2830   4770  2158387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2158387p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158387  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_5       macrocell97   2830   4770  2158387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell97         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 2158387p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158387  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_5         macrocell98   2830   4770  2158387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158414  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_8         macrocell112   2802   4742  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158414  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_7       macrocell113   2802   4742  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell113        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 2158414p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158414  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_7         macrocell114   2802   4742  2158414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_7
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 2158415p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158387  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_7         macrocell99   2802   4742  2158415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 2158417p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158414  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_8         macrocell115   2800   4740  2158417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell115        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 2158418p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158418  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_7         macrocell112   2798   4738  2158418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158418p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158418  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_6       macrocell113   2798   4738  2158418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell113        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 2158418p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158418  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_6         macrocell114   2798   4738  2158418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 2158422p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158422  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_6         macrocell112   2795   4735  2158422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158422p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158422  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_5       macrocell113   2795   4735  2158422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell113        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 2158422p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158422  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_5         macrocell114   2795   4735  2158422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 2158431p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158418  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_7         macrocell115   2786   4726  2158431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell115        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 2158434p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158422  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_6         macrocell115   2782   4722  2158434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell115        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 2158529p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2158529  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_4               macrocell107     4438   4628  2158529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 2158529p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2158529  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_4               macrocell109     4438   4628  2158529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 2158621p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q       macrocell99   1250   1250  2149721  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_5  macrocell96   3286   4536  2158621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2158621p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q         macrocell99   1250   1250  2149721  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_4  macrocell97   3286   4536  2158621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell97         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 2158621p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q       macrocell99   1250   1250  2149721  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_4  macrocell98   3286   4536  2158621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_2\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_5
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 2158621p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_2\/q        macrocell99    1250   1250  2149721  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_5  macrocell104   3286   4536  2158621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:txn\/main_2
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 2158645p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q  macrocell108   1250   1250  2149690  RISE       1
\UART_STIM_1:BUART:txn\/main_2    macrocell106   3262   4512  2158645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 2158648p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q       macrocell108   1250   1250  2149690  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_1  macrocell108   3259   4509  2158648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_STIM_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158648p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q      macrocell108   1250   1250  2149690  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/main_1  macrocell110   3259   4509  2158648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell110        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 2158652p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q       macrocell108   1250   1250  2149690  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_1  macrocell107   3255   4505  2158652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_0\/q
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 2158652p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_0\/q       macrocell108   1250   1250  2149690  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_1  macrocell109   3255   4505  2158652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 2158662p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_ctrl_mark_last\/clock_0              macrocell95         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  2151144  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_1    macrocell99   3245   4495  2158662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158662p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_ctrl_mark_last\/clock_0              macrocell95         0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_ctrl_mark_last\/q        macrocell95    1250   1250  2151144  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/main_0  macrocell101   3245   4495  2158662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0             macrocell101        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 2158673p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell102        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q                            macrocell102   1250   1250  2153370  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_6  macrocell96    3234   4484  2158673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_6
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 2158673p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell102        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q                             macrocell102   1250   1250  2153370  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_6  macrocell104   3234   4484  2158673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 2158691p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_ctrl_mark_last\/clock_0              macrocell95         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  2151144  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_1    macrocell96   3216   4466  2158691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2158691p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_ctrl_mark_last\/clock_0              macrocell95         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  2151144  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_0  macrocell97   3216   4466  2158691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell97         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_0
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 2158691p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_ctrl_mark_last\/clock_0              macrocell95         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  2151144  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_0    macrocell98   3216   4466  2158691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 2158691p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_ctrl_mark_last\/clock_0              macrocell95         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_ctrl_mark_last\/q  macrocell95    1250   1250  2151144  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_1   macrocell104   3216   4466  2158691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_1/main_4
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2158725p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell103        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell103   1250   1250  2152495  RISE       1
MODIN13_1/main_4  macrocell102   3182   4432  2158725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell102        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_0/main_3
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2158725p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell103        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell103   1250   1250  2152495  RISE       1
MODIN13_0/main_3  macrocell103   3182   4432  2158725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell103        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 2158797p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q  macrocell116   1250   1250  2155527  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_3   macrocell115   3110   4360  2158797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell115        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 2158805p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q       macrocell112   1250   1250  2151286  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_2  macrocell115   3102   4352  2158805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell115        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158805p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q               macrocell112   1250   1250  2151286  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/main_1  macrocell117   3102   4352  2158805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0             macrocell117        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 2158821p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q  macrocell116   1250   1250  2155527  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_3   macrocell112   3086   4336  2158821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158821p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell116        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q   macrocell116   1250   1250  2155527  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_2  macrocell113   3086   4336  2158821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell113        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 2158821p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q  macrocell116   1250   1250  2155527  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_2   macrocell114   3086   4336  2158821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 2158821p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_bitclk_enable\/q  macrocell116   1250   1250  2155527  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_3  macrocell120   3086   4336  2158821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell120        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 2158822p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q       macrocell112   1250   1250  2151286  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_2  macrocell112   3085   4335  2158822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158822p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q         macrocell112   1250   1250  2151286  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_1  macrocell113   3085   4335  2158822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell113        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 2158822p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q       macrocell112   1250   1250  2151286  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_1  macrocell114   3085   4335  2158822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_0\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 2158822p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_0\/q        macrocell112   1250   1250  2151286  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_2  macrocell120   3085   4335  2158822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell120        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 2158833p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q       macrocell96   1250   1250  2151314  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_2  macrocell99   3074   4324  2158833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158833p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4324
-------------------------------------   ---- 
End-of-path arrival time (ps)           4324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q               macrocell96    1250   1250  2151314  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/main_1  macrocell101   3074   4324  2158833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0             macrocell101        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_STIM_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_STIM_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158895p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158895  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/main_0   macrocell116   2322   4262  2158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell116        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_STIM_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_STIM_1:BUART:pollcount_1\/clock_0
Path slack     : 2158895p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158895  RISE       1
\UART_STIM_1:BUART:pollcount_1\/main_1        macrocell118   2322   4262  2158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell118        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_STIM_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_STIM_1:BUART:pollcount_0\/clock_0
Path slack     : 2158895p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158895  RISE       1
\UART_STIM_1:BUART:pollcount_0\/main_1        macrocell119   2322   4262  2158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_STIM_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_STIM_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158895p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158895  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/main_2   macrocell116   2322   4262  2158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell116        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_STIM_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_STIM_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158895p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158895  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/main_1   macrocell116   2321   4261  2158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_bitclk_enable\/clock_0               macrocell116        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_STIM_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_STIM_1:BUART:pollcount_1\/clock_0
Path slack     : 2158895p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158895  RISE       1
\UART_STIM_1:BUART:pollcount_1\/main_2        macrocell118   2321   4261  2158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell118        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_STIM_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_STIM_1:BUART:pollcount_0\/clock_0
Path slack     : 2158895p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158895  RISE       1
\UART_STIM_1:BUART:pollcount_0\/main_2        macrocell119   2321   4261  2158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 2158905p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2149942  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_2               macrocell107     4062   4252  2158905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 2158905p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2149942  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_2               macrocell109     4062   4252  2158905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 2158984p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q       macrocell96   1250   1250  2151314  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_2  macrocell96   2923   4173  2158984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2158984p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q         macrocell96   1250   1250  2151314  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_1  macrocell97   2923   4173  2158984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell97         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_1
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 2158984p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q       macrocell96   1250   1250  2151314  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_1  macrocell98   2923   4173  2158984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_0\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 2158984p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_0\/q        macrocell96    1250   1250  2151314  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_2  macrocell104   2923   4173  2158984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_4
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 2158993p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  2158993  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_4               macrocell91      3974   4164  2158993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_4
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 2158993p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  2158993  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_4               macrocell93      3974   4164  2158993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:txn\/main_4
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 2158998p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q  macrocell109   1250   1250  2150041  RISE       1
\UART_STIM_1:BUART:txn\/main_4    macrocell106   2908   4158  2158998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_STIM_1:BUART:tx_state_1\/clock_0
Path slack     : 2159004p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q       macrocell109   1250   1250  2150041  RISE       1
\UART_STIM_1:BUART:tx_state_1\/main_3  macrocell107   2903   4153  2159004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_1\/clock_0                     macrocell107        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_STIM_1:BUART:tx_state_2\/clock_0
Path slack     : 2159004p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q       macrocell109   1250   1250  2150041  RISE       1
\UART_STIM_1:BUART:tx_state_2\/main_3  macrocell109   2903   4153  2159004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 2159005p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q       macrocell109   1250   1250  2150041  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_4  macrocell108   2902   4152  2159005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:tx_state_2\/q
Path End       : \UART_STIM_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_STIM_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159005p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_2\/clock_0                     macrocell109        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:tx_state_2\/q      macrocell109   1250   1250  2150041  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/main_3  macrocell110   2902   4152  2159005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell110        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_1:BUART:txn\/main_5
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 2159098p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2158529  RISE       1
\UART_STIM_1:BUART:txn\/main_5                      macrocell106     3869   4059  2159098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 2159109p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell119        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q       macrocell119   1250   1250  2152899  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_10  macrocell112   2798   4048  2159109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 2159109p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell119        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q       macrocell119   1250   1250  2152899  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_7  macrocell120   2798   4048  2159109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell120        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_STIM_1:BUART:pollcount_1\/clock_0
Path slack     : 2159124p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell119        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q       macrocell119   1250   1250  2152899  RISE       1
\UART_STIM_1:BUART:pollcount_1\/main_4  macrocell118   2782   4032  2159124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_1\/clock_0                    macrocell118        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:pollcount_0\/q
Path End       : \UART_STIM_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_STIM_1:BUART:pollcount_0\/clock_0
Path slack     : 2159124p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell119        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:pollcount_0\/q       macrocell119   1250   1250  2152899  RISE       1
\UART_STIM_1:BUART:pollcount_0\/main_3  macrocell119   2782   4032  2159124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:pollcount_0\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_bitclk\/q
Path End       : \UART_STIM_0:BUART:txn\/main_6
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 2159205p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_bitclk\/q  macrocell94   1250   1250  2156796  RISE       1
\UART_STIM_0:BUART:txn\/main_6   macrocell90   2701   3951  2159205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_bitclk\/q
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_5
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 2159207p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3950
-------------------------------------   ---- 
End-of-path arrival time (ps)           3950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_bitclk\/q        macrocell94   1250   1250  2156796  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_5  macrocell92   2700   3950  2159207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_state_2\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_state_2\/clock_0
Path slack     : 2159297p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q       macrocell98   1250   1250  2151779  RISE       1
\UART_STIM_0:BUART:rx_state_2\/main_4  macrocell99   2609   3859  2159297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_2\/clock_0                     macrocell99         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159297p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q               macrocell98    1250   1250  2151779  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/main_2  macrocell101   2609   3859  2159297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_stop1_reg\/clock_0             macrocell101        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_state_0\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_state_0\/clock_0
Path slack     : 2159303p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q       macrocell98   1250   1250  2151779  RISE       1
\UART_STIM_0:BUART:rx_state_0\/main_4  macrocell96   2604   3854  2159303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_0\/clock_0                     macrocell96         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_load_fifo\/clock_0
Path slack     : 2159303p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q         macrocell98   1250   1250  2151779  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/main_3  macrocell97   2604   3854  2159303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell97         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_state_3\/main_3
Capture Clock  : \UART_STIM_0:BUART:rx_state_3\/clock_0
Path slack     : 2159303p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q       macrocell98   1250   1250  2151779  RISE       1
\UART_STIM_0:BUART:rx_state_3\/main_3  macrocell98   2604   3854  2159303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_state_3\/q
Path End       : \UART_STIM_0:BUART:rx_status_3\/main_4
Capture Clock  : \UART_STIM_0:BUART:rx_status_3\/clock_0
Path slack     : 2159303p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_state_3\/clock_0                     macrocell98         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_state_3\/q        macrocell98    1250   1250  2151779  RISE       1
\UART_STIM_0:BUART:rx_status_3\/main_4  macrocell104   2604   3854  2159303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell104        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell115        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q       macrocell115   1250   1250  2151793  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_5  macrocell115   2596   3846  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell115        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell115        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q               macrocell115   1250   1250  2151793  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/main_3  macrocell117   2596   3846  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_stop1_reg\/clock_0             macrocell117        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_state_0\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell115        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q       macrocell115   1250   1250  2151793  RISE       1
\UART_STIM_1:BUART:rx_state_0\/main_5  macrocell112   2595   3845  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_0\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell115        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q         macrocell115   1250   1250  2151793  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/main_4  macrocell113   2595   3845  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_load_fifo\/clock_0                   macrocell113        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_STIM_1:BUART:rx_state_3\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell115        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q       macrocell115   1250   1250  2151793  RISE       1
\UART_STIM_1:BUART:rx_state_3\/main_4  macrocell114   2595   3845  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_3\/clock_0                     macrocell114        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_state_2\/q
Path End       : \UART_STIM_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_STIM_1:BUART:rx_status_3\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell115        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_state_2\/q        macrocell115   1250   1250  2151793  RISE       1
\UART_STIM_1:BUART:rx_status_3\/main_5  macrocell120   2595   3845  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell120        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_2
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2150171  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_2               macrocell91      3653   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_2
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2150171  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_2               macrocell93      3653   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_STIM_1:BUART:tx_state_0\/clock_0
Path slack     : 2159315p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2149942  RISE       1
\UART_STIM_1:BUART:tx_state_0\/main_2               macrocell108     3652   3842  2159315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_state_0\/clock_0                     macrocell108        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_STIM_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159315p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2149942  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/main_2                macrocell110     3652   3842  2159315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:tx_bitclk\/clock_0                      macrocell110        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:txn\/q
Path End       : \UART_STIM_0:BUART:txn\/main_0
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 2159378p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:txn\/q       macrocell90   1250   1250  2159378  RISE       1
\UART_STIM_0:BUART:txn\/main_0  macrocell90   2528   3778  2159378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:tx_state_0\/main_2
Capture Clock  : \UART_STIM_0:BUART:tx_state_0\/clock_0
Path slack     : 2159422p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3734
-------------------------------------   ---- 
End-of-path arrival time (ps)           3734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2150171  RISE       1
\UART_STIM_0:BUART:tx_state_0\/main_2               macrocell92      3544   3734  2159422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_0\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_STIM_0:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_STIM_0:BUART:tx_bitclk\/clock_0
Path slack     : 2159422p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3734
-------------------------------------   ---- 
End-of-path arrival time (ps)           3734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2150171  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/main_2                macrocell94      3544   3734  2159422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_bitclk\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_last\/q
Path End       : \UART_STIM_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_STIM_1:BUART:rx_state_2\/clock_0
Path slack     : 2159588p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_last\/clock_0                        macrocell121        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_last\/q          macrocell121   1250   1250  2159588  RISE       1
\UART_STIM_1:BUART:rx_state_2\/main_9  macrocell115   2319   3569  2159588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_state_2\/clock_0                     macrocell115        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_3
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 2159598p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q       macrocell93   1250   1250  2147478  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_3  macrocell91   2309   3559  2159598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_2\/q
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_3
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 2159598p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_2\/q       macrocell93   1250   1250  2147478  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_3  macrocell93   2309   3559  2159598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : MODIN13_1/main_3
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2159600p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell102        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q       macrocell102   1250   1250  2153370  RISE       1
MODIN13_1/main_3  macrocell102   2307   3557  2159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell102        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:txn\/q
Path End       : \UART_STIM_1:BUART:txn\/main_0
Capture Clock  : \UART_STIM_1:BUART:txn\/clock_0
Path slack     : 2159608p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell106        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:txn\/q       macrocell106   1250   1250  2159608  RISE       1
\UART_STIM_1:BUART:txn\/main_0  macrocell106   2299   3549  2159608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:txn\/clock_0                            macrocell106        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:tx_state_1\/main_0
Capture Clock  : \UART_STIM_0:BUART:tx_state_1\/clock_0
Path slack     : 2159619p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q       macrocell91   1250   1250  2148023  RISE       1
\UART_STIM_0:BUART:tx_state_1\/main_0  macrocell91   2287   3537  2159619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:tx_state_1\/q
Path End       : \UART_STIM_0:BUART:tx_state_2\/main_0
Capture Clock  : \UART_STIM_0:BUART:tx_state_2\/clock_0
Path slack     : 2159619p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_1\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:tx_state_1\/q       macrocell91   1250   1250  2148023  RISE       1
\UART_STIM_0:BUART:tx_state_2\/main_0  macrocell93   2287   3537  2159619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:tx_state_2\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_STIM_0:BUART:txn\/main_5
Capture Clock  : \UART_STIM_0:BUART:txn\/clock_0
Path slack     : 2159749p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3407
-------------------------------------   ---- 
End-of-path arrival time (ps)           3407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  2158993  RISE       1
\UART_STIM_0:BUART:txn\/main_5                      macrocell90      3217   3407  2159749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:txn\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_load_fifo\/q
Path End       : \UART_STIM_0:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_STIM_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159976p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                               -3130
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_load_fifo\/clock_0                   macrocell97         0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_load_fifo\/q            macrocell97      1250   1250  2154139  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   2311   3561  2159976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell12      0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_0:BUART:rx_status_3\/q
Path End       : \UART_STIM_0:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_STIM_0:BUART:sRX:RxSts\/clock
Path slack     : 2161988p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_0_IntClock:R#1 vs. UART_STIM_0_IntClock:R#2)   2166667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:rx_status_3\/clock_0                    macrocell104        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_STIM_0:BUART:rx_status_3\/q       macrocell104   1250   1250  2161988  RISE       1
\UART_STIM_0:BUART:sRX:RxSts\/status_3  statusicell8   2929   4179  2161988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_STIM_0:BUART:sRX:RxSts\/clock                        statusicell8        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_STIM_1:BUART:rx_status_3\/q
Path End       : \UART_STIM_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_STIM_1:BUART:sRX:RxSts\/clock
Path slack     : 2162023p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (UART_STIM_1_IntClock:R#1 vs. UART_STIM_1_IntClock:R#2)   2166667
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:rx_status_3\/clock_0                    macrocell120        0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_STIM_1:BUART:rx_status_3\/q       macrocell120    1250   1250  2162023  RISE       1
\UART_STIM_1:BUART:sRX:RxSts\/status_3  statusicell10   2894   4144  2162023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_STIM_1:BUART:sRX:RxSts\/clock                        statusicell10       0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_MODX_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 99977619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17021
-------------------------------------   ----- 
End-of-path arrival time (ps)           17021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_1:BUART:rx_counter_load\/main_0  macrocell5    9486  10736  99977619  RISE       1
\UART_MODX_1:BUART:rx_counter_load\/q       macrocell5    3350  14086  99977619  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/load   count7cell    2935  17021  99977619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_MODX_0:BUART:sRX:RxBitCounter\/clock
Path slack     : 99977686p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16954
-------------------------------------   ----- 
End-of-path arrival time (ps)           16954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_0:BUART:rx_counter_load\/main_0  macrocell13  10042  11292  99977686  RISE       1
\UART_MODX_0:BUART:rx_counter_load\/q       macrocell13   3350  14642  99977686  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/load   count7cell    2312  16954  99977686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99978668p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15322
-------------------------------------   ----- 
End-of-path arrival time (ps)           15322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q         macrocell49     1250   1250  99977619  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3  14072  15322  99978668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99980610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15880
-------------------------------------   ----- 
End-of-path arrival time (ps)           15880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_0    macrocell67  14630  15880  99980610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99980610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15880
-------------------------------------   ----- 
End-of-path arrival time (ps)           15880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_0    macrocell68  14630  15880  99980610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99980610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15880
-------------------------------------   ----- 
End-of-path arrival time (ps)           15880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q        macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/main_0  macrocell70  14630  15880  99980610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0             macrocell70         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_MODX_2:BUART:sRX:RxBitCounter\/clock
Path slack     : 99980844p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -5360
--------------------------------------------   --------- 
End-of-path required time (ps)                  99994640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13796
-------------------------------------   ----- 
End-of-path arrival time (ps)           13796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q     macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_2:BUART:rx_counter_load\/main_0  macrocell21   6933   8183  99980844  RISE       1
\UART_MODX_2:BUART:rx_counter_load\/q       macrocell21   3350  11533  99980844  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/load   count7cell    2264  13796  99980844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99981597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14893
-------------------------------------   ----- 
End-of-path arrival time (ps)           14893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_0  macrocell81  13643  14893  99981597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99981597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14893
-------------------------------------   ----- 
End-of-path arrival time (ps)           14893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_0    macrocell83  13643  14893  99981597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99981597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14893
-------------------------------------   ----- 
End-of-path arrival time (ps)           14893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q        macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/main_0  macrocell85  13643  14893  99981597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0             macrocell85         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_2:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_MODX_2:BUART:sTX:TxSts\/clock
Path slack     : 99982117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17383
-------------------------------------   ----- 
End-of-path arrival time (ps)           17383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  99982117  RISE       1
\UART_MODX_2:BUART:tx_status_0\/main_3                 macrocell19     4556   8136  99982117  RISE       1
\UART_MODX_2:BUART:tx_status_0\/q                      macrocell19     3350  11486  99982117  RISE       1
\UART_MODX_2:BUART:sTX:TxSts\/status_0                 statusicell5    5897  17383  99982117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxSts\/clock                        statusicell5        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 99982175p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6190
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11635
-------------------------------------   ----- 
End-of-path arrival time (ps)           11635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q                      macrocell63     1250   1250  99982175  RISE       1
\UART_MODX_0:BUART:counter_load_not\/main_3           macrocell10     4162   5412  99982175  RISE       1
\UART_MODX_0:BUART:counter_load_not\/q                macrocell10     3350   8762  99982175  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2873  11635  99982175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 99982485p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6190
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11325
-------------------------------------   ----- 
End-of-path arrival time (ps)           11325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q                      macrocell45     1250   1250  99982485  RISE       1
\UART_MODX_1:BUART:counter_load_not\/main_0           macrocell2      4423   5673  99982485  RISE       1
\UART_MODX_1:BUART:counter_load_not\/q                macrocell2      3350   9023  99982485  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2302  11325  99982485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99982712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11278
-------------------------------------   ----- 
End-of-path arrival time (ps)           11278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q         macrocell49     1250   1250  99977619  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9  10028  11278  99982712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 99982840p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6190
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10970
-------------------------------------   ----- 
End-of-path arrival time (ps)           10970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q                      macrocell78     1250   1250  99982840  RISE       1
\UART_MODX_2:BUART:counter_load_not\/main_3           macrocell18     4076   5326  99982840  RISE       1
\UART_MODX_2:BUART:counter_load_not\/q                macrocell18     3350   8676  99982840  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2294  10970  99982840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_MODX_1:BUART:sRX:RxSts\/clock
Path slack     : 99983850p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15650
-------------------------------------   ----- 
End-of-path arrival time (ps)           15650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  99983850  RISE       1
\UART_MODX_1:BUART:rx_status_4\/main_1                 macrocell7      2907   6487  99983850  RISE       1
\UART_MODX_1:BUART:rx_status_4\/q                      macrocell7      3350   9837  99983850  RISE       1
\UART_MODX_1:BUART:sRX:RxSts\/status_4                 statusicell2    5813  15650  99983850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_0:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_MODX_0:BUART:sRX:RxSts\/clock
Path slack     : 99984316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15184
-------------------------------------   ----- 
End-of-path arrival time (ps)           15184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  99984316  RISE       1
\UART_MODX_0:BUART:rx_status_4\/main_1                 macrocell15     6013   9593  99984316  RISE       1
\UART_MODX_0:BUART:rx_status_4\/q                      macrocell15     3350  12943  99984316  RISE       1
\UART_MODX_0:BUART:sRX:RxSts\/status_4                 statusicell4    2241  15184  99984316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99985198p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11292
-------------------------------------   ----- 
End-of-path arrival time (ps)           11292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_0    macrocell65  10042  11292  99985198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99985198p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11292
-------------------------------------   ----- 
End-of-path arrival time (ps)           11292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_0  macrocell66  10042  11292  99985198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99985198p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11292
-------------------------------------   ----- 
End-of-path arrival time (ps)           11292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_0   macrocell73  10042  11292  99985198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99985754p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10736
-------------------------------------   ----- 
End-of-path arrival time (ps)           10736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_1    macrocell50   9486  10736  99985754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99985754p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10736
-------------------------------------   ----- 
End-of-path arrival time (ps)           10736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_1   macrocell58   9486  10736  99985754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99985819p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8171
-------------------------------------   ---- 
End-of-path arrival time (ps)           8171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q         macrocell49     1250   1250  99977619  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   6921   8171  99985819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_MODX_1:BUART:sTX:TxSts\/clock
Path slack     : 99986306p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13194
-------------------------------------   ----- 
End-of-path arrival time (ps)           13194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  99986306  RISE       1
\UART_MODX_1:BUART:tx_status_0\/main_3                 macrocell3      3934   7514  99986306  RISE       1
\UART_MODX_1:BUART:tx_status_0\/q                      macrocell3      3350  10864  99986306  RISE       1
\UART_MODX_1:BUART:sTX:TxSts\/status_0                 statusicell1    2330  13194  99986306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_2:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_MODX_2:BUART:sRX:RxSts\/clock
Path slack     : 99986602p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12898
-------------------------------------   ----- 
End-of-path arrival time (ps)           12898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  99986602  RISE       1
\UART_MODX_2:BUART:rx_status_4\/main_1                 macrocell23     3652   7232  99986602  RISE       1
\UART_MODX_2:BUART:rx_status_4\/q                      macrocell23     3350  10582  99986602  RISE       1
\UART_MODX_2:BUART:sRX:RxSts\/status_4                 statusicell6    2317  12898  99986602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxSts\/clock                        statusicell6        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_0:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_MODX_0:BUART:sTX:TxSts\/clock
Path slack     : 99987009p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12491
-------------------------------------   ----- 
End-of-path arrival time (ps)           12491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  99987009  RISE       1
\UART_MODX_0:BUART:tx_status_0\/main_3                 macrocell11     3254   6834  99987009  RISE       1
\UART_MODX_0:BUART:tx_status_0\/q                      macrocell11     3350  10184  99987009  RISE       1
\UART_MODX_0:BUART:sTX:TxSts\/status_0                 statusicell3    2308  12491  99987009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxSts\/clock                        statusicell3        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99987383p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6607
-------------------------------------   ---- 
End-of-path arrival time (ps)           6607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell69         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q          macrocell69     1250   1250  99987383  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   5357   6607  99987383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:txn\/main_1
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99987471p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9019
-------------------------------------   ---- 
End-of-path arrival time (ps)           9019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q  macrocell45   1250   1250  99982485  RISE       1
\UART_MODX_1:BUART:txn\/main_1    macrocell44   7769   9019  99987471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99987681p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  99987383  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_2   macrocell67   7559   8809  99987681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99987681p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  99987383  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_3   macrocell68   7559   8809  99987681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99988186p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5804
-------------------------------------   ---- 
End-of-path arrival time (ps)           5804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q                macrocell65     1250   1250  99985434  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4554   5804  99988186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99988307p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8183
-------------------------------------   ---- 
End-of-path arrival time (ps)           8183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_0    macrocell80   6933   8183  99988307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99988307p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8183
-------------------------------------   ---- 
End-of-path arrival time (ps)           8183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_0    macrocell82   6933   8183  99988307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99988307p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8183
-------------------------------------   ---- 
End-of-path arrival time (ps)           8183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_0   macrocell88   6933   8183  99988307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_MODX_1:BUART:txn\/main_3
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99988448p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8042
-------------------------------------   ---- 
End-of-path arrival time (ps)           8042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  99988448  RISE       1
\UART_MODX_1:BUART:txn\/main_3                macrocell44     3672   8042  99988448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99988452p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5538
-------------------------------------   ---- 
End-of-path arrival time (ps)           5538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q                macrocell45     1250   1250  99982485  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4288   5538  99988452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99988479p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_0  macrocell51   6761   8011  99988479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99988479p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_0    macrocell52   6761   8011  99988479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99988479p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q  macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_1    macrocell53   6761   8011  99988479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99988479p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_ctrl_mark_last\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_ctrl_mark_last\/q        macrocell49   1250   1250  99977619  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/main_0  macrocell55   6761   8011  99988479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0             macrocell55         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99988588p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  99987383  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_3   macrocell65   6652   7902  99988588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99988588p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell69         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q   macrocell69   1250   1250  99987383  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_2  macrocell66   6652   7902  99988588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99988588p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell69         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_bitclk_enable\/q  macrocell69   1250   1250  99987383  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_3  macrocell73   6652   7902  99988588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99988917p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5073
-------------------------------------   ---- 
End-of-path arrival time (ps)           5073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q                macrocell50     1250   1250  99983929  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3823   5073  99988917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99988973p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q                macrocell80     1250   1250  99985550  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   3767   5017  99988973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99988981p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q                macrocell46     1250   1250  99983433  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3759   5009  99988981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99988984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7506
-------------------------------------   ---- 
End-of-path arrival time (ps)           7506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99988984  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_7       macrocell81   5566   7506  99988984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_9
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99988984p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7506
-------------------------------------   ---- 
End-of-path arrival time (ps)           7506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99988984  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_9         macrocell83   5566   7506  99988984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989029p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99984170  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   4771   4961  99989029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99989099p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7391
-------------------------------------   ---- 
End-of-path arrival time (ps)           7391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99989099  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_9         macrocell50   5451   7391  99989099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_3
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99989149p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7341
-------------------------------------   ---- 
End-of-path arrival time (ps)           7341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  99982117  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_3                  macrocell77     3761   7341  99989149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989302p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99983457  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   4498   4688  99989302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:txn\/main_2
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99989392p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q  macrocell46   1250   1250  99983433  RISE       1
\UART_MODX_1:BUART:txn\/main_2    macrocell44   5848   7098  99989392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_load_fifo\/q
Path End       : \UART_MODX_0:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_MODX_0:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99989422p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell66         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_load_fifo\/q            macrocell66     1250   1250  99985026  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   6198   7448  99989422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99989422p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7068
-------------------------------------   ---- 
End-of-path arrival time (ps)           7068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  99986306  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_3                  macrocell46     3488   7068  99989422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989475p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q                macrocell76     1250   1250  99983652  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   3265   4515  99989475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_MODX_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989480p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q                macrocell61     1250   1250  99983080  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3260   4510  99989480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989485p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q                macrocell77     1250   1250  99983680  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   3255   4505  99989485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_MODX_0:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99989496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q                macrocell62     1250   1250  99983111  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3244   4494  99989496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99989617p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6873
-------------------------------------   ---- 
End-of-path arrival time (ps)           6873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99989099  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_6       macrocell51   4933   6873  99989617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99989617p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6873
-------------------------------------   ---- 
End-of-path arrival time (ps)           6873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99989099  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_6         macrocell52   4933   6873  99989617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99989617p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6873
-------------------------------------   ---- 
End-of-path arrival time (ps)           6873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99989099  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_8         macrocell53   4933   6873  99989617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_3
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99989630p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6860
-------------------------------------   ---- 
End-of-path arrival time (ps)           6860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  99987009  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_3                  macrocell62     3280   6860  99989630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_MODX_2:BUART:txn\/main_3
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99989822p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6668
-------------------------------------   ---- 
End-of-path arrival time (ps)           6668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:TxShifter:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  99989822  RISE       1
\UART_MODX_2:BUART:txn\/main_3                macrocell75     2298   6668  99989822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_MODX_0:BUART:txn\/main_3
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99989828p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  99989828  RISE       1
\UART_MODX_0:BUART:txn\/main_3                macrocell60     2292   6662  99989828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99989838p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6652
-------------------------------------   ---- 
End-of-path arrival time (ps)           6652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q         macrocell82   1250   1250  99984698  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_3  macrocell81   5402   6652  99989838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99989838p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6652
-------------------------------------   ---- 
End-of-path arrival time (ps)           6652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q       macrocell82   1250   1250  99984698  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_3  macrocell83   5402   6652  99989838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99989838p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6652
-------------------------------------   ---- 
End-of-path arrival time (ps)           6652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q               macrocell82   1250   1250  99984698  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/main_2  macrocell85   5402   6652  99989838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0             macrocell85         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99990097p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q          macrocell54     1250   1250  99990097  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2643   3893  99990097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99990154p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6336
-------------------------------------   ---- 
End-of-path arrival time (ps)           6336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q         macrocell80   1250   1250  99985550  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_1  macrocell81   5086   6336  99990154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99990154p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6336
-------------------------------------   ---- 
End-of-path arrival time (ps)           6336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q       macrocell80   1250   1250  99985550  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_1  macrocell83   5086   6336  99990154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99990154p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6336
-------------------------------------   ---- 
End-of-path arrival time (ps)           6336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q               macrocell80   1250   1250  99985550  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/main_1  macrocell85   5086   6336  99990154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0             macrocell85         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99990442p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell84         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q          macrocell84     1250   1250  99990442  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   2298   3548  99990442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99990444p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6046
-------------------------------------   ---- 
End-of-path arrival time (ps)           6046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q                             macrocell86   1250   1250  99986437  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_6  macrocell80   4796   6046  99990444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99990444p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6046
-------------------------------------   ---- 
End-of-path arrival time (ps)           6046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell86         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q                              macrocell86   1250   1250  99986437  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_6  macrocell88   4796   6046  99990444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_3
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99990470p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6020
-------------------------------------   ---- 
End-of-path arrival time (ps)           6020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q       macrocell78   1250   1250  99982840  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_3  macrocell76   4770   6020  99990470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_4
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99990470p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6020
-------------------------------------   ---- 
End-of-path arrival time (ps)           6020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q       macrocell78   1250   1250  99982840  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_4  macrocell77   4770   6020  99990470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_3
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99990470p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6020
-------------------------------------   ---- 
End-of-path arrival time (ps)           6020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q       macrocell78   1250   1250  99982840  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_3  macrocell78   4770   6020  99990470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_MODX_2:BUART:tx_bitclk\/clock_0
Path slack     : 99990483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6007
-------------------------------------   ---- 
End-of-path arrival time (ps)           6007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q      macrocell78   1250   1250  99982840  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/main_3  macrocell79   4757   6007  99990483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_3
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99990523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q       macrocell63   1250   1250  99982175  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_3  macrocell61   4717   5967  99990523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_4
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99990523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q       macrocell63   1250   1250  99982175  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_4  macrocell62   4717   5967  99990523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_3
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99990523p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q       macrocell63   1250   1250  99982175  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_3  macrocell63   4717   5967  99990523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99990672p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99990672  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_6       macrocell81   3878   5818  99990672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_8
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99990672p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5818
-------------------------------------   ---- 
End-of-path arrival time (ps)           5818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99990672  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_8         macrocell83   3878   5818  99990672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99990674p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990674  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_5       macrocell81   3876   5816  99990674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99990674p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990674  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_7         macrocell83   3876   5816  99990674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_MODX_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 99990705p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6010
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3285
-------------------------------------   ---- 
End-of-path arrival time (ps)           3285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99984996  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3095   3285  99990705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99990721p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5769
-------------------------------------   ---- 
End-of-path arrival time (ps)           5769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                             macrocell57   1250   1250  99986447  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_7  macrocell50   4519   5769  99990721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99990721p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5769
-------------------------------------   ---- 
End-of-path arrival time (ps)           5769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                              macrocell57   1250   1250  99986447  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_7  macrocell58   4519   5769  99990721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99990740p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99990740  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_7       macrocell51   3810   5750  99990740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99990740p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99990740  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_7         macrocell52   3810   5750  99990740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99990740p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5750
-------------------------------------   ---- 
End-of-path arrival time (ps)           5750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99990740  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_9         macrocell53   3810   5750  99990740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99990748p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990748  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_5       macrocell51   3802   5742  99990748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99990748p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990748  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_5         macrocell52   3802   5742  99990748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99990748p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990748  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_7         macrocell53   3802   5742  99990748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99990755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q         macrocell50   1250   1250  99983929  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_1  macrocell51   4485   5735  99990755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99990755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q       macrocell50   1250   1250  99983929  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_1  macrocell52   4485   5735  99990755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99990755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q       macrocell50   1250   1250  99983929  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_2  macrocell53   4485   5735  99990755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99990755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q               macrocell50   1250   1250  99983929  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/main_1  macrocell55   4485   5735  99990755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0             macrocell55         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:txn\/main_4
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99990815p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q  macrocell47   1250   1250  99984142  RISE       1
\UART_MODX_1:BUART:txn\/main_4    macrocell44   4425   5675  99990815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99990817p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5673
-------------------------------------   ---- 
End-of-path arrival time (ps)           5673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q       macrocell45   1250   1250  99982485  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_0  macrocell46   4423   5673  99990817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99990822p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q       macrocell45   1250   1250  99982485  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_0  macrocell45   4418   5668  99990822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99990822p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q       macrocell45   1250   1250  99982485  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_0  macrocell47   4418   5668  99990822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_1\/q
Path End       : \UART_MODX_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_MODX_1:BUART:tx_bitclk\/clock_0
Path slack     : 99990822p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5668
-------------------------------------   ---- 
End-of-path arrival time (ps)           5668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_1\/q      macrocell45   1250   1250  99982485  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/main_0  macrocell48   4418   5668  99990822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99990920p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5570
-------------------------------------   ---- 
End-of-path arrival time (ps)           5570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                             macrocell71   1250   1250  99986660  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_6  macrocell65   4320   5570  99990920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99990920p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5570
-------------------------------------   ---- 
End-of-path arrival time (ps)           5570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                              macrocell71   1250   1250  99986660  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_6  macrocell73   4320   5570  99990920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99990967p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q   macrocell54   1250   1250  99990097  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_2  macrocell51   4273   5523  99990967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99990967p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q  macrocell54   1250   1250  99990097  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_2   macrocell52   4273   5523  99990967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99990967p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q  macrocell54   1250   1250  99990097  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_3   macrocell53   4273   5523  99990967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_bitclk\/q
Path End       : \UART_MODX_1:BUART:txn\/main_6
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99990983p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5507
-------------------------------------   ---- 
End-of-path arrival time (ps)           5507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_bitclk\/q  macrocell48   1250   1250  99990983  RISE       1
\UART_MODX_1:BUART:txn\/main_6   macrocell44   4257   5507  99990983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99990988p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q       macrocell68   1250   1250  99983593  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_4  macrocell67   4252   5502  99990988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99990988p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q       macrocell68   1250   1250  99983593  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_5  macrocell68   4252   5502  99990988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99990988p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q               macrocell68   1250   1250  99983593  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/main_3  macrocell70   4252   5502  99990988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0             macrocell70         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_MODX_0:BUART:tx_bitclk\/clock_0
Path slack     : 99991078p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q      macrocell63   1250   1250  99982175  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/main_3  macrocell64   4162   5412  99991078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99991104p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5386
-------------------------------------   ---- 
End-of-path arrival time (ps)           5386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q       macrocell68   1250   1250  99983593  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_5  macrocell65   4136   5386  99991104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991104p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5386
-------------------------------------   ---- 
End-of-path arrival time (ps)           5386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q         macrocell68   1250   1250  99983593  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_4  macrocell66   4136   5386  99991104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_2\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99991104p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5386
-------------------------------------   ---- 
End-of-path arrival time (ps)           5386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_2\/q        macrocell68   1250   1250  99983593  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_5  macrocell73   4136   5386  99991104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99991126p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q       macrocell83   1250   1250  99983663  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_4  macrocell80   4114   5364  99991126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99991126p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q       macrocell83   1250   1250  99983663  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_4  macrocell82   4114   5364  99991126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99991126p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q        macrocell83   1250   1250  99983663  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_4  macrocell88   4114   5364  99991126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_2\/q
Path End       : \UART_MODX_2:BUART:txn\/main_4
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99991164p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5326
-------------------------------------   ---- 
End-of-path arrival time (ps)           5326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_2\/q  macrocell78   1250   1250  99982840  RISE       1
\UART_MODX_2:BUART:txn\/main_4    macrocell75   4076   5326  99991164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99991180p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5310
-------------------------------------   ---- 
End-of-path arrival time (ps)           5310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991180  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_6         macrocell67   3370   5310  99991180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_8
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99991180p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5310
-------------------------------------   ---- 
End-of-path arrival time (ps)           5310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991180  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_8         macrocell68   3370   5310  99991180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_MODX_0:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991318p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99991318  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/main_1   macrocell69   3232   5172  99991318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell69         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 99991335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99991318  RISE       1
MODIN5_1/main_2                               macrocell71   3215   5155  99991335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 99991335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99991318  RISE       1
MODIN5_0/main_2                               macrocell72   3215   5155  99991335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99991360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991360  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_7         macrocell67   3190   5130  99991360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_9
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99991360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991360  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_9         macrocell68   3190   5130  99991360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99991374p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991374  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_5         macrocell67   3176   5116  99991374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99991374p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991374  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_7         macrocell68   3176   5116  99991374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_status_3\/q
Path End       : \UART_MODX_0:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_MODX_0:BUART:sRX:RxSts\/clock
Path slack     : 99991433p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8067
-------------------------------------   ---- 
End-of-path arrival time (ps)           8067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell73         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_status_3\/q       macrocell73    1250   1250  99991433  RISE       1
\UART_MODX_0:BUART:sRX:RxSts\/status_3  statusicell4   6817   8067  99991433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_MODX_0:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_MODX_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991481p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991481  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/main_0   macrocell69   3069   5009  99991481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell69         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 99991492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991481  RISE       1
MODIN5_1/main_1                               macrocell71   3058   4998  99991492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 99991492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991481  RISE       1
MODIN5_0/main_1                               macrocell72   3058   4998  99991492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_10
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99991522p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99988984  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_10        macrocell80   3028   4968  99991522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99991522p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99988984  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_7         macrocell82   3028   4968  99991522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99991625p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99990740  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_10        macrocell50   2925   4865  99991625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99991631p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990748  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_8         macrocell50   2919   4859  99991631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_MODX_0:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991647p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  99991647  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/main_2   macrocell69   2903   4843  99991647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_bitclk_enable\/clock_0               macrocell69         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_last\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99991658p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_last\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_last\/q          macrocell74   1250   1250  99991658  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_6  macrocell68   3582   4832  99991658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_MODX_2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_MODX_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991722p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991722  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/main_0   macrocell84   2828   4768  99991722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell84         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 99991722p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991722  RISE       1
MODIN9_1/main_0                               macrocell86   2828   4768  99991722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 99991722p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99991722  RISE       1
MODIN9_0/main_0                               macrocell87   2828   4768  99991722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_MODX_2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991726p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  99991726  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/main_2   macrocell84   2824   4764  99991726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell84         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_MODX_2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99991735p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99991735  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/main_1   macrocell84   2815   4755  99991735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell84         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 99991735p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99991735  RISE       1
MODIN9_1/main_1                               macrocell86   2815   4755  99991735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 99991735p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99991735  RISE       1
MODIN9_0/main_1                               macrocell87   2815   4755  99991735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99991766p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q       macrocell46   1250   1250  99983433  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_1  macrocell46   3474   4724  99991766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99991774p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q       macrocell46   1250   1250  99983433  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_1  macrocell45   3466   4716  99991774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99991774p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q       macrocell46   1250   1250  99983433  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_1  macrocell47   3466   4716  99991774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_0\/q
Path End       : \UART_MODX_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_MODX_1:BUART:tx_bitclk\/clock_0
Path slack     : 99991774p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_0\/q      macrocell46   1250   1250  99983433  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/main_1  macrocell48   3466   4716  99991774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99991819p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                             macrocell56   1250   1250  99987005  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_6  macrocell50   3421   4671  99991819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99991819p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                              macrocell56   1250   1250  99987005  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_6  macrocell58   3421   4671  99991819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99991851p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q  macrocell54   1250   1250  99990097  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_3   macrocell50   3389   4639  99991851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99991851p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_bitclk_enable\/q  macrocell54   1250   1250  99990097  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_3  macrocell58   3389   4639  99991851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99991869p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q                             macrocell87   1250   1250  99987004  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_7  macrocell80   3371   4621  99991869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_7
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99991869p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q                              macrocell87   1250   1250  99987004  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_7  macrocell88   3371   4621  99991869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99991910p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q       macrocell52   1250   1250  99983775  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_4  macrocell50   3330   4580  99991910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99991910p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q        macrocell52   1250   1250  99983775  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_4  macrocell58   3330   4580  99991910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_9
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99991912p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991180  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_9         macrocell65   2638   4578  99991912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99991912p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99991180  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_6       macrocell66   2638   4578  99991912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_2\/q
Path End       : \UART_MODX_0:BUART:txn\/main_4
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99991935p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4555
-------------------------------------   ---- 
End-of-path arrival time (ps)           4555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_2\/q  macrocell63   1250   1250  99982175  RISE       1
\UART_MODX_0:BUART:txn\/main_4    macrocell60   3305   4555  99991935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_4
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99991948p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4542
-------------------------------------   ---- 
End-of-path arrival time (ps)           4542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  99991948  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_4               macrocell61     4352   4542  99991948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_4
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99991948p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4542
-------------------------------------   ---- 
End-of-path arrival time (ps)           4542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  99991948  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_4               macrocell63     4352   4542  99991948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99991961p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                             macrocell72   1250   1250  99987178  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_7  macrocell65   3279   4529  99991961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99991961p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                              macrocell72   1250   1250  99987178  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_7  macrocell73   3279   4529  99991961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_MODX_2:BUART:tx_bitclk\/clock_0
Path slack     : 99991975p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q      macrocell76   1250   1250  99983652  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/main_0  macrocell79   3265   4515  99991975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:txn\/main_1
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99991976p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q  macrocell76   1250   1250  99983652  RISE       1
\UART_MODX_2:BUART:txn\/main_1    macrocell75   3264   4514  99991976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_MODX_0:BUART:tx_bitclk\/clock_0
Path slack     : 99991982p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q      macrocell61   1250   1250  99983080  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/main_0  macrocell64   3258   4508  99991982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:txn\/main_1
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99991985p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q  macrocell61   1250   1250  99983080  RISE       1
\UART_MODX_0:BUART:txn\/main_1    macrocell60   3255   4505  99991985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_0
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99991985p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q       macrocell76   1250   1250  99983652  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_0  macrocell76   3255   4505  99991985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_0
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99991985p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q       macrocell76   1250   1250  99983652  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_0  macrocell77   3255   4505  99991985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_1\/q
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_0
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99991985p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_1\/q       macrocell76   1250   1250  99983652  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_0  macrocell78   3255   4505  99991985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_0
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99991986p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q       macrocell61   1250   1250  99983080  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_0  macrocell61   3254   4504  99991986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_0
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99991986p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q       macrocell61   1250   1250  99983080  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_0  macrocell62   3254   4504  99991986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_1\/q
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_0
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99991986p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_1\/q       macrocell61   1250   1250  99983080  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_0  macrocell63   3254   4504  99991986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_1
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99991997p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q       macrocell77   1250   1250  99983680  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_1  macrocell76   3243   4493  99991997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_1
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99991997p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q       macrocell77   1250   1250  99983680  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_1  macrocell77   3243   4493  99991997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_1
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99991997p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q       macrocell77   1250   1250  99983680  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_1  macrocell78   3243   4493  99991997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_load_fifo\/q
Path End       : \UART_MODX_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_MODX_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99991998p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_load_fifo\/q            macrocell51     1250   1250  99984552  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3622   4872  99991998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:txn\/main_2
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99992004p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q  macrocell62   1250   1250  99983111  RISE       1
\UART_MODX_0:BUART:txn\/main_2    macrocell60   3236   4486  99992004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:txn\/main_2
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99992004p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q  macrocell77   1250   1250  99983680  RISE       1
\UART_MODX_2:BUART:txn\/main_2    macrocell75   3236   4486  99992004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_1
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99992009p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q       macrocell62   1250   1250  99983111  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_1  macrocell61   3231   4481  99992009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_1
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99992009p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q       macrocell62   1250   1250  99983111  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_1  macrocell62   3231   4481  99992009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_1
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99992009p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q       macrocell62   1250   1250  99983111  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_1  macrocell63   3231   4481  99992009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_state_0\/q
Path End       : \UART_MODX_0:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_MODX_0:BUART:tx_bitclk\/clock_0
Path slack     : 99992014p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_state_0\/q      macrocell62   1250   1250  99983111  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/main_1  macrocell64   3226   4476  99992014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_state_0\/q
Path End       : \UART_MODX_2:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_MODX_2:BUART:tx_bitclk\/clock_0
Path slack     : 99992014p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_state_0\/q      macrocell77   1250   1250  99983680  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/main_1  macrocell79   3226   4476  99992014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99992017p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q       macrocell67   1250   1250  99984505  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_4  macrocell65   3223   4473  99992017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99992017p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q         macrocell67   1250   1250  99984505  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_3  macrocell66   3223   4473  99992017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99992017p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q        macrocell67   1250   1250  99984505  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_4  macrocell73   3223   4473  99992017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99992027p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell84         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q   macrocell84   1250   1250  99990442  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_2  macrocell81   3213   4463  99992027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99992027p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell84         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q  macrocell84   1250   1250  99990442  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_2   macrocell83   3213   4463  99992027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 99992037p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell86         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q       macrocell86   1250   1250  99986437  RISE       1
MODIN9_1/main_3  macrocell86   3203   4453  99992037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99992045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q       macrocell65   1250   1250  99985434  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_1  macrocell67   3195   4445  99992045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99992045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q       macrocell65   1250   1250  99985434  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_2  macrocell68   3195   4445  99992045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q               macrocell65   1250   1250  99985434  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/main_1  macrocell70   3195   4445  99992045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0             macrocell70         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99992048p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell57         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell57   1250   1250  99986447  RISE       1
MODIN1_1/main_4  macrocell56   3192   4442  99992048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 99992048p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell57         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell57   1250   1250  99986447  RISE       1
MODIN1_0/main_3  macrocell57   3192   4442  99992048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99992064p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q       macrocell50   1250   1250  99983929  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_2  macrocell50   3176   4426  99992064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_0\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99992064p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_0\/q        macrocell50   1250   1250  99983929  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_2  macrocell58   3176   4426  99992064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99992065p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell84         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q  macrocell84   1250   1250  99990442  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_2   macrocell80   3175   4425  99992065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99992065p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell84         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q  macrocell84   1250   1250  99990442  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_2   macrocell82   3175   4425  99992065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_bitclk_enable\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_2
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99992065p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_bitclk_enable\/clock_0               macrocell84         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_bitclk_enable\/q  macrocell84   1250   1250  99990442  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_2  macrocell88   3175   4425  99992065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_state_0\/clock_0
Path slack     : 99992077p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q       macrocell53   1250   1250  99983942  RISE       1
\UART_MODX_1:BUART:rx_state_0\/main_5  macrocell50   3163   4413  99992077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_status_3\/clock_0
Path slack     : 99992077p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q        macrocell53   1250   1250  99983942  RISE       1
\UART_MODX_1:BUART:rx_status_3\/main_5  macrocell58   3163   4413  99992077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_MODX_2:BUART:tx_bitclk\/clock_0
Path slack     : 99992080p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99984170  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/main_2                macrocell79     4220   4410  99992080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_1:BUART:txn\/main_5
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99992155p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  99992155  RISE       1
\UART_MODX_1:BUART:txn\/main_5                      macrocell44     4145   4335  99992155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99992162p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q       macrocell82   1250   1250  99984698  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_3  macrocell80   3078   4328  99992162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99992162p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q       macrocell82   1250   1250  99984698  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_3  macrocell82   3078   4328  99992162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_3\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99992162p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_3\/q        macrocell82   1250   1250  99984698  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_3  macrocell88   3078   4328  99992162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 99992202p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4288
-------------------------------------   ---- 
End-of-path arrival time (ps)           4288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q       macrocell71   1250   1250  99986660  RISE       1
MODIN5_1/main_3  macrocell71   3038   4288  99992202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_10
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99992224p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991360  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_10        macrocell65   2326   4266  99992224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99992224p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  99991360  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_7       macrocell66   2326   4266  99992224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_MODX_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99992229p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  99992229  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/main_2   macrocell54   2321   4261  99992229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell54         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_MODX_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_MODX_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99992230p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99992230  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/main_0   macrocell54   2320   4260  99992230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell54         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99992230p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99992230  RISE       1
MODIN1_1/main_1                               macrocell56   2320   4260  99992230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 99992230p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  99992230  RISE       1
MODIN1_0/main_1                               macrocell57   2320   4260  99992230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_8
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99992236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991374  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_8         macrocell65   2314   4254  99992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99992236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99991374  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_5       macrocell66   2314   4254  99992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_MODX_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_MODX_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 99992236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99992236  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/main_1   macrocell54   2314   4254  99992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_bitclk_enable\/clock_0               macrocell54         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99992236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99992236  RISE       1
MODIN1_1/main_2                               macrocell56   2314   4254  99992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 99992236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  99992236  RISE       1
MODIN1_0/main_2                               macrocell57   2314   4254  99992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_9
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99992296p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99990672  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_9         macrocell80   2254   4194  99992296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99992296p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  99990672  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_6         macrocell82   2254   4194  99992296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_8
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99992297p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990674  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_8         macrocell80   2253   4193  99992297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_5
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99992297p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  99990674  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_5         macrocell82   2253   4193  99992297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_status_3\/q
Path End       : \UART_MODX_2:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_MODX_2:BUART:sRX:RxSts\/clock
Path slack     : 99992345p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7155
-------------------------------------   ---- 
End-of-path arrival time (ps)           7155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell88         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_status_3\/q       macrocell88    1250   1250  99992345  RISE       1
\UART_MODX_2:BUART:sRX:RxSts\/status_3  statusicell6   5905   7155  99992345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxSts\/clock                        statusicell6        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_last\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99992358p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_last\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_last\/q          macrocell59   1250   1250  99992358  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_6  macrocell53   2882   4132  99992358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_MODX_0:BUART:tx_bitclk\/clock_0
Path slack     : 99992360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99983457  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/main_2                macrocell64     3940   4130  99992360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell64         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_load_fifo\/q
Path End       : \UART_MODX_2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_MODX_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 99992378p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell81         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_load_fifo\/q            macrocell81     1250   1250  99989349  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   3242   4492  99992378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sRX:RxShifter:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_bitclk\/q
Path End       : \UART_MODX_2:BUART:txn\/main_6
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99992448p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_bitclk\/q  macrocell79   1250   1250  99992448  RISE       1
\UART_MODX_2:BUART:txn\/main_6   macrocell75   2792   4042  99992448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99992459p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q       macrocell47   1250   1250  99984142  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_3  macrocell45   2781   4031  99992459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99992459p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q       macrocell47   1250   1250  99984142  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_3  macrocell47   2781   4031  99992459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_MODX_1:BUART:tx_bitclk\/clock_0
Path slack     : 99992459p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q      macrocell47   1250   1250  99984142  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/main_3  macrocell48   2781   4031  99992459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_state_2\/q
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99992475p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_state_2\/q       macrocell47   1250   1250  99984142  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_4  macrocell46   2765   4015  99992475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_bitclk\/q
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_5
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99992476p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4014
-------------------------------------   ---- 
End-of-path arrival time (ps)           4014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_bitclk\/q        macrocell79   1250   1250  99992448  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_5  macrocell76   2764   4014  99992476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_bitclk\/q
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_5
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99992476p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4014
-------------------------------------   ---- 
End-of-path arrival time (ps)           4014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_bitclk\/q        macrocell79   1250   1250  99992448  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_5  macrocell77   2764   4014  99992476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:tx_bitclk\/q
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_5
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99992476p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4014
-------------------------------------   ---- 
End-of-path arrival time (ps)           4014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_bitclk\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:tx_bitclk\/q        macrocell79   1250   1250  99992448  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_5  macrocell78   2764   4014  99992476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_2
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99992482p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4008
-------------------------------------   ---- 
End-of-path arrival time (ps)           4008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99984170  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_2               macrocell76     3818   4008  99992482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:tx_state_0\/main_2
Capture Clock  : \UART_MODX_2:BUART:tx_state_0\/clock_0
Path slack     : 99992482p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4008
-------------------------------------   ---- 
End-of-path arrival time (ps)           4008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99984170  RISE       1
\UART_MODX_2:BUART:tx_state_0\/main_2               macrocell77     3818   4008  99992482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_0\/clock_0                     macrocell77         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_2
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99992482p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4008
-------------------------------------   ---- 
End-of-path arrival time (ps)           4008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  99984170  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_2               macrocell78     3818   4008  99992482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_0:BUART:txn\/main_5
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99992507p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3983
-------------------------------------   ---- 
End-of-path arrival time (ps)           3983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  99991948  RISE       1
\UART_MODX_0:BUART:txn\/main_5                      macrocell60     3793   3983  99992507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 99992604p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell87         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell87   1250   1250  99987004  RISE       1
MODIN9_1/main_4  macrocell86   2636   3886  99992604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 99992604p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell87         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell87   1250   1250  99987004  RISE       1
MODIN9_0/main_3  macrocell87   2636   3886  99992604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 99992605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell56   1250   1250  99987005  RISE       1
MODIN1_1/main_3  macrocell56   2635   3885  99992605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:txn\/q
Path End       : \UART_MODX_2:BUART:txn\/main_0
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99992613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:txn\/q       macrocell75   1250   1250  99992613  RISE       1
\UART_MODX_2:BUART:txn\/main_0  macrocell75   2627   3877  99992613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_load_fifo\/clock_0
Path slack     : 99992630p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q         macrocell83   1250   1250  99983663  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/main_4  macrocell81   2610   3860  99992630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_load_fifo\/clock_0                   macrocell81         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_4
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99992630p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q       macrocell83   1250   1250  99983663  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_4  macrocell83   2610   3860  99992630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_2\/q
Path End       : \UART_MODX_2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992630p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell83         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_2\/q               macrocell83   1250   1250  99983663  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/main_3  macrocell85   2610   3860  99992630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_stop1_reg\/clock_0             macrocell85         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_bitclk\/q
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99992639p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_bitclk\/q        macrocell48   1250   1250  99990983  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_5  macrocell46   2601   3851  99992639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_bitclk\/q
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99992644p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_bitclk\/q        macrocell48   1250   1250  99990983  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_5  macrocell45   2596   3846  99992644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:tx_bitclk\/q
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99992644p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:tx_bitclk\/q        macrocell48   1250   1250  99990983  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_5  macrocell47   2596   3846  99992644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_bitclk\/q
Path End       : \UART_MODX_0:BUART:txn\/main_6
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99992660p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_bitclk\/q  macrocell64   1250   1250  99992660  RISE       1
\UART_MODX_0:BUART:txn\/main_6   macrocell60   2580   3830  99992660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_bitclk\/q
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_5
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99992663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_bitclk\/q        macrocell64   1250   1250  99992660  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_5  macrocell61   2577   3827  99992663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_bitclk\/q
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_5
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99992663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_bitclk\/q        macrocell64   1250   1250  99992660  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_5  macrocell62   2577   3827  99992663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:tx_bitclk\/q
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_5
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99992663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_bitclk\/clock_0                      macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:tx_bitclk\/q        macrocell64   1250   1250  99992660  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_5  macrocell63   2577   3827  99992663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99992697p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q         macrocell52   1250   1250  99983775  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_3  macrocell51   2543   3793  99992697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99992697p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q       macrocell52   1250   1250  99983775  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_3  macrocell52   2543   3793  99992697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99992697p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q       macrocell52   1250   1250  99983775  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_4  macrocell53   2543   3793  99992697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_3\/q
Path End       : \UART_MODX_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992697p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_3\/q               macrocell52   1250   1250  99983775  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/main_2  macrocell55   2543   3793  99992697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0             macrocell55         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 99992720p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell72   1250   1250  99987178  RISE       1
MODIN5_1/main_4  macrocell71   2520   3770  99992720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell71         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 99992720p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell72   1250   1250  99987178  RISE       1
MODIN5_0/main_3  macrocell72   2520   3770  99992720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell72         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:tx_state_1\/main_2
Capture Clock  : \UART_MODX_0:BUART:tx_state_1\/clock_0
Path slack     : 99992818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3672
-------------------------------------   ---- 
End-of-path arrival time (ps)           3672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99983457  RISE       1
\UART_MODX_0:BUART:tx_state_1\/main_2               macrocell61     3482   3672  99992818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_1\/clock_0                     macrocell61         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:tx_state_0\/main_2
Capture Clock  : \UART_MODX_0:BUART:tx_state_0\/clock_0
Path slack     : 99992818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3672
-------------------------------------   ---- 
End-of-path arrival time (ps)           3672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99983457  RISE       1
\UART_MODX_0:BUART:tx_state_0\/main_2               macrocell62     3482   3672  99992818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_0\/clock_0                     macrocell62         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_0:BUART:tx_state_2\/main_2
Capture Clock  : \UART_MODX_0:BUART:tx_state_2\/clock_0
Path slack     : 99992818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3672
-------------------------------------   ---- 
End-of-path arrival time (ps)           3672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  99983457  RISE       1
\UART_MODX_0:BUART:tx_state_2\/main_2               macrocell63     3482   3672  99992818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:tx_state_2\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:txn\/q
Path End       : \UART_MODX_0:BUART:txn\/main_0
Capture Clock  : \UART_MODX_0:BUART:txn\/clock_0
Path slack     : 99992935p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:txn\/q       macrocell60   1250   1250  99992935  RISE       1
\UART_MODX_0:BUART:txn\/main_0  macrocell60   2305   3555  99992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:txn\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_last\/q
Path End       : \UART_MODX_2:BUART:rx_state_2\/main_6
Capture Clock  : \UART_MODX_2:BUART:rx_state_2\/clock_0
Path slack     : 99992937p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_last\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_last\/q          macrocell89   1250   1250  99992937  RISE       1
\UART_MODX_2:BUART:rx_state_2\/main_6  macrocell83   2303   3553  99992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_2\/clock_0                     macrocell83         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_state_3\/main_3
Capture Clock  : \UART_MODX_0:BUART:rx_state_3\/clock_0
Path slack     : 99992943p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q       macrocell67   1250   1250  99984505  RISE       1
\UART_MODX_0:BUART:rx_state_3\/main_3  macrocell67   2297   3547  99992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_state_2\/main_4
Capture Clock  : \UART_MODX_0:BUART:rx_state_2\/clock_0
Path slack     : 99992943p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q       macrocell67   1250   1250  99984505  RISE       1
\UART_MODX_0:BUART:rx_state_2\/main_4  macrocell68   2297   3547  99992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_2\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_3\/q
Path End       : \UART_MODX_0:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992943p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_3\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_3\/q               macrocell67   1250   1250  99984505  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/main_2  macrocell70   2297   3547  99992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_stop1_reg\/clock_0             macrocell70         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_state_0\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_state_0\/clock_0
Path slack     : 99992945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q       macrocell65   1250   1250  99985434  RISE       1
\UART_MODX_0:BUART:rx_state_0\/main_2  macrocell65   2295   3545  99992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_MODX_0:BUART:rx_load_fifo\/clock_0
Path slack     : 99992945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q         macrocell65   1250   1250  99985434  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/main_1  macrocell66   2295   3545  99992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_load_fifo\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_0:BUART:rx_state_0\/q
Path End       : \UART_MODX_0:BUART:rx_status_3\/main_2
Capture Clock  : \UART_MODX_0:BUART:rx_status_3\/clock_0
Path slack     : 99992945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_state_0\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_0:BUART:rx_state_0\/q        macrocell65   1250   1250  99985434  RISE       1
\UART_MODX_0:BUART:rx_status_3\/main_2  macrocell73   2295   3545  99992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_0:BUART:rx_status_3\/clock_0                    macrocell73         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:txn\/q
Path End       : \UART_MODX_1:BUART:txn\/main_0
Capture Clock  : \UART_MODX_1:BUART:txn\/clock_0
Path slack     : 99992947p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:txn\/q       macrocell44   1250   1250  99992947  RISE       1
\UART_MODX_1:BUART:txn\/main_0  macrocell44   2293   3543  99992947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:txn\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_load_fifo\/clock_0
Path slack     : 99992992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q         macrocell53   1250   1250  99983942  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/main_4  macrocell51   2248   3498  99992992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_load_fifo\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_MODX_1:BUART:rx_state_3\/clock_0
Path slack     : 99992992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q       macrocell53   1250   1250  99983942  RISE       1
\UART_MODX_1:BUART:rx_state_3\/main_4  macrocell52   2248   3498  99992992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_3\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_MODX_1:BUART:rx_state_2\/clock_0
Path slack     : 99992992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q       macrocell53   1250   1250  99983942  RISE       1
\UART_MODX_1:BUART:rx_state_2\/main_5  macrocell53   2248   3498  99992992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_state_2\/q
Path End       : \UART_MODX_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 99992992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_2\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_state_2\/q               macrocell53   1250   1250  99983942  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/main_3  macrocell55   2248   3498  99992992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_state_stop1_reg\/clock_0             macrocell55         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_state_0\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_state_0\/clock_0
Path slack     : 99993014p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q       macrocell80   1250   1250  99985550  RISE       1
\UART_MODX_2:BUART:rx_state_0\/main_1  macrocell80   2226   3476  99993014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell80         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_state_3\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_state_3\/clock_0
Path slack     : 99993014p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q       macrocell80   1250   1250  99985550  RISE       1
\UART_MODX_2:BUART:rx_state_3\/main_1  macrocell82   2226   3476  99993014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_3\/clock_0                     macrocell82         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:rx_state_0\/q
Path End       : \UART_MODX_2:BUART:rx_status_3\/main_1
Capture Clock  : \UART_MODX_2:BUART:rx_status_3\/clock_0
Path slack     : 99993014p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_state_0\/clock_0                     macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:rx_state_0\/q        macrocell80   1250   1250  99985550  RISE       1
\UART_MODX_2:BUART:rx_status_3\/main_1  macrocell88   2226   3476  99993014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:rx_status_3\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99993189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3301
-------------------------------------   ---- 
End-of-path arrival time (ps)           3301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99984996  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_2               macrocell45     3111   3301  99993189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99993189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3301
-------------------------------------   ---- 
End-of-path arrival time (ps)           3301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99984996  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_2               macrocell47     3111   3301  99993189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_MODX_1:BUART:tx_bitclk\/clock_0
Path slack     : 99993189p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3301
-------------------------------------   ---- 
End-of-path arrival time (ps)           3301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99984996  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/main_2                macrocell48     3111   3301  99993189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_bitclk\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_MODX_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_MODX_1:BUART:tx_state_0\/clock_0
Path slack     : 99993328p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3162
-------------------------------------   ---- 
End-of-path arrival time (ps)           3162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  99984996  RISE       1
\UART_MODX_1:BUART:tx_state_0\/main_2               macrocell46     2972   3162  99993328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_0\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_MODX_1:BUART:tx_state_1\/clock_0
Path slack     : 99993665p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2825
-------------------------------------   ---- 
End-of-path arrival time (ps)           2825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  99992155  RISE       1
\UART_MODX_1:BUART:tx_state_1\/main_4               macrocell45     2635   2825  99993665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_1\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_MODX_1:BUART:tx_state_2\/clock_0
Path slack     : 99993665p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2825
-------------------------------------   ---- 
End-of-path arrival time (ps)           2825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  99992155  RISE       1
\UART_MODX_1:BUART:tx_state_2\/main_4               macrocell47     2635   2825  99993665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:tx_state_2\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_2:BUART:tx_state_1\/main_4
Capture Clock  : \UART_MODX_2:BUART:tx_state_1\/clock_0
Path slack     : 99993676p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2814
-------------------------------------   ---- 
End-of-path arrival time (ps)           2814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  99993676  RISE       1
\UART_MODX_2:BUART:tx_state_1\/main_4               macrocell76     2624   2814  99993676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_1\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_2:BUART:tx_state_2\/main_4
Capture Clock  : \UART_MODX_2:BUART:tx_state_2\/clock_0
Path slack     : 99993676p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2814
-------------------------------------   ---- 
End-of-path arrival time (ps)           2814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  99993676  RISE       1
\UART_MODX_2:BUART:tx_state_2\/main_4               macrocell78     2624   2814  99993676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:tx_state_2\/clock_0                     macrocell78         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_MODX_2:BUART:txn\/main_5
Capture Clock  : \UART_MODX_2:BUART:txn\/clock_0
Path slack     : 99993681p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2809
-------------------------------------   ---- 
End-of-path arrival time (ps)           2809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  99993676  RISE       1
\UART_MODX_2:BUART:txn\/main_5                      macrocell75     2619   2809  99993681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_2:BUART:txn\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_MODX_1:BUART:rx_status_3\/q
Path End       : \UART_MODX_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_MODX_1:BUART:sRX:RxSts\/clock
Path slack     : 99995313p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:rx_status_3\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_MODX_1:BUART:rx_status_3\/q       macrocell58    1250   1250  99995313  RISE       1
\UART_MODX_1:BUART:sRX:RxSts\/status_3  statusicell2   2937   4187  99995313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_MODX_1:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 99999981469p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                           -500
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18031
-------------------------------------   ----- 
End-of-path arrival time (ps)           18031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT        slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell16   2290   2290  99999981469  RISE       1
\PWM_1:PWMUDB:status_2\/main_1          macrocell41      6441   8731  99999981469  RISE       1
\PWM_1:PWMUDB:status_2\/q               macrocell41      3350  12081  99999981469  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell11    5950  18031  99999981469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell11       0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 99999986035p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -6060
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7905
-------------------------------------   ---- 
End-of-path arrival time (ps)           7905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell122        0      0  RISE       1

Data path
pin name                               model name      delay     AT        slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell122     1250   1250  99999985165  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell16   6655   7905  99999986035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell16      0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_5816/main_0
Capture Clock  : Net_5816/clock_0
Path slack     : 99999986229p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10261
-------------------------------------   ----- 
End-of-path arrival time (ps)           10261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell122        0      0  RISE       1

Data path
pin name                         model name    delay     AT        slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell122   1250   1250  99999985165  RISE       1
Net_5816/main_0                  macrocell125   9011  10261  99999986229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_5816/clock_0                                           macrocell125        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 99999988133p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -6060
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           5807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell16      0      0  RISE       1

Data path
pin name                               model name      delay     AT        slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell16   2290   2290  99999981469  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell16   3517   5807  99999988133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell16      0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 99999989605p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell16      0      0  RISE       1

Data path
pin name                              model name      delay     AT        slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell16   2510   2510  99999989605  RISE       1
\PWM_1:PWMUDB:prevCompare1\/main_0    macrocell123     4375   6885  99999989605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell123        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 99999989605p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell16      0      0  RISE       1

Data path
pin name                              model name      delay     AT        slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell16   2510   2510  99999989605  RISE       1
\PWM_1:PWMUDB:status_0\/main_1        macrocell124     4375   6885  99999989605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell124        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_5816/main_1
Capture Clock  : Net_5816/clock_0
Path slack     : 99999989605p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell16      0      0  RISE       1

Data path
pin name                              model name      delay     AT        slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell16   2510   2510  99999989605  RISE       1
Net_5816/main_1                       macrocell125     4375   6885  99999989605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_5816/clock_0                                           macrocell125        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_0\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 99999989956p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                           -500
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9544
-------------------------------------   ---- 
End-of-path arrival time (ps)           9544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell124        0      0  RISE       1

Data path
pin name                                model name     delay     AT        slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:status_0\/q               macrocell124    1250   1250  99999989956  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell11   8294   9544  99999989956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell11       0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 99999992931p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT        slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  99999992931  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell122   2349   3559  99999992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell122        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 99999992937p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell123        0      0  RISE       1

Data path
pin name                        model name    delay     AT        slack  edge  Fanout
------------------------------  ------------  -----  -----  -----------  ----  ------
\PWM_1:PWMUDB:prevCompare1\/q   macrocell123   1250   1250  99999992937  RISE       1
\PWM_1:PWMUDB:status_0\/main_0  macrocell124   2303   3553  99999992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell124        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

