
Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA332
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Fri Apr 04 01:15:28 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 80.000000 MHz ;
            2145 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.904ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[7]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              10.616ns  (32.2% logic, 67.8% route), 7 logic levels.

 Constraint Details:

     10.616ns physical path delay SLICE_13 to ram_side_ras_n_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 1.904ns

 Physical Path Details:

      Data path SLICE_13 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C10A.CLK to     R15C10A.Q0 SLICE_13 (from clk_c)
ROUTE         3     1.398     R15C10A.Q0 to      R14C9B.D1 delay_counter[7]
CTOF_DEL    ---     0.495      R14C9B.D1 to      R14C9B.F1 SLICE_56
ROUTE         1     0.747      R14C9B.F1 to      R14C9B.C0 next_state_1_sqmuxa_8_i_a2_0_5
CTOF_DEL    ---     0.495      R14C9B.C0 to      R14C9B.F0 SLICE_56
ROUTE         2     0.635      R14C9B.F0 to      R14C9C.D1 N_667
CTOF_DEL    ---     0.495      R14C9C.D1 to      R14C9C.F1 SLICE_40
ROUTE        13     1.225      R14C9C.F1 to      R17C7D.D0 N_668
CTOF_DEL    ---     0.495      R17C7D.D0 to      R17C7D.F0 SLICE_68
ROUTE        11     0.683      R17C7D.F0 to      R17C6C.D0 N_184
CTOF_DEL    ---     0.495      R17C6C.D0 to      R17C6C.F0 SLICE_36
ROUTE         2     0.982      R17C6C.F0 to      R17C6A.A0 N_167
CTOF_DEL    ---     0.495      R17C6A.A0 to      R17C6A.F0 SLICE_46
ROUTE         1     1.524      R17C6A.F0 to  IOL_L17C.OPOS N_165_i (to clk_c)
                  --------
                   10.616   (32.2% logic, 67.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C10A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_L17C.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.952ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              10.568ns  (32.4% logic, 67.6% route), 7 logic levels.

 Constraint Details:

     10.568ns physical path delay SLICE_13 to ram_side_ras_n_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 1.952ns

 Physical Path Details:

      Data path SLICE_13 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C10A.CLK to     R15C10A.Q1 SLICE_13 (from clk_c)
ROUTE         3     1.350     R15C10A.Q1 to      R14C9B.B1 delay_counter[8]
CTOF_DEL    ---     0.495      R14C9B.B1 to      R14C9B.F1 SLICE_56
ROUTE         1     0.747      R14C9B.F1 to      R14C9B.C0 next_state_1_sqmuxa_8_i_a2_0_5
CTOF_DEL    ---     0.495      R14C9B.C0 to      R14C9B.F0 SLICE_56
ROUTE         2     0.635      R14C9B.F0 to      R14C9C.D1 N_667
CTOF_DEL    ---     0.495      R14C9C.D1 to      R14C9C.F1 SLICE_40
ROUTE        13     1.225      R14C9C.F1 to      R17C7D.D0 N_668
CTOF_DEL    ---     0.495      R17C7D.D0 to      R17C7D.F0 SLICE_68
ROUTE        11     0.683      R17C7D.F0 to      R17C6C.D0 N_184
CTOF_DEL    ---     0.495      R17C6C.D0 to      R17C6C.F0 SLICE_36
ROUTE         2     0.982      R17C6C.F0 to      R17C6A.A0 N_167
CTOF_DEL    ---     0.495      R17C6A.A0 to      R17C6A.F0 SLICE_46
ROUTE         1     1.524      R17C6A.F0 to  IOL_L17C.OPOS N_165_i (to clk_c)
                  --------
                   10.568   (32.4% logic, 67.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C10A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_L17C.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.031ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[7]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              10.489ns  (32.6% logic, 67.4% route), 7 logic levels.

 Constraint Details:

     10.489ns physical path delay SLICE_13 to ram_side_wr_en_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 2.031ns

 Physical Path Details:

      Data path SLICE_13 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C10A.CLK to     R15C10A.Q0 SLICE_13 (from clk_c)
ROUTE         3     1.398     R15C10A.Q0 to      R14C9B.D1 delay_counter[7]
CTOF_DEL    ---     0.495      R14C9B.D1 to      R14C9B.F1 SLICE_56
ROUTE         1     0.747      R14C9B.F1 to      R14C9B.C0 next_state_1_sqmuxa_8_i_a2_0_5
CTOF_DEL    ---     0.495      R14C9B.C0 to      R14C9B.F0 SLICE_56
ROUTE         2     0.635      R14C9B.F0 to      R14C9C.D1 N_667
CTOF_DEL    ---     0.495      R14C9C.D1 to      R14C9C.F1 SLICE_40
ROUTE        13     1.225      R14C9C.F1 to      R17C8C.D1 N_668
CTOF_DEL    ---     0.495      R17C8C.D1 to      R17C8C.F1 SLICE_20
ROUTE         6     1.000      R17C8C.F1 to      R17C8A.A0 N_175_1
CTOF_DEL    ---     0.495      R17C8A.A0 to      R17C8A.F0 SLICE_50
ROUTE         1     0.766      R17C8A.F0 to      R17C6C.C1 next_command_i_0[3]
CTOF_DEL    ---     0.495      R17C6C.C1 to      R17C6C.F1 SLICE_36
ROUTE         1     1.296      R17C6C.F1 to  IOL_L17D.OPOS N_161_i (to clk_c)
                  --------
                   10.489   (32.6% logic, 67.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C10A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_L17D.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.063ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[12]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              10.457ns  (28.0% logic, 72.0% route), 6 logic levels.

 Constraint Details:

     10.457ns physical path delay SLICE_3 to ram_side_wr_en_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 2.063ns

 Physical Path Details:

      Data path SLICE_3 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C11C.CLK to     R13C11C.Q1 SLICE_3 (from clk_c)
ROUTE         2     1.770     R13C11C.Q1 to     R14C10A.B1 refresh_counter[12]
CTOF_DEL    ---     0.495     R14C10A.B1 to     R14C10A.F1 SLICE_76
ROUTE         1     0.747     R14C10A.F1 to     R14C10D.C0 enable_delay_counter.next_state_1_sqmuxa_10_i_a2_8
CTOF_DEL    ---     0.495     R14C10D.C0 to     R14C10D.F0 SLICE_55
ROUTE         6     1.984     R14C10D.F0 to      R17C6B.B1 N_712
CTOF_DEL    ---     0.495      R17C6B.B1 to      R17C6B.F1 SLICE_39
ROUTE         2     0.967      R17C6B.F1 to      R17C8A.D0 N_170
CTOF_DEL    ---     0.495      R17C8A.D0 to      R17C8A.F0 SLICE_50
ROUTE         1     0.766      R17C8A.F0 to      R17C6C.C1 next_command_i_0[3]
CTOF_DEL    ---     0.495      R17C6C.C1 to      R17C6C.F1 SLICE_36
ROUTE         1     1.296      R17C6C.F1 to  IOL_L17D.OPOS N_161_i (to clk_c)
                  --------
                   10.457   (28.0% logic, 72.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R13C11C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_L17D.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.079ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              10.441ns  (32.8% logic, 67.2% route), 7 logic levels.

 Constraint Details:

     10.441ns physical path delay SLICE_13 to ram_side_wr_en_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 2.079ns

 Physical Path Details:

      Data path SLICE_13 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C10A.CLK to     R15C10A.Q1 SLICE_13 (from clk_c)
ROUTE         3     1.350     R15C10A.Q1 to      R14C9B.B1 delay_counter[8]
CTOF_DEL    ---     0.495      R14C9B.B1 to      R14C9B.F1 SLICE_56
ROUTE         1     0.747      R14C9B.F1 to      R14C9B.C0 next_state_1_sqmuxa_8_i_a2_0_5
CTOF_DEL    ---     0.495      R14C9B.C0 to      R14C9B.F0 SLICE_56
ROUTE         2     0.635      R14C9B.F0 to      R14C9C.D1 N_667
CTOF_DEL    ---     0.495      R14C9C.D1 to      R14C9C.F1 SLICE_40
ROUTE        13     1.225      R14C9C.F1 to      R17C8C.D1 N_668
CTOF_DEL    ---     0.495      R17C8C.D1 to      R17C8C.F1 SLICE_20
ROUTE         6     1.000      R17C8C.F1 to      R17C8A.A0 N_175_1
CTOF_DEL    ---     0.495      R17C8A.A0 to      R17C8A.F0 SLICE_50
ROUTE         1     0.766      R17C8A.F0 to      R17C6C.C1 next_command_i_0[3]
CTOF_DEL    ---     0.495      R17C6C.C1 to      R17C6C.F1 SLICE_36
ROUTE         1     1.296      R17C6C.F1 to  IOL_L17D.OPOS N_161_i (to clk_c)
                  --------
                   10.441   (32.8% logic, 67.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C10A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_L17D.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.096ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[10]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              10.424ns  (32.8% logic, 67.2% route), 7 logic levels.

 Constraint Details:

     10.424ns physical path delay SLICE_12 to ram_side_ras_n_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 2.096ns

 Physical Path Details:

      Data path SLICE_12 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C10B.CLK to     R15C10B.Q1 SLICE_12 (from clk_c)
ROUTE         3     1.206     R15C10B.Q1 to      R14C9B.C1 delay_counter[10]
CTOF_DEL    ---     0.495      R14C9B.C1 to      R14C9B.F1 SLICE_56
ROUTE         1     0.747      R14C9B.F1 to      R14C9B.C0 next_state_1_sqmuxa_8_i_a2_0_5
CTOF_DEL    ---     0.495      R14C9B.C0 to      R14C9B.F0 SLICE_56
ROUTE         2     0.635      R14C9B.F0 to      R14C9C.D1 N_667
CTOF_DEL    ---     0.495      R14C9C.D1 to      R14C9C.F1 SLICE_40
ROUTE        13     1.225      R14C9C.F1 to      R17C7D.D0 N_668
CTOF_DEL    ---     0.495      R17C7D.D0 to      R17C7D.F0 SLICE_68
ROUTE        11     0.683      R17C7D.F0 to      R17C6C.D0 N_184
CTOF_DEL    ---     0.495      R17C6C.D0 to      R17C6C.F0 SLICE_36
ROUTE         2     0.982      R17C6C.F0 to      R17C6A.A0 N_167
CTOF_DEL    ---     0.495      R17C6A.A0 to      R17C6A.F0 SLICE_46
ROUTE         1     1.524      R17C6A.F0 to  IOL_L17C.OPOS N_165_i (to clk_c)
                  --------
                   10.424   (32.8% logic, 67.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C10B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_L17C.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.100ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[13]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              10.420ns  (28.1% logic, 71.9% route), 6 logic levels.

 Constraint Details:

     10.420ns physical path delay SLICE_2 to ram_side_wr_en_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 2.100ns

 Physical Path Details:

      Data path SLICE_2 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R13C11D.CLK to     R13C11D.Q0 SLICE_2 (from clk_c)
ROUTE         2     1.733     R13C11D.Q0 to     R14C10A.A1 refresh_counter[13]
CTOF_DEL    ---     0.495     R14C10A.A1 to     R14C10A.F1 SLICE_76
ROUTE         1     0.747     R14C10A.F1 to     R14C10D.C0 enable_delay_counter.next_state_1_sqmuxa_10_i_a2_8
CTOF_DEL    ---     0.495     R14C10D.C0 to     R14C10D.F0 SLICE_55
ROUTE         6     1.984     R14C10D.F0 to      R17C6B.B1 N_712
CTOF_DEL    ---     0.495      R17C6B.B1 to      R17C6B.F1 SLICE_39
ROUTE         2     0.967      R17C6B.F1 to      R17C8A.D0 N_170
CTOF_DEL    ---     0.495      R17C8A.D0 to      R17C8A.F0 SLICE_50
ROUTE         1     0.766      R17C8A.F0 to      R17C6C.C1 next_command_i_0[3]
CTOF_DEL    ---     0.495      R17C6C.C1 to      R17C6C.F1 SLICE_36
ROUTE         1     1.296      R17C6C.F1 to  IOL_L17D.OPOS N_161_i (to clk_c)
                  --------
                   10.420   (28.1% logic, 71.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R13C11D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_L17D.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.106ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[3]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              10.414ns  (32.9% logic, 67.1% route), 7 logic levels.

 Constraint Details:

     10.414ns physical path delay SLICE_15 to ram_side_ras_n_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 2.106ns

 Physical Path Details:

      Data path SLICE_15 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R15C9C.CLK to      R15C9C.Q0 SLICE_15 (from clk_c)
ROUTE         3     1.320      R15C9C.Q0 to     R14C10A.A0 delay_counter[3]
CTOF_DEL    ---     0.495     R14C10A.A0 to     R14C10A.F0 SLICE_76
ROUTE         1     0.623     R14C10A.F0 to      R14C9B.D0 next_state_1_sqmuxa_8_i_a2_0_4
CTOF_DEL    ---     0.495      R14C9B.D0 to      R14C9B.F0 SLICE_56
ROUTE         2     0.635      R14C9B.F0 to      R14C9C.D1 N_667
CTOF_DEL    ---     0.495      R14C9C.D1 to      R14C9C.F1 SLICE_40
ROUTE        13     1.225      R14C9C.F1 to      R17C7D.D0 N_668
CTOF_DEL    ---     0.495      R17C7D.D0 to      R17C7D.F0 SLICE_68
ROUTE        11     0.683      R17C7D.F0 to      R17C6C.D0 N_184
CTOF_DEL    ---     0.495      R17C6C.D0 to      R17C6C.F0 SLICE_36
ROUTE         2     0.982      R17C6C.F0 to      R17C6A.A0 N_167
CTOF_DEL    ---     0.495      R17C6A.A0 to      R17C6A.F0 SLICE_46
ROUTE         1     1.524      R17C6A.F0 to  IOL_L17C.OPOS N_165_i (to clk_c)
                  --------
                   10.414   (32.9% logic, 67.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to     R15C9C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_L17C.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.114ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[11]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:              10.406ns  (28.1% logic, 71.9% route), 6 logic levels.

 Constraint Details:

     10.406ns physical path delay SLICE_11 to ram_side_ras_n_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 2.114ns

 Physical Path Details:

      Data path SLICE_11 to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C10C.CLK to     R15C10C.Q0 SLICE_11 (from clk_c)
ROUTE         3     2.430     R15C10C.Q0 to      R14C9B.B0 delay_counter[11]
CTOF_DEL    ---     0.495      R14C9B.B0 to      R14C9B.F0 SLICE_56
ROUTE         2     0.635      R14C9B.F0 to      R14C9C.D1 N_667
CTOF_DEL    ---     0.495      R14C9C.D1 to      R14C9C.F1 SLICE_40
ROUTE        13     1.225      R14C9C.F1 to      R17C7D.D0 N_668
CTOF_DEL    ---     0.495      R17C7D.D0 to      R17C7D.F0 SLICE_68
ROUTE        11     0.683      R17C7D.F0 to      R17C6C.D0 N_184
CTOF_DEL    ---     0.495      R17C6C.D0 to      R17C6C.F0 SLICE_36
ROUTE         2     0.982      R17C6C.F0 to      R17C6A.A0 N_167
CTOF_DEL    ---     0.495      R17C6A.A0 to      R17C6A.F0 SLICE_46
ROUTE         1     1.524      R17C6A.F0 to  IOL_L17C.OPOS N_165_i (to clk_c)
                  --------
                   10.406   (28.1% logic, 71.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C10C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_L17C.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.132ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[7]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:              10.388ns  (32.9% logic, 67.1% route), 7 logic levels.

 Constraint Details:

     10.388ns physical path delay SLICE_13 to ram_side_wr_en_port_MGIOL meets
     12.500ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 12.520ns) by 2.132ns

 Physical Path Details:

      Data path SLICE_13 to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C10A.CLK to     R15C10A.Q0 SLICE_13 (from clk_c)
ROUTE         3     1.398     R15C10A.Q0 to      R14C9B.D1 delay_counter[7]
CTOF_DEL    ---     0.495      R14C9B.D1 to      R14C9B.F1 SLICE_56
ROUTE         1     0.747      R14C9B.F1 to      R14C9B.C0 next_state_1_sqmuxa_8_i_a2_0_5
CTOF_DEL    ---     0.495      R14C9B.C0 to      R14C9B.F0 SLICE_56
ROUTE         2     0.635      R14C9B.F0 to      R14C9C.D1 N_667
CTOF_DEL    ---     0.495      R14C9C.D1 to      R14C9C.F1 SLICE_40
ROUTE        13     1.225      R14C9C.F1 to      R17C7D.D0 N_668
CTOF_DEL    ---     0.495      R17C7D.D0 to      R17C7D.F0 SLICE_68
ROUTE        11     0.683      R17C7D.F0 to      R17C6C.D0 N_184
CTOF_DEL    ---     0.495      R17C6C.D0 to      R17C6C.F0 SLICE_36
ROUTE         2     0.982      R17C6C.F0 to      R17C6C.A1 N_167
CTOF_DEL    ---     0.495      R17C6C.A1 to      R17C6C.F1 SLICE_36
ROUTE         1     1.296      R17C6C.F1 to  IOL_L17D.OPOS N_161_i (to clk_c)
                  --------
                   10.388   (32.9% logic, 67.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R15C10A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_port_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.606       B9.PADDI to   IOL_L17D.CLK clk_c
                  --------
                    2.606   (0.0% logic, 100.0% route), 0 logic levels.

Report:   94.375MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 80.000000 MHz ;    |   80.000 MHz|   94.375 MHz|   7  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 100
   Covered under: FREQUENCY PORT "clk" 80.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2145 paths, 1 nets, and 549 connections (56.60% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Fri Apr 04 01:15:28 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk" 80.000000 MHz ;
            2145 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[15]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[15]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C12A.CLK to     R13C12A.Q0 SLICE_1 (from clk_c)
ROUTE         2     0.132     R13C12A.Q0 to     R13C12A.A0 refresh_counter[15]
CTOF_DEL    ---     0.101     R13C12A.A0 to     R13C12A.F0 SLICE_1
ROUTE         1     0.000     R13C12A.F0 to    R13C12A.DI0 un2_refresh_counter[15] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R13C12A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R13C12A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[13]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C10D.CLK to     R15C10D.Q0 SLICE_10 (from clk_c)
ROUTE         2     0.132     R15C10D.Q0 to     R15C10D.A0 delay_counter[13]
CTOF_DEL    ---     0.101     R15C10D.A0 to     R15C10D.F0 SLICE_10
ROUTE         1     0.000     R15C10D.F0 to    R15C10D.DI0 un2_delay_counter_1[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C10D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C10D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[11]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[11]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C10C.CLK to     R15C10C.Q0 SLICE_11 (from clk_c)
ROUTE         3     0.132     R15C10C.Q0 to     R15C10C.A0 delay_counter[11]
CTOF_DEL    ---     0.101     R15C10C.A0 to     R15C10C.F0 SLICE_11
ROUTE         1     0.000     R15C10C.F0 to    R15C10C.DI0 un2_delay_counter_1[11] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C10C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C10C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[9]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C10B.CLK to     R15C10B.Q0 SLICE_12 (from clk_c)
ROUTE         2     0.132     R15C10B.Q0 to     R15C10B.A0 delay_counter[9]
CTOF_DEL    ---     0.101     R15C10B.A0 to     R15C10B.F0 SLICE_12
ROUTE         1     0.000     R15C10B.F0 to    R15C10B.DI0 un2_delay_counter_1[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C10B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C10B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[8]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[8]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C10A.CLK to     R15C10A.Q1 SLICE_13 (from clk_c)
ROUTE         3     0.132     R15C10A.Q1 to     R15C10A.A1 delay_counter[8]
CTOF_DEL    ---     0.101     R15C10A.A1 to     R15C10A.F1 SLICE_13
ROUTE         1     0.000     R15C10A.F1 to    R15C10A.DI1 un2_delay_counter_1[8] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C10A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R15C10A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[6]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[6]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R15C9D.CLK to      R15C9D.Q1 SLICE_14 (from clk_c)
ROUTE         2     0.132      R15C9D.Q1 to      R15C9D.A1 delay_counter[6]
CTOF_DEL    ---     0.101      R15C9D.A1 to      R15C9D.F1 SLICE_14
ROUTE         1     0.000      R15C9D.F1 to     R15C9D.DI1 un2_delay_counter_1[6] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to     R15C9D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to     R15C9D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[5]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[5]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R15C9D.CLK to      R15C9D.Q0 SLICE_14 (from clk_c)
ROUTE         3     0.132      R15C9D.Q0 to      R15C9D.A0 delay_counter[5]
CTOF_DEL    ---     0.101      R15C9D.A0 to      R15C9D.F0 SLICE_14
ROUTE         1     0.000      R15C9D.F0 to     R15C9D.DI0 un2_delay_counter_1[5] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to     R15C9D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to     R15C9D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[3]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[3]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_15 to SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R15C9C.CLK to      R15C9C.Q0 SLICE_15 (from clk_c)
ROUTE         3     0.132      R15C9C.Q0 to      R15C9C.A0 delay_counter[3]
CTOF_DEL    ---     0.101      R15C9C.A0 to      R15C9C.F0 SLICE_15
ROUTE         1     0.000      R15C9C.F0 to     R15C9C.DI0 un2_delay_counter_1[3] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to     R15C9C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to     R15C9C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[1]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[1]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_16 to SLICE_16 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R15C9B.CLK to      R15C9B.Q0 SLICE_16 (from clk_c)
ROUTE         4     0.132      R15C9B.Q0 to      R15C9B.A0 delay_counter[1]
CTOF_DEL    ---     0.101      R15C9B.A0 to      R15C9B.F0 SLICE_16
ROUTE         1     0.000      R15C9B.F0 to     R15C9B.DI0 un2_delay_counter_1[1] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to     R15C9B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to     R15C9B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              init_refresh_counter[1]  (from clk_c +)
   Destination:    FF         Data in        init_refresh_counter[1]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_19 to SLICE_19 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R17C8B.CLK to      R17C8B.Q1 SLICE_19 (from clk_c)
ROUTE         6     0.132      R17C8B.Q1 to      R17C8B.A1 next_state25_axb1
CTOF_DEL    ---     0.101      R17C8B.A1 to      R17C8B.F1 SLICE_19
ROUTE         1     0.000      R17C8B.F1 to     R17C8B.DI1 init_refresh_counter_RNO[1] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to     R17C8B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to     R17C8B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 80.000000 MHz ;    |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 100
   Covered under: FREQUENCY PORT "clk" 80.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2145 paths, 1 nets, and 549 connections (56.60% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

