
HomeArt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a194  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002e34  0800a324  0800a324  0001a324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d158  0800d158  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800d158  0800d158  0001d158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d160  0800d160  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d160  0800d160  0001d160  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d164  0800d164  0001d164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800d168  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00001068  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200010d8  200010d8  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001edb2  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003de8  00000000  00000000  0003ee52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001390  00000000  00000000  00042c40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001260  00000000  00000000  00043fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025bec  00000000  00000000  00045230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c55f  00000000  00000000  0006ae1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dbd1d  00000000  00000000  0008737b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00163098  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000563c  00000000  00000000  001630ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a30c 	.word	0x0800a30c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	0800a30c 	.word	0x0800a30c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2f>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a24:	bf24      	itt	cs
 8000a26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a2e:	d90d      	bls.n	8000a4c <__aeabi_d2f+0x30>
 8000a30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a44:	bf08      	it	eq
 8000a46:	f020 0001 	biceq.w	r0, r0, #1
 8000a4a:	4770      	bx	lr
 8000a4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a50:	d121      	bne.n	8000a96 <__aeabi_d2f+0x7a>
 8000a52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a56:	bfbc      	itt	lt
 8000a58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a5c:	4770      	bxlt	lr
 8000a5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a66:	f1c2 0218 	rsb	r2, r2, #24
 8000a6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a72:	fa20 f002 	lsr.w	r0, r0, r2
 8000a76:	bf18      	it	ne
 8000a78:	f040 0001 	orrne.w	r0, r0, #1
 8000a7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a88:	ea40 000c 	orr.w	r0, r0, ip
 8000a8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a94:	e7cc      	b.n	8000a30 <__aeabi_d2f+0x14>
 8000a96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a9a:	d107      	bne.n	8000aac <__aeabi_d2f+0x90>
 8000a9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aa0:	bf1e      	ittt	ne
 8000aa2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000aa6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aaa:	4770      	bxne	lr
 8000aac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ab0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ab4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_uldivmod>:
 8000abc:	b953      	cbnz	r3, 8000ad4 <__aeabi_uldivmod+0x18>
 8000abe:	b94a      	cbnz	r2, 8000ad4 <__aeabi_uldivmod+0x18>
 8000ac0:	2900      	cmp	r1, #0
 8000ac2:	bf08      	it	eq
 8000ac4:	2800      	cmpeq	r0, #0
 8000ac6:	bf1c      	itt	ne
 8000ac8:	f04f 31ff 	movne.w	r1, #4294967295
 8000acc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ad0:	f000 b96e 	b.w	8000db0 <__aeabi_idiv0>
 8000ad4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ad8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000adc:	f000 f806 	bl	8000aec <__udivmoddi4>
 8000ae0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ae4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae8:	b004      	add	sp, #16
 8000aea:	4770      	bx	lr

08000aec <__udivmoddi4>:
 8000aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af0:	9d08      	ldr	r5, [sp, #32]
 8000af2:	4604      	mov	r4, r0
 8000af4:	468c      	mov	ip, r1
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	f040 8083 	bne.w	8000c02 <__udivmoddi4+0x116>
 8000afc:	428a      	cmp	r2, r1
 8000afe:	4617      	mov	r7, r2
 8000b00:	d947      	bls.n	8000b92 <__udivmoddi4+0xa6>
 8000b02:	fab2 f282 	clz	r2, r2
 8000b06:	b142      	cbz	r2, 8000b1a <__udivmoddi4+0x2e>
 8000b08:	f1c2 0020 	rsb	r0, r2, #32
 8000b0c:	fa24 f000 	lsr.w	r0, r4, r0
 8000b10:	4091      	lsls	r1, r2
 8000b12:	4097      	lsls	r7, r2
 8000b14:	ea40 0c01 	orr.w	ip, r0, r1
 8000b18:	4094      	lsls	r4, r2
 8000b1a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b1e:	0c23      	lsrs	r3, r4, #16
 8000b20:	fbbc f6f8 	udiv	r6, ip, r8
 8000b24:	fa1f fe87 	uxth.w	lr, r7
 8000b28:	fb08 c116 	mls	r1, r8, r6, ip
 8000b2c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b30:	fb06 f10e 	mul.w	r1, r6, lr
 8000b34:	4299      	cmp	r1, r3
 8000b36:	d909      	bls.n	8000b4c <__udivmoddi4+0x60>
 8000b38:	18fb      	adds	r3, r7, r3
 8000b3a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b3e:	f080 8119 	bcs.w	8000d74 <__udivmoddi4+0x288>
 8000b42:	4299      	cmp	r1, r3
 8000b44:	f240 8116 	bls.w	8000d74 <__udivmoddi4+0x288>
 8000b48:	3e02      	subs	r6, #2
 8000b4a:	443b      	add	r3, r7
 8000b4c:	1a5b      	subs	r3, r3, r1
 8000b4e:	b2a4      	uxth	r4, r4
 8000b50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b54:	fb08 3310 	mls	r3, r8, r0, r3
 8000b58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b5c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b60:	45a6      	cmp	lr, r4
 8000b62:	d909      	bls.n	8000b78 <__udivmoddi4+0x8c>
 8000b64:	193c      	adds	r4, r7, r4
 8000b66:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b6a:	f080 8105 	bcs.w	8000d78 <__udivmoddi4+0x28c>
 8000b6e:	45a6      	cmp	lr, r4
 8000b70:	f240 8102 	bls.w	8000d78 <__udivmoddi4+0x28c>
 8000b74:	3802      	subs	r0, #2
 8000b76:	443c      	add	r4, r7
 8000b78:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b7c:	eba4 040e 	sub.w	r4, r4, lr
 8000b80:	2600      	movs	r6, #0
 8000b82:	b11d      	cbz	r5, 8000b8c <__udivmoddi4+0xa0>
 8000b84:	40d4      	lsrs	r4, r2
 8000b86:	2300      	movs	r3, #0
 8000b88:	e9c5 4300 	strd	r4, r3, [r5]
 8000b8c:	4631      	mov	r1, r6
 8000b8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b92:	b902      	cbnz	r2, 8000b96 <__udivmoddi4+0xaa>
 8000b94:	deff      	udf	#255	; 0xff
 8000b96:	fab2 f282 	clz	r2, r2
 8000b9a:	2a00      	cmp	r2, #0
 8000b9c:	d150      	bne.n	8000c40 <__udivmoddi4+0x154>
 8000b9e:	1bcb      	subs	r3, r1, r7
 8000ba0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ba4:	fa1f f887 	uxth.w	r8, r7
 8000ba8:	2601      	movs	r6, #1
 8000baa:	fbb3 fcfe 	udiv	ip, r3, lr
 8000bae:	0c21      	lsrs	r1, r4, #16
 8000bb0:	fb0e 331c 	mls	r3, lr, ip, r3
 8000bb4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bb8:	fb08 f30c 	mul.w	r3, r8, ip
 8000bbc:	428b      	cmp	r3, r1
 8000bbe:	d907      	bls.n	8000bd0 <__udivmoddi4+0xe4>
 8000bc0:	1879      	adds	r1, r7, r1
 8000bc2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000bc6:	d202      	bcs.n	8000bce <__udivmoddi4+0xe2>
 8000bc8:	428b      	cmp	r3, r1
 8000bca:	f200 80e9 	bhi.w	8000da0 <__udivmoddi4+0x2b4>
 8000bce:	4684      	mov	ip, r0
 8000bd0:	1ac9      	subs	r1, r1, r3
 8000bd2:	b2a3      	uxth	r3, r4
 8000bd4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bd8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000bdc:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000be0:	fb08 f800 	mul.w	r8, r8, r0
 8000be4:	45a0      	cmp	r8, r4
 8000be6:	d907      	bls.n	8000bf8 <__udivmoddi4+0x10c>
 8000be8:	193c      	adds	r4, r7, r4
 8000bea:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bee:	d202      	bcs.n	8000bf6 <__udivmoddi4+0x10a>
 8000bf0:	45a0      	cmp	r8, r4
 8000bf2:	f200 80d9 	bhi.w	8000da8 <__udivmoddi4+0x2bc>
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	eba4 0408 	sub.w	r4, r4, r8
 8000bfc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c00:	e7bf      	b.n	8000b82 <__udivmoddi4+0x96>
 8000c02:	428b      	cmp	r3, r1
 8000c04:	d909      	bls.n	8000c1a <__udivmoddi4+0x12e>
 8000c06:	2d00      	cmp	r5, #0
 8000c08:	f000 80b1 	beq.w	8000d6e <__udivmoddi4+0x282>
 8000c0c:	2600      	movs	r6, #0
 8000c0e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c12:	4630      	mov	r0, r6
 8000c14:	4631      	mov	r1, r6
 8000c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1a:	fab3 f683 	clz	r6, r3
 8000c1e:	2e00      	cmp	r6, #0
 8000c20:	d14a      	bne.n	8000cb8 <__udivmoddi4+0x1cc>
 8000c22:	428b      	cmp	r3, r1
 8000c24:	d302      	bcc.n	8000c2c <__udivmoddi4+0x140>
 8000c26:	4282      	cmp	r2, r0
 8000c28:	f200 80b8 	bhi.w	8000d9c <__udivmoddi4+0x2b0>
 8000c2c:	1a84      	subs	r4, r0, r2
 8000c2e:	eb61 0103 	sbc.w	r1, r1, r3
 8000c32:	2001      	movs	r0, #1
 8000c34:	468c      	mov	ip, r1
 8000c36:	2d00      	cmp	r5, #0
 8000c38:	d0a8      	beq.n	8000b8c <__udivmoddi4+0xa0>
 8000c3a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c3e:	e7a5      	b.n	8000b8c <__udivmoddi4+0xa0>
 8000c40:	f1c2 0320 	rsb	r3, r2, #32
 8000c44:	fa20 f603 	lsr.w	r6, r0, r3
 8000c48:	4097      	lsls	r7, r2
 8000c4a:	fa01 f002 	lsl.w	r0, r1, r2
 8000c4e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c52:	40d9      	lsrs	r1, r3
 8000c54:	4330      	orrs	r0, r6
 8000c56:	0c03      	lsrs	r3, r0, #16
 8000c58:	fbb1 f6fe 	udiv	r6, r1, lr
 8000c5c:	fa1f f887 	uxth.w	r8, r7
 8000c60:	fb0e 1116 	mls	r1, lr, r6, r1
 8000c64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c68:	fb06 f108 	mul.w	r1, r6, r8
 8000c6c:	4299      	cmp	r1, r3
 8000c6e:	fa04 f402 	lsl.w	r4, r4, r2
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x19c>
 8000c74:	18fb      	adds	r3, r7, r3
 8000c76:	f106 3cff 	add.w	ip, r6, #4294967295
 8000c7a:	f080 808d 	bcs.w	8000d98 <__udivmoddi4+0x2ac>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 808a 	bls.w	8000d98 <__udivmoddi4+0x2ac>
 8000c84:	3e02      	subs	r6, #2
 8000c86:	443b      	add	r3, r7
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b281      	uxth	r1, r0
 8000c8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c90:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c98:	fb00 f308 	mul.w	r3, r0, r8
 8000c9c:	428b      	cmp	r3, r1
 8000c9e:	d907      	bls.n	8000cb0 <__udivmoddi4+0x1c4>
 8000ca0:	1879      	adds	r1, r7, r1
 8000ca2:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ca6:	d273      	bcs.n	8000d90 <__udivmoddi4+0x2a4>
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d971      	bls.n	8000d90 <__udivmoddi4+0x2a4>
 8000cac:	3802      	subs	r0, #2
 8000cae:	4439      	add	r1, r7
 8000cb0:	1acb      	subs	r3, r1, r3
 8000cb2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000cb6:	e778      	b.n	8000baa <__udivmoddi4+0xbe>
 8000cb8:	f1c6 0c20 	rsb	ip, r6, #32
 8000cbc:	fa03 f406 	lsl.w	r4, r3, r6
 8000cc0:	fa22 f30c 	lsr.w	r3, r2, ip
 8000cc4:	431c      	orrs	r4, r3
 8000cc6:	fa20 f70c 	lsr.w	r7, r0, ip
 8000cca:	fa01 f306 	lsl.w	r3, r1, r6
 8000cce:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000cd2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000cd6:	431f      	orrs	r7, r3
 8000cd8:	0c3b      	lsrs	r3, r7, #16
 8000cda:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cde:	fa1f f884 	uxth.w	r8, r4
 8000ce2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ce6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000cea:	fb09 fa08 	mul.w	sl, r9, r8
 8000cee:	458a      	cmp	sl, r1
 8000cf0:	fa02 f206 	lsl.w	r2, r2, r6
 8000cf4:	fa00 f306 	lsl.w	r3, r0, r6
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x220>
 8000cfa:	1861      	adds	r1, r4, r1
 8000cfc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d00:	d248      	bcs.n	8000d94 <__udivmoddi4+0x2a8>
 8000d02:	458a      	cmp	sl, r1
 8000d04:	d946      	bls.n	8000d94 <__udivmoddi4+0x2a8>
 8000d06:	f1a9 0902 	sub.w	r9, r9, #2
 8000d0a:	4421      	add	r1, r4
 8000d0c:	eba1 010a 	sub.w	r1, r1, sl
 8000d10:	b2bf      	uxth	r7, r7
 8000d12:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d16:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d1a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000d1e:	fb00 f808 	mul.w	r8, r0, r8
 8000d22:	45b8      	cmp	r8, r7
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x24a>
 8000d26:	19e7      	adds	r7, r4, r7
 8000d28:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d2c:	d22e      	bcs.n	8000d8c <__udivmoddi4+0x2a0>
 8000d2e:	45b8      	cmp	r8, r7
 8000d30:	d92c      	bls.n	8000d8c <__udivmoddi4+0x2a0>
 8000d32:	3802      	subs	r0, #2
 8000d34:	4427      	add	r7, r4
 8000d36:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d3a:	eba7 0708 	sub.w	r7, r7, r8
 8000d3e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d42:	454f      	cmp	r7, r9
 8000d44:	46c6      	mov	lr, r8
 8000d46:	4649      	mov	r1, r9
 8000d48:	d31a      	bcc.n	8000d80 <__udivmoddi4+0x294>
 8000d4a:	d017      	beq.n	8000d7c <__udivmoddi4+0x290>
 8000d4c:	b15d      	cbz	r5, 8000d66 <__udivmoddi4+0x27a>
 8000d4e:	ebb3 020e 	subs.w	r2, r3, lr
 8000d52:	eb67 0701 	sbc.w	r7, r7, r1
 8000d56:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000d5a:	40f2      	lsrs	r2, r6
 8000d5c:	ea4c 0202 	orr.w	r2, ip, r2
 8000d60:	40f7      	lsrs	r7, r6
 8000d62:	e9c5 2700 	strd	r2, r7, [r5]
 8000d66:	2600      	movs	r6, #0
 8000d68:	4631      	mov	r1, r6
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	462e      	mov	r6, r5
 8000d70:	4628      	mov	r0, r5
 8000d72:	e70b      	b.n	8000b8c <__udivmoddi4+0xa0>
 8000d74:	4606      	mov	r6, r0
 8000d76:	e6e9      	b.n	8000b4c <__udivmoddi4+0x60>
 8000d78:	4618      	mov	r0, r3
 8000d7a:	e6fd      	b.n	8000b78 <__udivmoddi4+0x8c>
 8000d7c:	4543      	cmp	r3, r8
 8000d7e:	d2e5      	bcs.n	8000d4c <__udivmoddi4+0x260>
 8000d80:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d84:	eb69 0104 	sbc.w	r1, r9, r4
 8000d88:	3801      	subs	r0, #1
 8000d8a:	e7df      	b.n	8000d4c <__udivmoddi4+0x260>
 8000d8c:	4608      	mov	r0, r1
 8000d8e:	e7d2      	b.n	8000d36 <__udivmoddi4+0x24a>
 8000d90:	4660      	mov	r0, ip
 8000d92:	e78d      	b.n	8000cb0 <__udivmoddi4+0x1c4>
 8000d94:	4681      	mov	r9, r0
 8000d96:	e7b9      	b.n	8000d0c <__udivmoddi4+0x220>
 8000d98:	4666      	mov	r6, ip
 8000d9a:	e775      	b.n	8000c88 <__udivmoddi4+0x19c>
 8000d9c:	4630      	mov	r0, r6
 8000d9e:	e74a      	b.n	8000c36 <__udivmoddi4+0x14a>
 8000da0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000da4:	4439      	add	r1, r7
 8000da6:	e713      	b.n	8000bd0 <__udivmoddi4+0xe4>
 8000da8:	3802      	subs	r0, #2
 8000daa:	443c      	add	r4, r7
 8000dac:	e724      	b.n	8000bf8 <__udivmoddi4+0x10c>
 8000dae:	bf00      	nop

08000db0 <__aeabi_idiv0>:
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop

08000db4 <playBell>:
#include "ESP8266_HAL.h"

extern TIM_HandleTypeDef htim4;


void playBell(){
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0

	uint8_t tone;

	tone = 25;
 8000dba:	2319      	movs	r3, #25
 8000dbc:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_SET_AUTORELOAD(&htim4, tone*2);
 8000dbe:	79fb      	ldrb	r3, [r7, #7]
 8000dc0:	005a      	lsls	r2, r3, #1
 8000dc2:	4b16      	ldr	r3, [pc, #88]	; (8000e1c <playBell+0x68>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	62da      	str	r2, [r3, #44]	; 0x2c
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	005b      	lsls	r3, r3, #1
 8000dcc:	461a      	mov	r2, r3
 8000dce:	4b13      	ldr	r3, [pc, #76]	; (8000e1c <playBell+0x68>)
 8000dd0:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, tone);
 8000dd2:	4b12      	ldr	r3, [pc, #72]	; (8000e1c <playBell+0x68>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	79fa      	ldrb	r2, [r7, #7]
 8000dd8:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(300);
 8000dda:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000dde:	f004 fdc1 	bl	8005964 <HAL_Delay>

	tone = 40;
 8000de2:	2328      	movs	r3, #40	; 0x28
 8000de4:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_SET_AUTORELOAD(&htim4, tone*2);
 8000de6:	79fb      	ldrb	r3, [r7, #7]
 8000de8:	005a      	lsls	r2, r3, #1
 8000dea:	4b0c      	ldr	r3, [pc, #48]	; (8000e1c <playBell+0x68>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	62da      	str	r2, [r3, #44]	; 0x2c
 8000df0:	79fb      	ldrb	r3, [r7, #7]
 8000df2:	005b      	lsls	r3, r3, #1
 8000df4:	461a      	mov	r2, r3
 8000df6:	4b09      	ldr	r3, [pc, #36]	; (8000e1c <playBell+0x68>)
 8000df8:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, tone);
 8000dfa:	4b08      	ldr	r3, [pc, #32]	; (8000e1c <playBell+0x68>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	79fa      	ldrb	r2, [r7, #7]
 8000e00:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(800);
 8000e02:	f44f 7048 	mov.w	r0, #800	; 0x320
 8000e06:	f004 fdad 	bl	8005964 <HAL_Delay>

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 8000e0a:	4b04      	ldr	r3, [pc, #16]	; (8000e1c <playBell+0x68>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	2200      	movs	r2, #0
 8000e10:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000e12:	bf00      	nop
 8000e14:	3708      	adds	r7, #8
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
 8000e1a:	bf00      	nop
 8000e1c:	20000cc4 	.word	0x20000cc4

08000e20 <playAlarm>:

void playAlarm(){
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0

	uint8_t tone;

	for(tone = 40; tone >= 10; tone = tone-10){
 8000e26:	2328      	movs	r3, #40	; 0x28
 8000e28:	71fb      	strb	r3, [r7, #7]
 8000e2a:	e014      	b.n	8000e56 <playAlarm+0x36>
		__HAL_TIM_SET_AUTORELOAD(&htim4, tone*2);
 8000e2c:	79fb      	ldrb	r3, [r7, #7]
 8000e2e:	005a      	lsls	r2, r3, #1
 8000e30:	4b12      	ldr	r3, [pc, #72]	; (8000e7c <playAlarm+0x5c>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e36:	79fb      	ldrb	r3, [r7, #7]
 8000e38:	005b      	lsls	r3, r3, #1
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	4b0f      	ldr	r3, [pc, #60]	; (8000e7c <playAlarm+0x5c>)
 8000e3e:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, tone);
 8000e40:	4b0e      	ldr	r3, [pc, #56]	; (8000e7c <playAlarm+0x5c>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	79fa      	ldrb	r2, [r7, #7]
 8000e46:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_Delay(300);
 8000e48:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000e4c:	f004 fd8a 	bl	8005964 <HAL_Delay>
	for(tone = 40; tone >= 10; tone = tone-10){
 8000e50:	79fb      	ldrb	r3, [r7, #7]
 8000e52:	3b0a      	subs	r3, #10
 8000e54:	71fb      	strb	r3, [r7, #7]
 8000e56:	79fb      	ldrb	r3, [r7, #7]
 8000e58:	2b09      	cmp	r3, #9
 8000e5a:	d8e7      	bhi.n	8000e2c <playAlarm+0xc>
	}

	__HAL_TIM_SET_AUTORELOAD(&htim4, 80);
 8000e5c:	4b07      	ldr	r3, [pc, #28]	; (8000e7c <playAlarm+0x5c>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2250      	movs	r2, #80	; 0x50
 8000e62:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e64:	4b05      	ldr	r3, [pc, #20]	; (8000e7c <playAlarm+0x5c>)
 8000e66:	2250      	movs	r2, #80	; 0x50
 8000e68:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 40);
 8000e6a:	4b04      	ldr	r3, [pc, #16]	; (8000e7c <playAlarm+0x5c>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	2228      	movs	r2, #40	; 0x28
 8000e70:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	20000cc4 	.word	0x20000cc4

08000e80 <DHT22_Set_Pin_Output>:
uint8_t RH_byte1, RH_byte2, Temp_byte1, Temp_byte2;
uint16_t SUM, RH, TEMP;
uint16_t DHT22_presence = 0;


void DHT22_Set_Pin_Output(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin){
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b088      	sub	sp, #32
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
 8000e88:	460b      	mov	r3, r1
 8000e8a:	807b      	strh	r3, [r7, #2]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e8c:	f107 030c 	add.w	r3, r7, #12
 8000e90:	2200      	movs	r2, #0
 8000e92:	601a      	str	r2, [r3, #0]
 8000e94:	605a      	str	r2, [r3, #4]
 8000e96:	609a      	str	r2, [r3, #8]
 8000e98:	60da      	str	r2, [r3, #12]
 8000e9a:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000e9c:	887b      	ldrh	r3, [r7, #2]
 8000e9e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000ea8:	f107 030c 	add.w	r3, r7, #12
 8000eac:	4619      	mov	r1, r3
 8000eae:	6878      	ldr	r0, [r7, #4]
 8000eb0:	f005 faec 	bl	800648c <HAL_GPIO_Init>
}
 8000eb4:	bf00      	nop
 8000eb6:	3720      	adds	r7, #32
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}

08000ebc <DHT22_Set_Pin_Input>:

void DHT22_Set_Pin_Input(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin){
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b088      	sub	sp, #32
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	807b      	strh	r3, [r7, #2]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec8:	f107 030c 	add.w	r3, r7, #12
 8000ecc:	2200      	movs	r2, #0
 8000ece:	601a      	str	r2, [r3, #0]
 8000ed0:	605a      	str	r2, [r3, #4]
 8000ed2:	609a      	str	r2, [r3, #8]
 8000ed4:	60da      	str	r2, [r3, #12]
 8000ed6:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000ed8:	887b      	ldrh	r3, [r7, #2]
 8000eda:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000edc:	2300      	movs	r3, #0
 8000ede:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP; // change to PULLUP if it does not work
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000ee4:	f107 030c 	add.w	r3, r7, #12
 8000ee8:	4619      	mov	r1, r3
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	f005 face 	bl	800648c <HAL_GPIO_Init>
}
 8000ef0:	bf00      	nop
 8000ef2:	3720      	adds	r7, #32
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <DHT22_Start>:

void DHT22_Start(void){
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0

	DHT22_Set_Pin_Output(DHT22_PORT, DHT22_PIN); // set the pin as output
 8000efc:	2180      	movs	r1, #128	; 0x80
 8000efe:	4811      	ldr	r0, [pc, #68]	; (8000f44 <DHT22_Start+0x4c>)
 8000f00:	f7ff ffbe 	bl	8000e80 <DHT22_Set_Pin_Output>
	HAL_GPIO_WritePin (DHT22_PORT, DHT22_PIN, 1);   // pull the pin low
 8000f04:	2201      	movs	r2, #1
 8000f06:	2180      	movs	r1, #128	; 0x80
 8000f08:	480e      	ldr	r0, [pc, #56]	; (8000f44 <DHT22_Start+0x4c>)
 8000f0a:	f005 fc73 	bl	80067f4 <HAL_GPIO_WritePin>
	HAL_Delay(1200);   // wait for > 1ms
 8000f0e:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8000f12:	f004 fd27 	bl	8005964 <HAL_Delay>
	HAL_GPIO_WritePin(DHT22_PORT, DHT22_PIN, 0);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2180      	movs	r1, #128	; 0x80
 8000f1a:	480a      	ldr	r0, [pc, #40]	; (8000f44 <DHT22_Start+0x4c>)
 8000f1c:	f005 fc6a 	bl	80067f4 <HAL_GPIO_WritePin>
	delay(18000);
 8000f20:	f244 6050 	movw	r0, #18000	; 0x4650
 8000f24:	f002 fade 	bl	80034e4 <delay>
	HAL_GPIO_WritePin (DHT22_PORT, DHT22_PIN, 1);   // pull the pin high
 8000f28:	2201      	movs	r2, #1
 8000f2a:	2180      	movs	r1, #128	; 0x80
 8000f2c:	4805      	ldr	r0, [pc, #20]	; (8000f44 <DHT22_Start+0x4c>)
 8000f2e:	f005 fc61 	bl	80067f4 <HAL_GPIO_WritePin>
	delay (30);   // wait for 30us
 8000f32:	201e      	movs	r0, #30
 8000f34:	f002 fad6 	bl	80034e4 <delay>

	DHT22_Set_Pin_Input(DHT22_PORT, DHT22_PIN);   // set as input
 8000f38:	2180      	movs	r1, #128	; 0x80
 8000f3a:	4802      	ldr	r0, [pc, #8]	; (8000f44 <DHT22_Start+0x4c>)
 8000f3c:	f7ff ffbe 	bl	8000ebc <DHT22_Set_Pin_Input>
}
 8000f40:	bf00      	nop
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	40021000 	.word	0x40021000

08000f48 <DHT22_Check_Response>:

uint8_t DHT22_Check_Response(void){
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0

	DHT22_Set_Pin_Input(DHT22_PORT, DHT22_PIN);   // set as input
 8000f4e:	2180      	movs	r1, #128	; 0x80
 8000f50:	4815      	ldr	r0, [pc, #84]	; (8000fa8 <DHT22_Check_Response+0x60>)
 8000f52:	f7ff ffb3 	bl	8000ebc <DHT22_Set_Pin_Input>
	uint8_t Response = 0;
 8000f56:	2300      	movs	r3, #0
 8000f58:	71fb      	strb	r3, [r7, #7]
	delay (40);  // wait for 40us
 8000f5a:	2028      	movs	r0, #40	; 0x28
 8000f5c:	f002 fac2 	bl	80034e4 <delay>
	if (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN))) // if the pin is low
 8000f60:	2180      	movs	r1, #128	; 0x80
 8000f62:	4811      	ldr	r0, [pc, #68]	; (8000fa8 <DHT22_Check_Response+0x60>)
 8000f64:	f005 fc2e 	bl	80067c4 <HAL_GPIO_ReadPin>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d10e      	bne.n	8000f8c <DHT22_Check_Response+0x44>
	{
		delay (80);   // wait for 80us
 8000f6e:	2050      	movs	r0, #80	; 0x50
 8000f70:	f002 fab8 	bl	80034e4 <delay>

		if ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN))) Response = 1;  // if the pin is high, response is ok
 8000f74:	2180      	movs	r1, #128	; 0x80
 8000f76:	480c      	ldr	r0, [pc, #48]	; (8000fa8 <DHT22_Check_Response+0x60>)
 8000f78:	f005 fc24 	bl	80067c4 <HAL_GPIO_ReadPin>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d002      	beq.n	8000f88 <DHT22_Check_Response+0x40>
 8000f82:	2301      	movs	r3, #1
 8000f84:	71fb      	strb	r3, [r7, #7]
 8000f86:	e001      	b.n	8000f8c <DHT22_Check_Response+0x44>
		else Response = -1;
 8000f88:	23ff      	movs	r3, #255	; 0xff
 8000f8a:	71fb      	strb	r3, [r7, #7]
	}

	while ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)));   // wait for the pin to go low
 8000f8c:	bf00      	nop
 8000f8e:	2180      	movs	r1, #128	; 0x80
 8000f90:	4805      	ldr	r0, [pc, #20]	; (8000fa8 <DHT22_Check_Response+0x60>)
 8000f92:	f005 fc17 	bl	80067c4 <HAL_GPIO_ReadPin>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d1f8      	bne.n	8000f8e <DHT22_Check_Response+0x46>
	return Response;
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	40021000 	.word	0x40021000

08000fac <DHT22_Read>:

uint8_t DHT22_Read(void){
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0

	uint8_t i,j;
	for (j=0;j<8;j++)
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	71bb      	strb	r3, [r7, #6]
 8000fb6:	e037      	b.n	8001028 <DHT22_Read+0x7c>
	{
		while (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)));   // wait for the pin to go high
 8000fb8:	bf00      	nop
 8000fba:	2180      	movs	r1, #128	; 0x80
 8000fbc:	481e      	ldr	r0, [pc, #120]	; (8001038 <DHT22_Read+0x8c>)
 8000fbe:	f005 fc01 	bl	80067c4 <HAL_GPIO_ReadPin>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d0f8      	beq.n	8000fba <DHT22_Read+0xe>
		delay (40);   // wait for 40 us
 8000fc8:	2028      	movs	r0, #40	; 0x28
 8000fca:	f002 fa8b 	bl	80034e4 <delay>

		if (!(HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)))   // if the pin is low
 8000fce:	2180      	movs	r1, #128	; 0x80
 8000fd0:	4819      	ldr	r0, [pc, #100]	; (8001038 <DHT22_Read+0x8c>)
 8000fd2:	f005 fbf7 	bl	80067c4 <HAL_GPIO_ReadPin>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d10e      	bne.n	8000ffa <DHT22_Read+0x4e>
		{
			i&= ~(1<<(7-j));   // write 0
 8000fdc:	79bb      	ldrb	r3, [r7, #6]
 8000fde:	f1c3 0307 	rsb	r3, r3, #7
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe8:	b25b      	sxtb	r3, r3
 8000fea:	43db      	mvns	r3, r3
 8000fec:	b25a      	sxtb	r2, r3
 8000fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	b25b      	sxtb	r3, r3
 8000ff6:	71fb      	strb	r3, [r7, #7]
 8000ff8:	e00b      	b.n	8001012 <DHT22_Read+0x66>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8000ffa:	79bb      	ldrb	r3, [r7, #6]
 8000ffc:	f1c3 0307 	rsb	r3, r3, #7
 8001000:	2201      	movs	r2, #1
 8001002:	fa02 f303 	lsl.w	r3, r2, r3
 8001006:	b25a      	sxtb	r2, r3
 8001008:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100c:	4313      	orrs	r3, r2
 800100e:	b25b      	sxtb	r3, r3
 8001010:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin (DHT22_PORT, DHT22_PIN)));  // wait for the pin to go low
 8001012:	bf00      	nop
 8001014:	2180      	movs	r1, #128	; 0x80
 8001016:	4808      	ldr	r0, [pc, #32]	; (8001038 <DHT22_Read+0x8c>)
 8001018:	f005 fbd4 	bl	80067c4 <HAL_GPIO_ReadPin>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d1f8      	bne.n	8001014 <DHT22_Read+0x68>
	for (j=0;j<8;j++)
 8001022:	79bb      	ldrb	r3, [r7, #6]
 8001024:	3301      	adds	r3, #1
 8001026:	71bb      	strb	r3, [r7, #6]
 8001028:	79bb      	ldrb	r3, [r7, #6]
 800102a:	2b07      	cmp	r3, #7
 800102c:	d9c4      	bls.n	8000fb8 <DHT22_Read+0xc>
	}

	return i;
 800102e:	79fb      	ldrb	r3, [r7, #7]
}
 8001030:	4618      	mov	r0, r3
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	40021000 	.word	0x40021000

0800103c <DHT22_getData>:

void DHT22_getData(DHT22_DataTypedef *DHT_Data){
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]

	  DHT22_Start();
 8001044:	f7ff ff58 	bl	8000ef8 <DHT22_Start>
	  DHT22_presence = DHT22_Check_Response();
 8001048:	f7ff ff7e 	bl	8000f48 <DHT22_Check_Response>
 800104c:	4603      	mov	r3, r0
 800104e:	b29a      	uxth	r2, r3
 8001050:	4b30      	ldr	r3, [pc, #192]	; (8001114 <DHT22_getData+0xd8>)
 8001052:	801a      	strh	r2, [r3, #0]

	  RH_byte1 = DHT22_Read();
 8001054:	f7ff ffaa 	bl	8000fac <DHT22_Read>
 8001058:	4603      	mov	r3, r0
 800105a:	461a      	mov	r2, r3
 800105c:	4b2e      	ldr	r3, [pc, #184]	; (8001118 <DHT22_getData+0xdc>)
 800105e:	701a      	strb	r2, [r3, #0]
	  RH_byte2 = DHT22_Read();
 8001060:	f7ff ffa4 	bl	8000fac <DHT22_Read>
 8001064:	4603      	mov	r3, r0
 8001066:	461a      	mov	r2, r3
 8001068:	4b2c      	ldr	r3, [pc, #176]	; (800111c <DHT22_getData+0xe0>)
 800106a:	701a      	strb	r2, [r3, #0]
	  Temp_byte1 = DHT22_Read();
 800106c:	f7ff ff9e 	bl	8000fac <DHT22_Read>
 8001070:	4603      	mov	r3, r0
 8001072:	461a      	mov	r2, r3
 8001074:	4b2a      	ldr	r3, [pc, #168]	; (8001120 <DHT22_getData+0xe4>)
 8001076:	701a      	strb	r2, [r3, #0]
	  Temp_byte2 = DHT22_Read();
 8001078:	f7ff ff98 	bl	8000fac <DHT22_Read>
 800107c:	4603      	mov	r3, r0
 800107e:	461a      	mov	r2, r3
 8001080:	4b28      	ldr	r3, [pc, #160]	; (8001124 <DHT22_getData+0xe8>)
 8001082:	701a      	strb	r2, [r3, #0]

	  SUM = DHT22_Read();
 8001084:	f7ff ff92 	bl	8000fac <DHT22_Read>
 8001088:	4603      	mov	r3, r0
 800108a:	b29a      	uxth	r2, r3
 800108c:	4b26      	ldr	r3, [pc, #152]	; (8001128 <DHT22_getData+0xec>)
 800108e:	801a      	strh	r2, [r3, #0]

	  RH = ((RH_byte1<<8)|RH_byte2);
 8001090:	4b21      	ldr	r3, [pc, #132]	; (8001118 <DHT22_getData+0xdc>)
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	021b      	lsls	r3, r3, #8
 8001096:	b21a      	sxth	r2, r3
 8001098:	4b20      	ldr	r3, [pc, #128]	; (800111c <DHT22_getData+0xe0>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	b21b      	sxth	r3, r3
 800109e:	4313      	orrs	r3, r2
 80010a0:	b21b      	sxth	r3, r3
 80010a2:	b29a      	uxth	r2, r3
 80010a4:	4b21      	ldr	r3, [pc, #132]	; (800112c <DHT22_getData+0xf0>)
 80010a6:	801a      	strh	r2, [r3, #0]
	  TEMP = ((Temp_byte1<<8)|Temp_byte2);
 80010a8:	4b1d      	ldr	r3, [pc, #116]	; (8001120 <DHT22_getData+0xe4>)
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	021b      	lsls	r3, r3, #8
 80010ae:	b21a      	sxth	r2, r3
 80010b0:	4b1c      	ldr	r3, [pc, #112]	; (8001124 <DHT22_getData+0xe8>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	b21b      	sxth	r3, r3
 80010b6:	4313      	orrs	r3, r2
 80010b8:	b21b      	sxth	r3, r3
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	4b1c      	ldr	r3, [pc, #112]	; (8001130 <DHT22_getData+0xf4>)
 80010be:	801a      	strh	r2, [r3, #0]

	  DHT_Data->Temperature = (float) (TEMP/10.0);
 80010c0:	4b1b      	ldr	r3, [pc, #108]	; (8001130 <DHT22_getData+0xf4>)
 80010c2:	881b      	ldrh	r3, [r3, #0]
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff fa2d 	bl	8000524 <__aeabi_i2d>
 80010ca:	f04f 0200 	mov.w	r2, #0
 80010ce:	4b19      	ldr	r3, [pc, #100]	; (8001134 <DHT22_getData+0xf8>)
 80010d0:	f7ff fbbc 	bl	800084c <__aeabi_ddiv>
 80010d4:	4602      	mov	r2, r0
 80010d6:	460b      	mov	r3, r1
 80010d8:	4610      	mov	r0, r2
 80010da:	4619      	mov	r1, r3
 80010dc:	f7ff fc9e 	bl	8000a1c <__aeabi_d2f>
 80010e0:	4602      	mov	r2, r0
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	601a      	str	r2, [r3, #0]
	  DHT_Data->Humidity = (float) (RH/10.0);
 80010e6:	4b11      	ldr	r3, [pc, #68]	; (800112c <DHT22_getData+0xf0>)
 80010e8:	881b      	ldrh	r3, [r3, #0]
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff fa1a 	bl	8000524 <__aeabi_i2d>
 80010f0:	f04f 0200 	mov.w	r2, #0
 80010f4:	4b0f      	ldr	r3, [pc, #60]	; (8001134 <DHT22_getData+0xf8>)
 80010f6:	f7ff fba9 	bl	800084c <__aeabi_ddiv>
 80010fa:	4602      	mov	r2, r0
 80010fc:	460b      	mov	r3, r1
 80010fe:	4610      	mov	r0, r2
 8001100:	4619      	mov	r1, r3
 8001102:	f7ff fc8b 	bl	8000a1c <__aeabi_d2f>
 8001106:	4602      	mov	r2, r0
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	605a      	str	r2, [r3, #4]
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	2000008c 	.word	0x2000008c
 8001118:	2000098d 	.word	0x2000098d
 800111c:	20000991 	.word	0x20000991
 8001120:	2000098c 	.word	0x2000098c
 8001124:	20000990 	.word	0x20000990
 8001128:	2000098e 	.word	0x2000098e
 800112c:	20000988 	.word	0x20000988
 8001130:	2000098a 	.word	0x2000098a
 8001134:	40240000 	.word	0x40240000

08001138 <ESP_clearBuffer>:
char *Terminate = "</body></html>";


/*****************************************************************************************************************************************/

void ESP_clearBuffer(void){
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0

	memset(buffer_app, 0, 60);
 800113c:	223c      	movs	r2, #60	; 0x3c
 800113e:	2100      	movs	r1, #0
 8001140:	4803      	ldr	r0, [pc, #12]	; (8001150 <ESP_clearBuffer+0x18>)
 8001142:	f008 fbdd 	bl	8009900 <memset>
	buffer_index = 0;
 8001146:	4b03      	ldr	r3, [pc, #12]	; (8001154 <ESP_clearBuffer+0x1c>)
 8001148:	2200      	movs	r2, #0
 800114a:	801a      	strh	r2, [r3, #0]
}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}
 8001150:	200009a4 	.word	0x200009a4
 8001154:	20000a6a 	.word	0x20000a6a

08001158 <ESP_Init>:


void ESP_Init(char *SSID, char *PASSWD){
 8001158:	b580      	push	{r7, lr}
 800115a:	b09a      	sub	sp, #104	; 0x68
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
 8001160:	6039      	str	r1, [r7, #0]

	ESP_clearBuffer();
 8001162:	f7ff ffe9 	bl	8001138 <ESP_clearBuffer>
	char data[80];

	ringInit();
 8001166:	f001 f9fb 	bl	8002560 <ringInit>

	HAL_Delay(1000);
 800116a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800116e:	f004 fbf9 	bl	8005964 <HAL_Delay>

	/********** AT **********/

	UART_send("AT\r\n", WiFi_UART);
 8001172:	4974      	ldr	r1, [pc, #464]	; (8001344 <ESP_Init+0x1ec>)
 8001174:	4874      	ldr	r0, [pc, #464]	; (8001348 <ESP_Init+0x1f0>)
 8001176:	f001 fbb1 	bl	80028dc <UART_send>
	while(!(UART_waitFor("OK\r\n", WiFi_UART)));
 800117a:	bf00      	nop
 800117c:	4971      	ldr	r1, [pc, #452]	; (8001344 <ESP_Init+0x1ec>)
 800117e:	4873      	ldr	r0, [pc, #460]	; (800134c <ESP_Init+0x1f4>)
 8001180:	f001 fc42 	bl	8002a08 <UART_waitFor>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	d0f8      	beq.n	800117c <ESP_Init+0x24>
	UART_send("\nAT  ---->  OK\n", PC_UART);
 800118a:	4971      	ldr	r1, [pc, #452]	; (8001350 <ESP_Init+0x1f8>)
 800118c:	4871      	ldr	r0, [pc, #452]	; (8001354 <ESP_Init+0x1fc>)
 800118e:	f001 fba5 	bl	80028dc <UART_send>


	HAL_Delay(2000);
 8001192:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001196:	f004 fbe5 	bl	8005964 <HAL_Delay>


	/********** AT+RST **********/
	UART_send("AT+RST\r\n", WiFi_UART);
 800119a:	496a      	ldr	r1, [pc, #424]	; (8001344 <ESP_Init+0x1ec>)
 800119c:	486e      	ldr	r0, [pc, #440]	; (8001358 <ESP_Init+0x200>)
 800119e:	f001 fb9d 	bl	80028dc <UART_send>
	UART_send("\nResetting ", PC_UART);
 80011a2:	496b      	ldr	r1, [pc, #428]	; (8001350 <ESP_Init+0x1f8>)
 80011a4:	486d      	ldr	r0, [pc, #436]	; (800135c <ESP_Init+0x204>)
 80011a6:	f001 fb99 	bl	80028dc <UART_send>

	for (int i=0; i<3; i++)
 80011aa:	2300      	movs	r3, #0
 80011ac:	667b      	str	r3, [r7, #100]	; 0x64
 80011ae:	e00a      	b.n	80011c6 <ESP_Init+0x6e>
	{
		UART_send(" . ", PC_UART);
 80011b0:	4967      	ldr	r1, [pc, #412]	; (8001350 <ESP_Init+0x1f8>)
 80011b2:	486b      	ldr	r0, [pc, #428]	; (8001360 <ESP_Init+0x208>)
 80011b4:	f001 fb92 	bl	80028dc <UART_send>
		HAL_Delay(1500);
 80011b8:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80011bc:	f004 fbd2 	bl	8005964 <HAL_Delay>
	for (int i=0; i<3; i++)
 80011c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80011c2:	3301      	adds	r3, #1
 80011c4:	667b      	str	r3, [r7, #100]	; 0x64
 80011c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80011c8:	2b02      	cmp	r3, #2
 80011ca:	ddf1      	ble.n	80011b0 <ESP_Init+0x58>
	}


	/********** AT **********/
	UART_send("AT\r\n", WiFi_UART);
 80011cc:	495d      	ldr	r1, [pc, #372]	; (8001344 <ESP_Init+0x1ec>)
 80011ce:	485e      	ldr	r0, [pc, #376]	; (8001348 <ESP_Init+0x1f0>)
 80011d0:	f001 fb84 	bl	80028dc <UART_send>
	while(!(UART_waitFor("OK\r\n", WiFi_UART)));
 80011d4:	bf00      	nop
 80011d6:	495b      	ldr	r1, [pc, #364]	; (8001344 <ESP_Init+0x1ec>)
 80011d8:	485c      	ldr	r0, [pc, #368]	; (800134c <ESP_Init+0x1f4>)
 80011da:	f001 fc15 	bl	8002a08 <UART_waitFor>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d0f8      	beq.n	80011d6 <ESP_Init+0x7e>
	UART_send("\n\nAT  ---->  OK\n\n", PC_UART);
 80011e4:	495a      	ldr	r1, [pc, #360]	; (8001350 <ESP_Init+0x1f8>)
 80011e6:	485f      	ldr	r0, [pc, #380]	; (8001364 <ESP_Init+0x20c>)
 80011e8:	f001 fb78 	bl	80028dc <UART_send>


	HAL_Delay(2000);
 80011ec:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80011f0:	f004 fbb8 	bl	8005964 <HAL_Delay>


	/********** AT+CWMODE=3 **********/
	UART_send("AT+CWMODE=3\r\n", WiFi_UART);
 80011f4:	4953      	ldr	r1, [pc, #332]	; (8001344 <ESP_Init+0x1ec>)
 80011f6:	485c      	ldr	r0, [pc, #368]	; (8001368 <ESP_Init+0x210>)
 80011f8:	f001 fb70 	bl	80028dc <UART_send>
	while (!(UART_waitFor("OK\r\n", WiFi_UART)));
 80011fc:	bf00      	nop
 80011fe:	4951      	ldr	r1, [pc, #324]	; (8001344 <ESP_Init+0x1ec>)
 8001200:	4852      	ldr	r0, [pc, #328]	; (800134c <ESP_Init+0x1f4>)
 8001202:	f001 fc01 	bl	8002a08 <UART_waitFor>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d0f8      	beq.n	80011fe <ESP_Init+0xa6>
	UART_send("CW MODE  ---->  3\n\n", PC_UART);
 800120c:	4950      	ldr	r1, [pc, #320]	; (8001350 <ESP_Init+0x1f8>)
 800120e:	4857      	ldr	r0, [pc, #348]	; (800136c <ESP_Init+0x214>)
 8001210:	f001 fb64 	bl	80028dc <UART_send>


	/********** AT+CWJAP="SSID","PASSWD" **********/
	UART_send("Connecting ", PC_UART);
 8001214:	494e      	ldr	r1, [pc, #312]	; (8001350 <ESP_Init+0x1f8>)
 8001216:	4856      	ldr	r0, [pc, #344]	; (8001370 <ESP_Init+0x218>)
 8001218:	f001 fb60 	bl	80028dc <UART_send>

	for (int i=0; i<3; i++)
 800121c:	2300      	movs	r3, #0
 800121e:	663b      	str	r3, [r7, #96]	; 0x60
 8001220:	e00a      	b.n	8001238 <ESP_Init+0xe0>
	{
		UART_send(" . ", PC_UART);
 8001222:	494b      	ldr	r1, [pc, #300]	; (8001350 <ESP_Init+0x1f8>)
 8001224:	484e      	ldr	r0, [pc, #312]	; (8001360 <ESP_Init+0x208>)
 8001226:	f001 fb59 	bl	80028dc <UART_send>
		HAL_Delay(1500);
 800122a:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800122e:	f004 fb99 	bl	8005964 <HAL_Delay>
	for (int i=0; i<3; i++)
 8001232:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001234:	3301      	adds	r3, #1
 8001236:	663b      	str	r3, [r7, #96]	; 0x60
 8001238:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800123a:	2b02      	cmp	r3, #2
 800123c:	ddf1      	ble.n	8001222 <ESP_Init+0xca>
	}

	sprintf (data, "AT+CWJAP=\"%s\",\"%s\"\r\n", SSID, PASSWD);
 800123e:	f107 000c 	add.w	r0, r7, #12
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	687a      	ldr	r2, [r7, #4]
 8001246:	494b      	ldr	r1, [pc, #300]	; (8001374 <ESP_Init+0x21c>)
 8001248:	f008 fb62 	bl	8009910 <siprintf>
	UART_send(data, WiFi_UART);
 800124c:	f107 030c 	add.w	r3, r7, #12
 8001250:	493c      	ldr	r1, [pc, #240]	; (8001344 <ESP_Init+0x1ec>)
 8001252:	4618      	mov	r0, r3
 8001254:	f001 fb42 	bl	80028dc <UART_send>
	while (!(UART_waitFor("WIFI GOT IP\r\n\r\nOK\r\n", WiFi_UART)));
 8001258:	bf00      	nop
 800125a:	493a      	ldr	r1, [pc, #232]	; (8001344 <ESP_Init+0x1ec>)
 800125c:	4846      	ldr	r0, [pc, #280]	; (8001378 <ESP_Init+0x220>)
 800125e:	f001 fbd3 	bl	8002a08 <UART_waitFor>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d0f8      	beq.n	800125a <ESP_Init+0x102>
	sprintf (data, "\n\nConnected to \"%s\"\n\n", SSID);
 8001268:	f107 030c 	add.w	r3, r7, #12
 800126c:	687a      	ldr	r2, [r7, #4]
 800126e:	4943      	ldr	r1, [pc, #268]	; (800137c <ESP_Init+0x224>)
 8001270:	4618      	mov	r0, r3
 8001272:	f008 fb4d 	bl	8009910 <siprintf>
	UART_send(data,PC_UART);
 8001276:	f107 030c 	add.w	r3, r7, #12
 800127a:	4935      	ldr	r1, [pc, #212]	; (8001350 <ESP_Init+0x1f8>)
 800127c:	4618      	mov	r0, r3
 800127e:	f001 fb2d 	bl	80028dc <UART_send>
	//UART_send("AT+CIPSTA?\r\n", WiFi_UART);
	//sprintf (data, "AT+CIPSTA?\r\n");


	/********** AT+CIFSR **********/
	UART_send("AT+CIFSR\r\n", WiFi_UART);
 8001282:	4930      	ldr	r1, [pc, #192]	; (8001344 <ESP_Init+0x1ec>)
 8001284:	483e      	ldr	r0, [pc, #248]	; (8001380 <ESP_Init+0x228>)
 8001286:	f001 fb29 	bl	80028dc <UART_send>
	while (!(UART_waitFor("CIFSR:STAIP,\"", WiFi_UART)));
 800128a:	bf00      	nop
 800128c:	492d      	ldr	r1, [pc, #180]	; (8001344 <ESP_Init+0x1ec>)
 800128e:	483d      	ldr	r0, [pc, #244]	; (8001384 <ESP_Init+0x22c>)
 8001290:	f001 fbba 	bl	8002a08 <UART_waitFor>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d0f8      	beq.n	800128c <ESP_Init+0x134>
	while (!(UART_copyUpto("\"",buffer, WiFi_UART)));
 800129a:	bf00      	nop
 800129c:	4a29      	ldr	r2, [pc, #164]	; (8001344 <ESP_Init+0x1ec>)
 800129e:	493a      	ldr	r1, [pc, #232]	; (8001388 <ESP_Init+0x230>)
 80012a0:	483a      	ldr	r0, [pc, #232]	; (800138c <ESP_Init+0x234>)
 80012a2:	f001 fb33 	bl	800290c <UART_copyUpto>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d0f7      	beq.n	800129c <ESP_Init+0x144>
	while (!(UART_waitFor("OK\r\n", WiFi_UART)));
 80012ac:	bf00      	nop
 80012ae:	4925      	ldr	r1, [pc, #148]	; (8001344 <ESP_Init+0x1ec>)
 80012b0:	4826      	ldr	r0, [pc, #152]	; (800134c <ESP_Init+0x1f4>)
 80012b2:	f001 fba9 	bl	8002a08 <UART_waitFor>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d0f8      	beq.n	80012ae <ESP_Init+0x156>
	int len = strlen (buffer);
 80012bc:	4832      	ldr	r0, [pc, #200]	; (8001388 <ESP_Init+0x230>)
 80012be:	f7fe ff87 	bl	80001d0 <strlen>
 80012c2:	4603      	mov	r3, r0
 80012c4:	65fb      	str	r3, [r7, #92]	; 0x5c
	buffer[len-1] = '\0';
 80012c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80012c8:	3b01      	subs	r3, #1
 80012ca:	4a2f      	ldr	r2, [pc, #188]	; (8001388 <ESP_Init+0x230>)
 80012cc:	2100      	movs	r1, #0
 80012ce:	54d1      	strb	r1, [r2, r3]
	sprintf (data, "IP :  %s\n\n", buffer);
 80012d0:	f107 030c 	add.w	r3, r7, #12
 80012d4:	4a2c      	ldr	r2, [pc, #176]	; (8001388 <ESP_Init+0x230>)
 80012d6:	492e      	ldr	r1, [pc, #184]	; (8001390 <ESP_Init+0x238>)
 80012d8:	4618      	mov	r0, r3
 80012da:	f008 fb19 	bl	8009910 <siprintf>
	UART_send(data, PC_UART);
 80012de:	f107 030c 	add.w	r3, r7, #12
 80012e2:	491b      	ldr	r1, [pc, #108]	; (8001350 <ESP_Init+0x1f8>)
 80012e4:	4618      	mov	r0, r3
 80012e6:	f001 faf9 	bl	80028dc <UART_send>


	/********** AT+CIPMUX=1 **********/
	UART_send("AT+CIPMUX=1\r\n", WiFi_UART);
 80012ea:	4916      	ldr	r1, [pc, #88]	; (8001344 <ESP_Init+0x1ec>)
 80012ec:	4829      	ldr	r0, [pc, #164]	; (8001394 <ESP_Init+0x23c>)
 80012ee:	f001 faf5 	bl	80028dc <UART_send>
	while (!(UART_waitFor("AT+CIPMUX=1\r\r\n\r\nOK\r\n", WiFi_UART)));
 80012f2:	bf00      	nop
 80012f4:	4913      	ldr	r1, [pc, #76]	; (8001344 <ESP_Init+0x1ec>)
 80012f6:	4828      	ldr	r0, [pc, #160]	; (8001398 <ESP_Init+0x240>)
 80012f8:	f001 fb86 	bl	8002a08 <UART_waitFor>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d0f8      	beq.n	80012f4 <ESP_Init+0x19c>
	UART_send("CIPMUX  ---->  OK\n\n", PC_UART);
 8001302:	4913      	ldr	r1, [pc, #76]	; (8001350 <ESP_Init+0x1f8>)
 8001304:	4825      	ldr	r0, [pc, #148]	; (800139c <ESP_Init+0x244>)
 8001306:	f001 fae9 	bl	80028dc <UART_send>
	//while (!(UART_waitFor("OK\r\n", WiFi_UART)));
	//UART_send("CIPSTART  ---->  OK\n\n", PC_UART);


	/********** AT+CIPSERVER=1,80 **********/
	UART_send("AT+CIPSERVER=1,80\r\n", WiFi_UART);
 800130a:	490e      	ldr	r1, [pc, #56]	; (8001344 <ESP_Init+0x1ec>)
 800130c:	4824      	ldr	r0, [pc, #144]	; (80013a0 <ESP_Init+0x248>)
 800130e:	f001 fae5 	bl	80028dc <UART_send>
	while (!(UART_waitFor("OK\r\n", WiFi_UART)));
 8001312:	bf00      	nop
 8001314:	490b      	ldr	r1, [pc, #44]	; (8001344 <ESP_Init+0x1ec>)
 8001316:	480d      	ldr	r0, [pc, #52]	; (800134c <ESP_Init+0x1f4>)
 8001318:	f001 fb76 	bl	8002a08 <UART_waitFor>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d0f8      	beq.n	8001314 <ESP_Init+0x1bc>
	UART_send("CIPSERVER  ---->  OK\n\n", PC_UART);
 8001322:	490b      	ldr	r1, [pc, #44]	; (8001350 <ESP_Init+0x1f8>)
 8001324:	481f      	ldr	r0, [pc, #124]	; (80013a4 <ESP_Init+0x24c>)
 8001326:	f001 fad9 	bl	80028dc <UART_send>


	/********** FIN **********/
	UART_send("Conected to the IP\n\n", PC_UART);
 800132a:	4909      	ldr	r1, [pc, #36]	; (8001350 <ESP_Init+0x1f8>)
 800132c:	481e      	ldr	r0, [pc, #120]	; (80013a8 <ESP_Init+0x250>)
 800132e:	f001 fad5 	bl	80028dc <UART_send>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1); // CONNECTED
 8001332:	2201      	movs	r2, #1
 8001334:	2101      	movs	r1, #1
 8001336:	481d      	ldr	r0, [pc, #116]	; (80013ac <ESP_Init+0x254>)
 8001338:	f005 fa5c 	bl	80067f4 <HAL_GPIO_WritePin>
}
 800133c:	bf00      	nop
 800133e:	3768      	adds	r7, #104	; 0x68
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20001078 	.word	0x20001078
 8001348:	0800a738 	.word	0x0800a738
 800134c:	0800a740 	.word	0x0800a740
 8001350:	20000fec 	.word	0x20000fec
 8001354:	0800a748 	.word	0x0800a748
 8001358:	0800a758 	.word	0x0800a758
 800135c:	0800a764 	.word	0x0800a764
 8001360:	0800a770 	.word	0x0800a770
 8001364:	0800a774 	.word	0x0800a774
 8001368:	0800a788 	.word	0x0800a788
 800136c:	0800a798 	.word	0x0800a798
 8001370:	0800a7ac 	.word	0x0800a7ac
 8001374:	0800a7b8 	.word	0x0800a7b8
 8001378:	0800a7d0 	.word	0x0800a7d0
 800137c:	0800a7e4 	.word	0x0800a7e4
 8001380:	0800a7fc 	.word	0x0800a7fc
 8001384:	0800a808 	.word	0x0800a808
 8001388:	200009e0 	.word	0x200009e0
 800138c:	0800a818 	.word	0x0800a818
 8001390:	0800a81c 	.word	0x0800a81c
 8001394:	0800a828 	.word	0x0800a828
 8001398:	0800a838 	.word	0x0800a838
 800139c:	0800a850 	.word	0x0800a850
 80013a0:	0800a864 	.word	0x0800a864
 80013a4:	0800a878 	.word	0x0800a878
 80013a8:	0800a890 	.word	0x0800a890
 80013ac:	40020800 	.word	0x40020800

080013b0 <ESP_messageHandler>:
	}
	return -1;
}


void ESP_messageHandler(void){
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0

	//__HAL_UART_DISABLE_IT(&huart2, UART_IT_RXNE);

	memset(textrc, 0, 100);
 80013b4:	2264      	movs	r2, #100	; 0x64
 80013b6:	2100      	movs	r1, #0
 80013b8:	48a7      	ldr	r0, [pc, #668]	; (8001658 <ESP_messageHandler+0x2a8>)
 80013ba:	f008 faa1 	bl	8009900 <memset>

	if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_0) != 0){
 80013be:	2101      	movs	r1, #1
 80013c0:	48a6      	ldr	r0, [pc, #664]	; (800165c <ESP_messageHandler+0x2ac>)
 80013c2:	f005 f9ff 	bl	80067c4 <HAL_GPIO_ReadPin>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d01f      	beq.n	800140c <ESP_messageHandler+0x5c>

		HAL_UART_Receive(&huart2, (uint8_t *)textrc, 100, 100); //(uint8_t *)
 80013cc:	2364      	movs	r3, #100	; 0x64
 80013ce:	2264      	movs	r2, #100	; 0x64
 80013d0:	49a1      	ldr	r1, [pc, #644]	; (8001658 <ESP_messageHandler+0x2a8>)
 80013d2:	48a3      	ldr	r0, [pc, #652]	; (8001660 <ESP_messageHandler+0x2b0>)
 80013d4:	f007 fb21 	bl	8008a1a <HAL_UART_Receive>

		HAL_UART_Transmit(&huart6, (uint8_t *)textrc, 100, HAL_MAX_DELAY);
 80013d8:	f04f 33ff 	mov.w	r3, #4294967295
 80013dc:	2264      	movs	r2, #100	; 0x64
 80013de:	499e      	ldr	r1, [pc, #632]	; (8001658 <ESP_messageHandler+0x2a8>)
 80013e0:	48a0      	ldr	r0, [pc, #640]	; (8001664 <ESP_messageHandler+0x2b4>)
 80013e2:	f007 fa88 	bl	80088f6 <HAL_UART_Transmit>
		UART_send("\n", PC_UART);
 80013e6:	499f      	ldr	r1, [pc, #636]	; (8001664 <ESP_messageHandler+0x2b4>)
 80013e8:	489f      	ldr	r0, [pc, #636]	; (8001668 <ESP_messageHandler+0x2b8>)
 80013ea:	f001 fa77 	bl	80028dc <UART_send>

		fragment[0] = textrc[25]; // Fragment assignment
 80013ee:	4b9a      	ldr	r3, [pc, #616]	; (8001658 <ESP_messageHandler+0x2a8>)
 80013f0:	7e5a      	ldrb	r2, [r3, #25]
 80013f2:	4b9e      	ldr	r3, [pc, #632]	; (800166c <ESP_messageHandler+0x2bc>)
 80013f4:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart6, (uint8_t *)fragment, 1, HAL_MAX_DELAY);
 80013f6:	f04f 33ff 	mov.w	r3, #4294967295
 80013fa:	2201      	movs	r2, #1
 80013fc:	499b      	ldr	r1, [pc, #620]	; (800166c <ESP_messageHandler+0x2bc>)
 80013fe:	4899      	ldr	r0, [pc, #612]	; (8001664 <ESP_messageHandler+0x2b4>)
 8001400:	f007 fa79 	bl	80088f6 <HAL_UART_Transmit>
		UART_send("\n", PC_UART);
 8001404:	4997      	ldr	r1, [pc, #604]	; (8001664 <ESP_messageHandler+0x2b4>)
 8001406:	4898      	ldr	r0, [pc, #608]	; (8001668 <ESP_messageHandler+0x2b8>)
 8001408:	f001 fa68 	bl	80028dc <UART_send>
	}


	// DHT22
	if (fragment[0] == 'H'){
 800140c:	4b97      	ldr	r3, [pc, #604]	; (800166c <ESP_messageHandler+0x2bc>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	2b48      	cmp	r3, #72	; 0x48
 8001412:	d108      	bne.n	8001426 <ESP_messageHandler+0x76>
		UART_send("LECTURA \n", PC_UART);
 8001414:	4993      	ldr	r1, [pc, #588]	; (8001664 <ESP_messageHandler+0x2b4>)
 8001416:	4896      	ldr	r0, [pc, #600]	; (8001670 <ESP_messageHandler+0x2c0>)
 8001418:	f001 fa60 	bl	80028dc <UART_send>
		readDHT = textrc[28]; // Orden de Lectura
 800141c:	4b8e      	ldr	r3, [pc, #568]	; (8001658 <ESP_messageHandler+0x2a8>)
 800141e:	7f1b      	ldrb	r3, [r3, #28]
 8001420:	461a      	mov	r2, r3
 8001422:	4b94      	ldr	r3, [pc, #592]	; (8001674 <ESP_messageHandler+0x2c4>)
 8001424:	601a      	str	r2, [r3, #0]
	}

	// SECURITY
	if (fragment[0] == 's'){
 8001426:	4b91      	ldr	r3, [pc, #580]	; (800166c <ESP_messageHandler+0x2bc>)
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	2b73      	cmp	r3, #115	; 0x73
 800142c:	d10b      	bne.n	8001446 <ESP_messageHandler+0x96>
		UART_send("SEGURIDAD \n", PC_UART);
 800142e:	498d      	ldr	r1, [pc, #564]	; (8001664 <ESP_messageHandler+0x2b4>)
 8001430:	4891      	ldr	r0, [pc, #580]	; (8001678 <ESP_messageHandler+0x2c8>)
 8001432:	f001 fa53 	bl	80028dc <UART_send>
		vSecurity[0] = textrc[28]; // Alarma Interior
 8001436:	4b88      	ldr	r3, [pc, #544]	; (8001658 <ESP_messageHandler+0x2a8>)
 8001438:	7f1a      	ldrb	r2, [r3, #28]
 800143a:	4b90      	ldr	r3, [pc, #576]	; (800167c <ESP_messageHandler+0x2cc>)
 800143c:	701a      	strb	r2, [r3, #0]
		vSecurity[1] = textrc[31]; // Alarma Exterior
 800143e:	4b86      	ldr	r3, [pc, #536]	; (8001658 <ESP_messageHandler+0x2a8>)
 8001440:	7fda      	ldrb	r2, [r3, #31]
 8001442:	4b8e      	ldr	r3, [pc, #568]	; (800167c <ESP_messageHandler+0x2cc>)
 8001444:	705a      	strb	r2, [r3, #1]
	}

	// LIGHTS
	if (fragment[0] == 'i'){
 8001446:	4b89      	ldr	r3, [pc, #548]	; (800166c <ESP_messageHandler+0x2bc>)
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	2b69      	cmp	r3, #105	; 0x69
 800144c:	f040 82cd 	bne.w	80019ea <ESP_messageHandler+0x63a>
		UART_send("ILUMINACION \n", PC_UART);
 8001450:	4984      	ldr	r1, [pc, #528]	; (8001664 <ESP_messageHandler+0x2b4>)
 8001452:	488b      	ldr	r0, [pc, #556]	; (8001680 <ESP_messageHandler+0x2d0>)
 8001454:	f001 fa42 	bl	80028dc <UART_send>
		vLight[0] = textrc[28]; 	// Luz Sala
 8001458:	4b7f      	ldr	r3, [pc, #508]	; (8001658 <ESP_messageHandler+0x2a8>)
 800145a:	7f1a      	ldrb	r2, [r3, #28]
 800145c:	4b89      	ldr	r3, [pc, #548]	; (8001684 <ESP_messageHandler+0x2d4>)
 800145e:	701a      	strb	r2, [r3, #0]
		vLight[1] = textrc[31]; 	// Luz Comedor
 8001460:	4b7d      	ldr	r3, [pc, #500]	; (8001658 <ESP_messageHandler+0x2a8>)
 8001462:	7fda      	ldrb	r2, [r3, #31]
 8001464:	4b87      	ldr	r3, [pc, #540]	; (8001684 <ESP_messageHandler+0x2d4>)
 8001466:	705a      	strb	r2, [r3, #1]
		vLight[2] = textrc[34]; 	// Luz Ambiente
 8001468:	4b7b      	ldr	r3, [pc, #492]	; (8001658 <ESP_messageHandler+0x2a8>)
 800146a:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800146e:	4b85      	ldr	r3, [pc, #532]	; (8001684 <ESP_messageHandler+0x2d4>)
 8001470:	709a      	strb	r2, [r3, #2]
		vLight[3] = textrc[37]; 	// Luz Recibidor
 8001472:	4b79      	ldr	r3, [pc, #484]	; (8001658 <ESP_messageHandler+0x2a8>)
 8001474:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8001478:	4b82      	ldr	r3, [pc, #520]	; (8001684 <ESP_messageHandler+0x2d4>)
 800147a:	70da      	strb	r2, [r3, #3]
		vLight[4] = textrc[40]; 	// Luz Cocina
 800147c:	4b76      	ldr	r3, [pc, #472]	; (8001658 <ESP_messageHandler+0x2a8>)
 800147e:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8001482:	4b80      	ldr	r3, [pc, #512]	; (8001684 <ESP_messageHandler+0x2d4>)
 8001484:	711a      	strb	r2, [r3, #4]
		vLight[5] = textrc[43]; 	// Luz Fregadero
 8001486:	4b74      	ldr	r3, [pc, #464]	; (8001658 <ESP_messageHandler+0x2a8>)
 8001488:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 800148c:	4b7d      	ldr	r3, [pc, #500]	; (8001684 <ESP_messageHandler+0x2d4>)
 800148e:	715a      	strb	r2, [r3, #5]
		vLight[6] = textrc[46]; 	// Luz Bao
 8001490:	4b71      	ldr	r3, [pc, #452]	; (8001658 <ESP_messageHandler+0x2a8>)
 8001492:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 8001496:	4b7b      	ldr	r3, [pc, #492]	; (8001684 <ESP_messageHandler+0x2d4>)
 8001498:	719a      	strb	r2, [r3, #6]
		vLight[7] = textrc[49]; 	// Luz Espejo
 800149a:	4b6f      	ldr	r3, [pc, #444]	; (8001658 <ESP_messageHandler+0x2a8>)
 800149c:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 80014a0:	4b78      	ldr	r3, [pc, #480]	; (8001684 <ESP_messageHandler+0x2d4>)
 80014a2:	71da      	strb	r2, [r3, #7]
		vLight[8] = textrc[52]; 	// Luz Dormitorio
 80014a4:	4b6c      	ldr	r3, [pc, #432]	; (8001658 <ESP_messageHandler+0x2a8>)
 80014a6:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 80014aa:	4b76      	ldr	r3, [pc, #472]	; (8001684 <ESP_messageHandler+0x2d4>)
 80014ac:	721a      	strb	r2, [r3, #8]
		vLight[9] = textrc[55]; 	// Luz Mesita Izq
 80014ae:	4b6a      	ldr	r3, [pc, #424]	; (8001658 <ESP_messageHandler+0x2a8>)
 80014b0:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 80014b4:	4b73      	ldr	r3, [pc, #460]	; (8001684 <ESP_messageHandler+0x2d4>)
 80014b6:	725a      	strb	r2, [r3, #9]
		vLight[10] = textrc[58]; 	// Luz Mesita Dch
 80014b8:	4b67      	ldr	r3, [pc, #412]	; (8001658 <ESP_messageHandler+0x2a8>)
 80014ba:	f893 203a 	ldrb.w	r2, [r3, #58]	; 0x3a
 80014be:	4b71      	ldr	r3, [pc, #452]	; (8001684 <ESP_messageHandler+0x2d4>)
 80014c0:	729a      	strb	r2, [r3, #10]
		vLight[11] = textrc[61]; 	// Luz Oficina
 80014c2:	4b65      	ldr	r3, [pc, #404]	; (8001658 <ESP_messageHandler+0x2a8>)
 80014c4:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
 80014c8:	4b6e      	ldr	r3, [pc, #440]	; (8001684 <ESP_messageHandler+0x2d4>)
 80014ca:	72da      	strb	r2, [r3, #11]
		vLight[12] = textrc[64]; 	// Luz Gaming
 80014cc:	4b62      	ldr	r3, [pc, #392]	; (8001658 <ESP_messageHandler+0x2a8>)
 80014ce:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 80014d2:	4b6c      	ldr	r3, [pc, #432]	; (8001684 <ESP_messageHandler+0x2d4>)
 80014d4:	731a      	strb	r2, [r3, #12]
		vLight[13] = textrc[67]; 	// Luz Rx100
 80014d6:	4b60      	ldr	r3, [pc, #384]	; (8001658 <ESP_messageHandler+0x2a8>)
 80014d8:	f893 2043 	ldrb.w	r2, [r3, #67]	; 0x43
 80014dc:	4b69      	ldr	r3, [pc, #420]	; (8001684 <ESP_messageHandler+0x2d4>)
 80014de:	735a      	strb	r2, [r3, #13]
		vLight[14] = textrc[68]; 	// Luz Rx10
 80014e0:	4b5d      	ldr	r3, [pc, #372]	; (8001658 <ESP_messageHandler+0x2a8>)
 80014e2:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80014e6:	4b67      	ldr	r3, [pc, #412]	; (8001684 <ESP_messageHandler+0x2d4>)
 80014e8:	739a      	strb	r2, [r3, #14]
		vLight[15] = textrc[69]; 	// Luz Rx1
 80014ea:	4b5b      	ldr	r3, [pc, #364]	; (8001658 <ESP_messageHandler+0x2a8>)
 80014ec:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 80014f0:	4b64      	ldr	r3, [pc, #400]	; (8001684 <ESP_messageHandler+0x2d4>)
 80014f2:	73da      	strb	r2, [r3, #15]
		vLight[16] = textrc[72]; 	// Luz Gx100
 80014f4:	4b58      	ldr	r3, [pc, #352]	; (8001658 <ESP_messageHandler+0x2a8>)
 80014f6:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 80014fa:	4b62      	ldr	r3, [pc, #392]	; (8001684 <ESP_messageHandler+0x2d4>)
 80014fc:	741a      	strb	r2, [r3, #16]
		vLight[17] = textrc[73]; 	// Luz Gx10
 80014fe:	4b56      	ldr	r3, [pc, #344]	; (8001658 <ESP_messageHandler+0x2a8>)
 8001500:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
 8001504:	4b5f      	ldr	r3, [pc, #380]	; (8001684 <ESP_messageHandler+0x2d4>)
 8001506:	745a      	strb	r2, [r3, #17]
		vLight[18] = textrc[74]; 	// Luz Gx1
 8001508:	4b53      	ldr	r3, [pc, #332]	; (8001658 <ESP_messageHandler+0x2a8>)
 800150a:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
 800150e:	4b5d      	ldr	r3, [pc, #372]	; (8001684 <ESP_messageHandler+0x2d4>)
 8001510:	749a      	strb	r2, [r3, #18]
		vLight[19] = textrc[77]; 	// Luz Bx100
 8001512:	4b51      	ldr	r3, [pc, #324]	; (8001658 <ESP_messageHandler+0x2a8>)
 8001514:	f893 204d 	ldrb.w	r2, [r3, #77]	; 0x4d
 8001518:	4b5a      	ldr	r3, [pc, #360]	; (8001684 <ESP_messageHandler+0x2d4>)
 800151a:	74da      	strb	r2, [r3, #19]
		vLight[20] = textrc[78]; 	// Luz Bx10
 800151c:	4b4e      	ldr	r3, [pc, #312]	; (8001658 <ESP_messageHandler+0x2a8>)
 800151e:	f893 204e 	ldrb.w	r2, [r3, #78]	; 0x4e
 8001522:	4b58      	ldr	r3, [pc, #352]	; (8001684 <ESP_messageHandler+0x2d4>)
 8001524:	751a      	strb	r2, [r3, #20]
		vLight[21] = textrc[79]; 	// Luz Bx1
 8001526:	4b4c      	ldr	r3, [pc, #304]	; (8001658 <ESP_messageHandler+0x2a8>)
 8001528:	f893 204f 	ldrb.w	r2, [r3, #79]	; 0x4f
 800152c:	4b55      	ldr	r3, [pc, #340]	; (8001684 <ESP_messageHandler+0x2d4>)
 800152e:	755a      	strb	r2, [r3, #21]
		vLight[22] = textrc[82]; 	// Luz Garaje
 8001530:	4b49      	ldr	r3, [pc, #292]	; (8001658 <ESP_messageHandler+0x2a8>)
 8001532:	f893 2052 	ldrb.w	r2, [r3, #82]	; 0x52
 8001536:	4b53      	ldr	r3, [pc, #332]	; (8001684 <ESP_messageHandler+0x2d4>)
 8001538:	759a      	strb	r2, [r3, #22]
		vLight[23] = textrc[85]; 	// Luz Jardn
 800153a:	4b47      	ldr	r3, [pc, #284]	; (8001658 <ESP_messageHandler+0x2a8>)
 800153c:	f893 2055 	ldrb.w	r2, [r3, #85]	; 0x55
 8001540:	4b50      	ldr	r3, [pc, #320]	; (8001684 <ESP_messageHandler+0x2d4>)
 8001542:	75da      	strb	r2, [r3, #23]
		vLight[24] = textrc[88]; 	// Luz Porche
 8001544:	4b44      	ldr	r3, [pc, #272]	; (8001658 <ESP_messageHandler+0x2a8>)
 8001546:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 800154a:	4b4e      	ldr	r3, [pc, #312]	; (8001684 <ESP_messageHandler+0x2d4>)
 800154c:	761a      	strb	r2, [r3, #24]
		vLight[25] = textrc[91]; 	// Luz Tendedero
 800154e:	4b42      	ldr	r3, [pc, #264]	; (8001658 <ESP_messageHandler+0x2a8>)
 8001550:	f893 205b 	ldrb.w	r2, [r3, #91]	; 0x5b
 8001554:	4b4b      	ldr	r3, [pc, #300]	; (8001684 <ESP_messageHandler+0x2d4>)
 8001556:	765a      	strb	r2, [r3, #25]
		vLight[26] = textrc[94]; 	// Automtico
 8001558:	4b3f      	ldr	r3, [pc, #252]	; (8001658 <ESP_messageHandler+0x2a8>)
 800155a:	f893 205e 	ldrb.w	r2, [r3, #94]	; 0x5e
 800155e:	4b49      	ldr	r3, [pc, #292]	; (8001684 <ESP_messageHandler+0x2d4>)
 8001560:	769a      	strb	r2, [r3, #26]


		if(vLight[0] == '0' || vLiving[1] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, RESET); 			// Luz Sala
 8001562:	4b48      	ldr	r3, [pc, #288]	; (8001684 <ESP_messageHandler+0x2d4>)
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	2b30      	cmp	r3, #48	; 0x30
 8001568:	d003      	beq.n	8001572 <ESP_messageHandler+0x1c2>
 800156a:	4b47      	ldr	r3, [pc, #284]	; (8001688 <ESP_messageHandler+0x2d8>)
 800156c:	785b      	ldrb	r3, [r3, #1]
 800156e:	2b30      	cmp	r3, #48	; 0x30
 8001570:	d105      	bne.n	800157e <ESP_messageHandler+0x1ce>
 8001572:	2200      	movs	r2, #0
 8001574:	2108      	movs	r1, #8
 8001576:	4845      	ldr	r0, [pc, #276]	; (800168c <ESP_messageHandler+0x2dc>)
 8001578:	f005 f93c 	bl	80067f4 <HAL_GPIO_WritePin>
 800157c:	e00c      	b.n	8001598 <ESP_messageHandler+0x1e8>
		else if(vLight[0] == '1' || vLiving[1] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, SET);
 800157e:	4b41      	ldr	r3, [pc, #260]	; (8001684 <ESP_messageHandler+0x2d4>)
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	2b31      	cmp	r3, #49	; 0x31
 8001584:	d003      	beq.n	800158e <ESP_messageHandler+0x1de>
 8001586:	4b40      	ldr	r3, [pc, #256]	; (8001688 <ESP_messageHandler+0x2d8>)
 8001588:	785b      	ldrb	r3, [r3, #1]
 800158a:	2b31      	cmp	r3, #49	; 0x31
 800158c:	d104      	bne.n	8001598 <ESP_messageHandler+0x1e8>
 800158e:	2201      	movs	r2, #1
 8001590:	2108      	movs	r1, #8
 8001592:	483e      	ldr	r0, [pc, #248]	; (800168c <ESP_messageHandler+0x2dc>)
 8001594:	f005 f92e 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[1] == '0' || vLiving[2] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, RESET); 			// Luz Comedor
 8001598:	4b3a      	ldr	r3, [pc, #232]	; (8001684 <ESP_messageHandler+0x2d4>)
 800159a:	785b      	ldrb	r3, [r3, #1]
 800159c:	2b30      	cmp	r3, #48	; 0x30
 800159e:	d003      	beq.n	80015a8 <ESP_messageHandler+0x1f8>
 80015a0:	4b39      	ldr	r3, [pc, #228]	; (8001688 <ESP_messageHandler+0x2d8>)
 80015a2:	789b      	ldrb	r3, [r3, #2]
 80015a4:	2b30      	cmp	r3, #48	; 0x30
 80015a6:	d105      	bne.n	80015b4 <ESP_messageHandler+0x204>
 80015a8:	2200      	movs	r2, #0
 80015aa:	2102      	movs	r1, #2
 80015ac:	4837      	ldr	r0, [pc, #220]	; (800168c <ESP_messageHandler+0x2dc>)
 80015ae:	f005 f921 	bl	80067f4 <HAL_GPIO_WritePin>
 80015b2:	e00c      	b.n	80015ce <ESP_messageHandler+0x21e>
		else if(vLight[1] == '1'|| vLiving[2] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, SET);
 80015b4:	4b33      	ldr	r3, [pc, #204]	; (8001684 <ESP_messageHandler+0x2d4>)
 80015b6:	785b      	ldrb	r3, [r3, #1]
 80015b8:	2b31      	cmp	r3, #49	; 0x31
 80015ba:	d003      	beq.n	80015c4 <ESP_messageHandler+0x214>
 80015bc:	4b32      	ldr	r3, [pc, #200]	; (8001688 <ESP_messageHandler+0x2d8>)
 80015be:	789b      	ldrb	r3, [r3, #2]
 80015c0:	2b31      	cmp	r3, #49	; 0x31
 80015c2:	d104      	bne.n	80015ce <ESP_messageHandler+0x21e>
 80015c4:	2201      	movs	r2, #1
 80015c6:	2102      	movs	r1, #2
 80015c8:	4830      	ldr	r0, [pc, #192]	; (800168c <ESP_messageHandler+0x2dc>)
 80015ca:	f005 f913 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[2] == '0' || vLiving[3] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, RESET); 			// Luz Ambiente
 80015ce:	4b2d      	ldr	r3, [pc, #180]	; (8001684 <ESP_messageHandler+0x2d4>)
 80015d0:	789b      	ldrb	r3, [r3, #2]
 80015d2:	2b30      	cmp	r3, #48	; 0x30
 80015d4:	d003      	beq.n	80015de <ESP_messageHandler+0x22e>
 80015d6:	4b2c      	ldr	r3, [pc, #176]	; (8001688 <ESP_messageHandler+0x2d8>)
 80015d8:	78db      	ldrb	r3, [r3, #3]
 80015da:	2b30      	cmp	r3, #48	; 0x30
 80015dc:	d105      	bne.n	80015ea <ESP_messageHandler+0x23a>
 80015de:	2200      	movs	r2, #0
 80015e0:	2120      	movs	r1, #32
 80015e2:	482a      	ldr	r0, [pc, #168]	; (800168c <ESP_messageHandler+0x2dc>)
 80015e4:	f005 f906 	bl	80067f4 <HAL_GPIO_WritePin>
 80015e8:	e00c      	b.n	8001604 <ESP_messageHandler+0x254>
		else if(vLight[2] == '1' || vLiving[3] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, SET);
 80015ea:	4b26      	ldr	r3, [pc, #152]	; (8001684 <ESP_messageHandler+0x2d4>)
 80015ec:	789b      	ldrb	r3, [r3, #2]
 80015ee:	2b31      	cmp	r3, #49	; 0x31
 80015f0:	d003      	beq.n	80015fa <ESP_messageHandler+0x24a>
 80015f2:	4b25      	ldr	r3, [pc, #148]	; (8001688 <ESP_messageHandler+0x2d8>)
 80015f4:	78db      	ldrb	r3, [r3, #3]
 80015f6:	2b31      	cmp	r3, #49	; 0x31
 80015f8:	d104      	bne.n	8001604 <ESP_messageHandler+0x254>
 80015fa:	2201      	movs	r2, #1
 80015fc:	2120      	movs	r1, #32
 80015fe:	4823      	ldr	r0, [pc, #140]	; (800168c <ESP_messageHandler+0x2dc>)
 8001600:	f005 f8f8 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[3] == '0' || vLiving[4] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, RESET); 			// Luz Recibidor
 8001604:	4b1f      	ldr	r3, [pc, #124]	; (8001684 <ESP_messageHandler+0x2d4>)
 8001606:	78db      	ldrb	r3, [r3, #3]
 8001608:	2b30      	cmp	r3, #48	; 0x30
 800160a:	d003      	beq.n	8001614 <ESP_messageHandler+0x264>
 800160c:	4b1e      	ldr	r3, [pc, #120]	; (8001688 <ESP_messageHandler+0x2d8>)
 800160e:	791b      	ldrb	r3, [r3, #4]
 8001610:	2b30      	cmp	r3, #48	; 0x30
 8001612:	d105      	bne.n	8001620 <ESP_messageHandler+0x270>
 8001614:	2200      	movs	r2, #0
 8001616:	2101      	movs	r1, #1
 8001618:	481c      	ldr	r0, [pc, #112]	; (800168c <ESP_messageHandler+0x2dc>)
 800161a:	f005 f8eb 	bl	80067f4 <HAL_GPIO_WritePin>
 800161e:	e00c      	b.n	800163a <ESP_messageHandler+0x28a>
		else if(vLight[3] == '1' || vLiving[4] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, SET);
 8001620:	4b18      	ldr	r3, [pc, #96]	; (8001684 <ESP_messageHandler+0x2d4>)
 8001622:	78db      	ldrb	r3, [r3, #3]
 8001624:	2b31      	cmp	r3, #49	; 0x31
 8001626:	d003      	beq.n	8001630 <ESP_messageHandler+0x280>
 8001628:	4b17      	ldr	r3, [pc, #92]	; (8001688 <ESP_messageHandler+0x2d8>)
 800162a:	791b      	ldrb	r3, [r3, #4]
 800162c:	2b31      	cmp	r3, #49	; 0x31
 800162e:	d104      	bne.n	800163a <ESP_messageHandler+0x28a>
 8001630:	2201      	movs	r2, #1
 8001632:	2101      	movs	r1, #1
 8001634:	4815      	ldr	r0, [pc, #84]	; (800168c <ESP_messageHandler+0x2dc>)
 8001636:	f005 f8dd 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[4] == '0' || vKitchen[0] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, RESET); 		// Luz Cocina
 800163a:	4b12      	ldr	r3, [pc, #72]	; (8001684 <ESP_messageHandler+0x2d4>)
 800163c:	791b      	ldrb	r3, [r3, #4]
 800163e:	2b30      	cmp	r3, #48	; 0x30
 8001640:	d003      	beq.n	800164a <ESP_messageHandler+0x29a>
 8001642:	4b13      	ldr	r3, [pc, #76]	; (8001690 <ESP_messageHandler+0x2e0>)
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	2b30      	cmp	r3, #48	; 0x30
 8001648:	d126      	bne.n	8001698 <ESP_messageHandler+0x2e8>
 800164a:	2200      	movs	r2, #0
 800164c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001650:	4810      	ldr	r0, [pc, #64]	; (8001694 <ESP_messageHandler+0x2e4>)
 8001652:	f005 f8cf 	bl	80067f4 <HAL_GPIO_WritePin>
 8001656:	e02d      	b.n	80016b4 <ESP_messageHandler+0x304>
 8001658:	200009fc 	.word	0x200009fc
 800165c:	40021000 	.word	0x40021000
 8001660:	20001078 	.word	0x20001078
 8001664:	20000fec 	.word	0x20000fec
 8001668:	0800a910 	.word	0x0800a910
 800166c:	200009f4 	.word	0x200009f4
 8001670:	0800a914 	.word	0x0800a914
 8001674:	2000095c 	.word	0x2000095c
 8001678:	0800a920 	.word	0x0800a920
 800167c:	20000980 	.word	0x20000980
 8001680:	0800a92c 	.word	0x0800a92c
 8001684:	20000938 	.word	0x20000938
 8001688:	2000092c 	.word	0x2000092c
 800168c:	40020c00 	.word	0x40020c00
 8001690:	20000974 	.word	0x20000974
 8001694:	40020800 	.word	0x40020800
		else if(vLight[4] == '1' || vKitchen[0] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, SET);
 8001698:	4b95      	ldr	r3, [pc, #596]	; (80018f0 <ESP_messageHandler+0x540>)
 800169a:	791b      	ldrb	r3, [r3, #4]
 800169c:	2b31      	cmp	r3, #49	; 0x31
 800169e:	d003      	beq.n	80016a8 <ESP_messageHandler+0x2f8>
 80016a0:	4b94      	ldr	r3, [pc, #592]	; (80018f4 <ESP_messageHandler+0x544>)
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	2b31      	cmp	r3, #49	; 0x31
 80016a6:	d105      	bne.n	80016b4 <ESP_messageHandler+0x304>
 80016a8:	2201      	movs	r2, #1
 80016aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016ae:	4892      	ldr	r0, [pc, #584]	; (80018f8 <ESP_messageHandler+0x548>)
 80016b0:	f005 f8a0 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[5] == '0' || vKitchen[1] == '0') HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, RESET); 		// Luz Fregadero
 80016b4:	4b8e      	ldr	r3, [pc, #568]	; (80018f0 <ESP_messageHandler+0x540>)
 80016b6:	795b      	ldrb	r3, [r3, #5]
 80016b8:	2b30      	cmp	r3, #48	; 0x30
 80016ba:	d003      	beq.n	80016c4 <ESP_messageHandler+0x314>
 80016bc:	4b8d      	ldr	r3, [pc, #564]	; (80018f4 <ESP_messageHandler+0x544>)
 80016be:	785b      	ldrb	r3, [r3, #1]
 80016c0:	2b30      	cmp	r3, #48	; 0x30
 80016c2:	d106      	bne.n	80016d2 <ESP_messageHandler+0x322>
 80016c4:	2200      	movs	r2, #0
 80016c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016ca:	488c      	ldr	r0, [pc, #560]	; (80018fc <ESP_messageHandler+0x54c>)
 80016cc:	f005 f892 	bl	80067f4 <HAL_GPIO_WritePin>
 80016d0:	e00d      	b.n	80016ee <ESP_messageHandler+0x33e>
		else if(vLight[5] == '1' || vKitchen[1] == '1')HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, SET);
 80016d2:	4b87      	ldr	r3, [pc, #540]	; (80018f0 <ESP_messageHandler+0x540>)
 80016d4:	795b      	ldrb	r3, [r3, #5]
 80016d6:	2b31      	cmp	r3, #49	; 0x31
 80016d8:	d003      	beq.n	80016e2 <ESP_messageHandler+0x332>
 80016da:	4b86      	ldr	r3, [pc, #536]	; (80018f4 <ESP_messageHandler+0x544>)
 80016dc:	785b      	ldrb	r3, [r3, #1]
 80016de:	2b31      	cmp	r3, #49	; 0x31
 80016e0:	d105      	bne.n	80016ee <ESP_messageHandler+0x33e>
 80016e2:	2201      	movs	r2, #1
 80016e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016e8:	4884      	ldr	r0, [pc, #528]	; (80018fc <ESP_messageHandler+0x54c>)
 80016ea:	f005 f883 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[6] == '0' || vBath[0] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, RESET); 			// Luz Bao
 80016ee:	4b80      	ldr	r3, [pc, #512]	; (80018f0 <ESP_messageHandler+0x540>)
 80016f0:	799b      	ldrb	r3, [r3, #6]
 80016f2:	2b30      	cmp	r3, #48	; 0x30
 80016f4:	d003      	beq.n	80016fe <ESP_messageHandler+0x34e>
 80016f6:	4b82      	ldr	r3, [pc, #520]	; (8001900 <ESP_messageHandler+0x550>)
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	2b30      	cmp	r3, #48	; 0x30
 80016fc:	d105      	bne.n	800170a <ESP_messageHandler+0x35a>
 80016fe:	2200      	movs	r2, #0
 8001700:	2140      	movs	r1, #64	; 0x40
 8001702:	4880      	ldr	r0, [pc, #512]	; (8001904 <ESP_messageHandler+0x554>)
 8001704:	f005 f876 	bl	80067f4 <HAL_GPIO_WritePin>
 8001708:	e00c      	b.n	8001724 <ESP_messageHandler+0x374>
		else if(vLight[6] == '1' || vBath[0] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, SET);
 800170a:	4b79      	ldr	r3, [pc, #484]	; (80018f0 <ESP_messageHandler+0x540>)
 800170c:	799b      	ldrb	r3, [r3, #6]
 800170e:	2b31      	cmp	r3, #49	; 0x31
 8001710:	d003      	beq.n	800171a <ESP_messageHandler+0x36a>
 8001712:	4b7b      	ldr	r3, [pc, #492]	; (8001900 <ESP_messageHandler+0x550>)
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	2b31      	cmp	r3, #49	; 0x31
 8001718:	d104      	bne.n	8001724 <ESP_messageHandler+0x374>
 800171a:	2201      	movs	r2, #1
 800171c:	2140      	movs	r1, #64	; 0x40
 800171e:	4879      	ldr	r0, [pc, #484]	; (8001904 <ESP_messageHandler+0x554>)
 8001720:	f005 f868 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[7] == '0' || vBath[1] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); 			// Luz Espejo
 8001724:	4b72      	ldr	r3, [pc, #456]	; (80018f0 <ESP_messageHandler+0x540>)
 8001726:	79db      	ldrb	r3, [r3, #7]
 8001728:	2b30      	cmp	r3, #48	; 0x30
 800172a:	d003      	beq.n	8001734 <ESP_messageHandler+0x384>
 800172c:	4b74      	ldr	r3, [pc, #464]	; (8001900 <ESP_messageHandler+0x550>)
 800172e:	785b      	ldrb	r3, [r3, #1]
 8001730:	2b30      	cmp	r3, #48	; 0x30
 8001732:	d105      	bne.n	8001740 <ESP_messageHandler+0x390>
 8001734:	2200      	movs	r2, #0
 8001736:	2108      	movs	r1, #8
 8001738:	4873      	ldr	r0, [pc, #460]	; (8001908 <ESP_messageHandler+0x558>)
 800173a:	f005 f85b 	bl	80067f4 <HAL_GPIO_WritePin>
 800173e:	e00c      	b.n	800175a <ESP_messageHandler+0x3aa>
		else if(vLight[7] == '1' || vBath[1] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);
 8001740:	4b6b      	ldr	r3, [pc, #428]	; (80018f0 <ESP_messageHandler+0x540>)
 8001742:	79db      	ldrb	r3, [r3, #7]
 8001744:	2b31      	cmp	r3, #49	; 0x31
 8001746:	d003      	beq.n	8001750 <ESP_messageHandler+0x3a0>
 8001748:	4b6d      	ldr	r3, [pc, #436]	; (8001900 <ESP_messageHandler+0x550>)
 800174a:	785b      	ldrb	r3, [r3, #1]
 800174c:	2b31      	cmp	r3, #49	; 0x31
 800174e:	d104      	bne.n	800175a <ESP_messageHandler+0x3aa>
 8001750:	2201      	movs	r2, #1
 8001752:	2108      	movs	r1, #8
 8001754:	486c      	ldr	r0, [pc, #432]	; (8001908 <ESP_messageHandler+0x558>)
 8001756:	f005 f84d 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[8] == '0' || vBedroom[0] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, RESET);			// Luz Dormitorio
 800175a:	4b65      	ldr	r3, [pc, #404]	; (80018f0 <ESP_messageHandler+0x540>)
 800175c:	7a1b      	ldrb	r3, [r3, #8]
 800175e:	2b30      	cmp	r3, #48	; 0x30
 8001760:	d003      	beq.n	800176a <ESP_messageHandler+0x3ba>
 8001762:	4b6a      	ldr	r3, [pc, #424]	; (800190c <ESP_messageHandler+0x55c>)
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	2b30      	cmp	r3, #48	; 0x30
 8001768:	d105      	bne.n	8001776 <ESP_messageHandler+0x3c6>
 800176a:	2200      	movs	r2, #0
 800176c:	2180      	movs	r1, #128	; 0x80
 800176e:	4865      	ldr	r0, [pc, #404]	; (8001904 <ESP_messageHandler+0x554>)
 8001770:	f005 f840 	bl	80067f4 <HAL_GPIO_WritePin>
 8001774:	e00c      	b.n	8001790 <ESP_messageHandler+0x3e0>
		else if(vLight[8] == '1' || vBedroom[0] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, SET);
 8001776:	4b5e      	ldr	r3, [pc, #376]	; (80018f0 <ESP_messageHandler+0x540>)
 8001778:	7a1b      	ldrb	r3, [r3, #8]
 800177a:	2b31      	cmp	r3, #49	; 0x31
 800177c:	d003      	beq.n	8001786 <ESP_messageHandler+0x3d6>
 800177e:	4b63      	ldr	r3, [pc, #396]	; (800190c <ESP_messageHandler+0x55c>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	2b31      	cmp	r3, #49	; 0x31
 8001784:	d104      	bne.n	8001790 <ESP_messageHandler+0x3e0>
 8001786:	2201      	movs	r2, #1
 8001788:	2180      	movs	r1, #128	; 0x80
 800178a:	485e      	ldr	r0, [pc, #376]	; (8001904 <ESP_messageHandler+0x554>)
 800178c:	f005 f832 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[9] == '0' || vBedroom[1] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); 		// Luz Mesita Izq
 8001790:	4b57      	ldr	r3, [pc, #348]	; (80018f0 <ESP_messageHandler+0x540>)
 8001792:	7a5b      	ldrb	r3, [r3, #9]
 8001794:	2b30      	cmp	r3, #48	; 0x30
 8001796:	d003      	beq.n	80017a0 <ESP_messageHandler+0x3f0>
 8001798:	4b5c      	ldr	r3, [pc, #368]	; (800190c <ESP_messageHandler+0x55c>)
 800179a:	785b      	ldrb	r3, [r3, #1]
 800179c:	2b30      	cmp	r3, #48	; 0x30
 800179e:	d105      	bne.n	80017ac <ESP_messageHandler+0x3fc>
 80017a0:	2200      	movs	r2, #0
 80017a2:	2110      	movs	r1, #16
 80017a4:	4858      	ldr	r0, [pc, #352]	; (8001908 <ESP_messageHandler+0x558>)
 80017a6:	f005 f825 	bl	80067f4 <HAL_GPIO_WritePin>
 80017aa:	e00c      	b.n	80017c6 <ESP_messageHandler+0x416>
		else if(vLight[9] == '1' || vBedroom[1] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);
 80017ac:	4b50      	ldr	r3, [pc, #320]	; (80018f0 <ESP_messageHandler+0x540>)
 80017ae:	7a5b      	ldrb	r3, [r3, #9]
 80017b0:	2b31      	cmp	r3, #49	; 0x31
 80017b2:	d003      	beq.n	80017bc <ESP_messageHandler+0x40c>
 80017b4:	4b55      	ldr	r3, [pc, #340]	; (800190c <ESP_messageHandler+0x55c>)
 80017b6:	785b      	ldrb	r3, [r3, #1]
 80017b8:	2b31      	cmp	r3, #49	; 0x31
 80017ba:	d104      	bne.n	80017c6 <ESP_messageHandler+0x416>
 80017bc:	2201      	movs	r2, #1
 80017be:	2110      	movs	r1, #16
 80017c0:	4851      	ldr	r0, [pc, #324]	; (8001908 <ESP_messageHandler+0x558>)
 80017c2:	f005 f817 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[10] == '0' || vBedroom[2] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); 		// Luz Mesita Dch
 80017c6:	4b4a      	ldr	r3, [pc, #296]	; (80018f0 <ESP_messageHandler+0x540>)
 80017c8:	7a9b      	ldrb	r3, [r3, #10]
 80017ca:	2b30      	cmp	r3, #48	; 0x30
 80017cc:	d003      	beq.n	80017d6 <ESP_messageHandler+0x426>
 80017ce:	4b4f      	ldr	r3, [pc, #316]	; (800190c <ESP_messageHandler+0x55c>)
 80017d0:	789b      	ldrb	r3, [r3, #2]
 80017d2:	2b30      	cmp	r3, #48	; 0x30
 80017d4:	d105      	bne.n	80017e2 <ESP_messageHandler+0x432>
 80017d6:	2200      	movs	r2, #0
 80017d8:	2140      	movs	r1, #64	; 0x40
 80017da:	484b      	ldr	r0, [pc, #300]	; (8001908 <ESP_messageHandler+0x558>)
 80017dc:	f005 f80a 	bl	80067f4 <HAL_GPIO_WritePin>
 80017e0:	e00c      	b.n	80017fc <ESP_messageHandler+0x44c>
		else if(vLight[10] == '1' || vBedroom[2] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);
 80017e2:	4b43      	ldr	r3, [pc, #268]	; (80018f0 <ESP_messageHandler+0x540>)
 80017e4:	7a9b      	ldrb	r3, [r3, #10]
 80017e6:	2b31      	cmp	r3, #49	; 0x31
 80017e8:	d003      	beq.n	80017f2 <ESP_messageHandler+0x442>
 80017ea:	4b48      	ldr	r3, [pc, #288]	; (800190c <ESP_messageHandler+0x55c>)
 80017ec:	789b      	ldrb	r3, [r3, #2]
 80017ee:	2b31      	cmp	r3, #49	; 0x31
 80017f0:	d104      	bne.n	80017fc <ESP_messageHandler+0x44c>
 80017f2:	2201      	movs	r2, #1
 80017f4:	2140      	movs	r1, #64	; 0x40
 80017f6:	4844      	ldr	r0, [pc, #272]	; (8001908 <ESP_messageHandler+0x558>)
 80017f8:	f004 fffc 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[11] == '0' || vOffice[0] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); 		// Luz Oficina
 80017fc:	4b3c      	ldr	r3, [pc, #240]	; (80018f0 <ESP_messageHandler+0x540>)
 80017fe:	7adb      	ldrb	r3, [r3, #11]
 8001800:	2b30      	cmp	r3, #48	; 0x30
 8001802:	d003      	beq.n	800180c <ESP_messageHandler+0x45c>
 8001804:	4b42      	ldr	r3, [pc, #264]	; (8001910 <ESP_messageHandler+0x560>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	2b30      	cmp	r3, #48	; 0x30
 800180a:	d105      	bne.n	8001818 <ESP_messageHandler+0x468>
 800180c:	2200      	movs	r2, #0
 800180e:	2120      	movs	r1, #32
 8001810:	483d      	ldr	r0, [pc, #244]	; (8001908 <ESP_messageHandler+0x558>)
 8001812:	f004 ffef 	bl	80067f4 <HAL_GPIO_WritePin>
 8001816:	e00c      	b.n	8001832 <ESP_messageHandler+0x482>
		else if(vLight[11] == '1' || vOffice[0] == '1') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);
 8001818:	4b35      	ldr	r3, [pc, #212]	; (80018f0 <ESP_messageHandler+0x540>)
 800181a:	7adb      	ldrb	r3, [r3, #11]
 800181c:	2b31      	cmp	r3, #49	; 0x31
 800181e:	d003      	beq.n	8001828 <ESP_messageHandler+0x478>
 8001820:	4b3b      	ldr	r3, [pc, #236]	; (8001910 <ESP_messageHandler+0x560>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	2b31      	cmp	r3, #49	; 0x31
 8001826:	d104      	bne.n	8001832 <ESP_messageHandler+0x482>
 8001828:	2201      	movs	r2, #1
 800182a:	2120      	movs	r1, #32
 800182c:	4836      	ldr	r0, [pc, #216]	; (8001908 <ESP_messageHandler+0x558>)
 800182e:	f004 ffe1 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[12] == '0' || vOffice[1] == '0'){ 													// Luz Gaming
 8001832:	4b2f      	ldr	r3, [pc, #188]	; (80018f0 <ESP_messageHandler+0x540>)
 8001834:	7b1b      	ldrb	r3, [r3, #12]
 8001836:	2b30      	cmp	r3, #48	; 0x30
 8001838:	d003      	beq.n	8001842 <ESP_messageHandler+0x492>
 800183a:	4b35      	ldr	r3, [pc, #212]	; (8001910 <ESP_messageHandler+0x560>)
 800183c:	785b      	ldrb	r3, [r3, #1]
 800183e:	2b30      	cmp	r3, #48	; 0x30
 8001840:	d10c      	bne.n	800185c <ESP_messageHandler+0x4ac>
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8001842:	4b34      	ldr	r3, [pc, #208]	; (8001914 <ESP_messageHandler+0x564>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	2200      	movs	r2, #0
 8001848:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 800184a:	4b32      	ldr	r3, [pc, #200]	; (8001914 <ESP_messageHandler+0x564>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	2200      	movs	r2, #0
 8001850:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8001852:	4b30      	ldr	r3, [pc, #192]	; (8001914 <ESP_messageHandler+0x564>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	2200      	movs	r2, #0
 8001858:	63da      	str	r2, [r3, #60]	; 0x3c
 800185a:	e03a      	b.n	80018d2 <ESP_messageHandler+0x522>
		}
		else if(vLight[12] == '1' || vOffice[1] == '1'){
 800185c:	4b24      	ldr	r3, [pc, #144]	; (80018f0 <ESP_messageHandler+0x540>)
 800185e:	7b1b      	ldrb	r3, [r3, #12]
 8001860:	2b31      	cmp	r3, #49	; 0x31
 8001862:	d003      	beq.n	800186c <ESP_messageHandler+0x4bc>
 8001864:	4b2a      	ldr	r3, [pc, #168]	; (8001910 <ESP_messageHandler+0x560>)
 8001866:	785b      	ldrb	r3, [r3, #1]
 8001868:	2b31      	cmp	r3, #49	; 0x31
 800186a:	d132      	bne.n	80018d2 <ESP_messageHandler+0x522>

			//uint8_t r, g, b;

			r = rgb_value (vLight[13],vLight[14],vLight[15]);
 800186c:	4b20      	ldr	r3, [pc, #128]	; (80018f0 <ESP_messageHandler+0x540>)
 800186e:	7b5b      	ldrb	r3, [r3, #13]
 8001870:	4a1f      	ldr	r2, [pc, #124]	; (80018f0 <ESP_messageHandler+0x540>)
 8001872:	7b91      	ldrb	r1, [r2, #14]
 8001874:	4a1e      	ldr	r2, [pc, #120]	; (80018f0 <ESP_messageHandler+0x540>)
 8001876:	7bd2      	ldrb	r2, [r2, #15]
 8001878:	4618      	mov	r0, r3
 800187a:	f000 fd5f 	bl	800233c <rgb_value>
 800187e:	4603      	mov	r3, r0
 8001880:	4a25      	ldr	r2, [pc, #148]	; (8001918 <ESP_messageHandler+0x568>)
 8001882:	6013      	str	r3, [r2, #0]
			g = rgb_value (vLight[16],vLight[17],vLight[18]);
 8001884:	4b1a      	ldr	r3, [pc, #104]	; (80018f0 <ESP_messageHandler+0x540>)
 8001886:	7c1b      	ldrb	r3, [r3, #16]
 8001888:	4a19      	ldr	r2, [pc, #100]	; (80018f0 <ESP_messageHandler+0x540>)
 800188a:	7c51      	ldrb	r1, [r2, #17]
 800188c:	4a18      	ldr	r2, [pc, #96]	; (80018f0 <ESP_messageHandler+0x540>)
 800188e:	7c92      	ldrb	r2, [r2, #18]
 8001890:	4618      	mov	r0, r3
 8001892:	f000 fd53 	bl	800233c <rgb_value>
 8001896:	4603      	mov	r3, r0
 8001898:	4a20      	ldr	r2, [pc, #128]	; (800191c <ESP_messageHandler+0x56c>)
 800189a:	6013      	str	r3, [r2, #0]
			b = rgb_value (vLight[19],vLight[20],vLight[21]);
 800189c:	4b14      	ldr	r3, [pc, #80]	; (80018f0 <ESP_messageHandler+0x540>)
 800189e:	7cdb      	ldrb	r3, [r3, #19]
 80018a0:	4a13      	ldr	r2, [pc, #76]	; (80018f0 <ESP_messageHandler+0x540>)
 80018a2:	7d11      	ldrb	r1, [r2, #20]
 80018a4:	4a12      	ldr	r2, [pc, #72]	; (80018f0 <ESP_messageHandler+0x540>)
 80018a6:	7d52      	ldrb	r2, [r2, #21]
 80018a8:	4618      	mov	r0, r3
 80018aa:	f000 fd47 	bl	800233c <rgb_value>
 80018ae:	4603      	mov	r3, r0
 80018b0:	4a1b      	ldr	r2, [pc, #108]	; (8001920 <ESP_messageHandler+0x570>)
 80018b2:	6013      	str	r3, [r2, #0]

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, g); // PA8
 80018b4:	4b19      	ldr	r3, [pc, #100]	; (800191c <ESP_messageHandler+0x56c>)
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	4b16      	ldr	r3, [pc, #88]	; (8001914 <ESP_messageHandler+0x564>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, r); // PA9
 80018be:	4b16      	ldr	r3, [pc, #88]	; (8001918 <ESP_messageHandler+0x568>)
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	4b14      	ldr	r3, [pc, #80]	; (8001914 <ESP_messageHandler+0x564>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, b); // PA10
 80018c8:	4b15      	ldr	r3, [pc, #84]	; (8001920 <ESP_messageHandler+0x570>)
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	4b11      	ldr	r3, [pc, #68]	; (8001914 <ESP_messageHandler+0x564>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	63da      	str	r2, [r3, #60]	; 0x3c
		}

		if(vLight[22] == '0' || vGarage[0] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, RESET); 		// Luz Garaje
 80018d2:	4b07      	ldr	r3, [pc, #28]	; (80018f0 <ESP_messageHandler+0x540>)
 80018d4:	7d9b      	ldrb	r3, [r3, #22]
 80018d6:	2b30      	cmp	r3, #48	; 0x30
 80018d8:	d003      	beq.n	80018e2 <ESP_messageHandler+0x532>
 80018da:	4b12      	ldr	r3, [pc, #72]	; (8001924 <ESP_messageHandler+0x574>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	2b30      	cmp	r3, #48	; 0x30
 80018e0:	d122      	bne.n	8001928 <ESP_messageHandler+0x578>
 80018e2:	2200      	movs	r2, #0
 80018e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80018e8:	4803      	ldr	r0, [pc, #12]	; (80018f8 <ESP_messageHandler+0x548>)
 80018ea:	f004 ff83 	bl	80067f4 <HAL_GPIO_WritePin>
 80018ee:	e029      	b.n	8001944 <ESP_messageHandler+0x594>
 80018f0:	20000938 	.word	0x20000938
 80018f4:	20000974 	.word	0x20000974
 80018f8:	40020800 	.word	0x40020800
 80018fc:	40020000 	.word	0x40020000
 8001900:	20000958 	.word	0x20000958
 8001904:	40020c00 	.word	0x40020c00
 8001908:	40020400 	.word	0x40020400
 800190c:	20000984 	.word	0x20000984
 8001910:	20000960 	.word	0x20000960
 8001914:	20000f5c 	.word	0x20000f5c
 8001918:	200009a0 	.word	0x200009a0
 800191c:	2000099c 	.word	0x2000099c
 8001920:	20000994 	.word	0x20000994
 8001924:	20000978 	.word	0x20000978
		else if(vLight[22] == '1' || vGarage[0] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, SET);
 8001928:	4b87      	ldr	r3, [pc, #540]	; (8001b48 <ESP_messageHandler+0x798>)
 800192a:	7d9b      	ldrb	r3, [r3, #22]
 800192c:	2b31      	cmp	r3, #49	; 0x31
 800192e:	d003      	beq.n	8001938 <ESP_messageHandler+0x588>
 8001930:	4b86      	ldr	r3, [pc, #536]	; (8001b4c <ESP_messageHandler+0x79c>)
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	2b31      	cmp	r3, #49	; 0x31
 8001936:	d105      	bne.n	8001944 <ESP_messageHandler+0x594>
 8001938:	2201      	movs	r2, #1
 800193a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800193e:	4884      	ldr	r0, [pc, #528]	; (8001b50 <ESP_messageHandler+0x7a0>)
 8001940:	f004 ff58 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[23] == '0' || vOutside[3] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, RESET); 		// Luz Jardn
 8001944:	4b80      	ldr	r3, [pc, #512]	; (8001b48 <ESP_messageHandler+0x798>)
 8001946:	7ddb      	ldrb	r3, [r3, #23]
 8001948:	2b30      	cmp	r3, #48	; 0x30
 800194a:	d003      	beq.n	8001954 <ESP_messageHandler+0x5a4>
 800194c:	4b81      	ldr	r3, [pc, #516]	; (8001b54 <ESP_messageHandler+0x7a4>)
 800194e:	78db      	ldrb	r3, [r3, #3]
 8001950:	2b30      	cmp	r3, #48	; 0x30
 8001952:	d105      	bne.n	8001960 <ESP_messageHandler+0x5b0>
 8001954:	2200      	movs	r2, #0
 8001956:	2104      	movs	r1, #4
 8001958:	487f      	ldr	r0, [pc, #508]	; (8001b58 <ESP_messageHandler+0x7a8>)
 800195a:	f004 ff4b 	bl	80067f4 <HAL_GPIO_WritePin>
 800195e:	e00c      	b.n	800197a <ESP_messageHandler+0x5ca>
		else if(vLight[23] == '1' || vOutside[3] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, SET);
 8001960:	4b79      	ldr	r3, [pc, #484]	; (8001b48 <ESP_messageHandler+0x798>)
 8001962:	7ddb      	ldrb	r3, [r3, #23]
 8001964:	2b31      	cmp	r3, #49	; 0x31
 8001966:	d003      	beq.n	8001970 <ESP_messageHandler+0x5c0>
 8001968:	4b7a      	ldr	r3, [pc, #488]	; (8001b54 <ESP_messageHandler+0x7a4>)
 800196a:	78db      	ldrb	r3, [r3, #3]
 800196c:	2b31      	cmp	r3, #49	; 0x31
 800196e:	d104      	bne.n	800197a <ESP_messageHandler+0x5ca>
 8001970:	2201      	movs	r2, #1
 8001972:	2104      	movs	r1, #4
 8001974:	4878      	ldr	r0, [pc, #480]	; (8001b58 <ESP_messageHandler+0x7a8>)
 8001976:	f004 ff3d 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[24] == '0' || vOutside[2] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, RESET); 		// Luz Porche
 800197a:	4b73      	ldr	r3, [pc, #460]	; (8001b48 <ESP_messageHandler+0x798>)
 800197c:	7e1b      	ldrb	r3, [r3, #24]
 800197e:	2b30      	cmp	r3, #48	; 0x30
 8001980:	d003      	beq.n	800198a <ESP_messageHandler+0x5da>
 8001982:	4b74      	ldr	r3, [pc, #464]	; (8001b54 <ESP_messageHandler+0x7a4>)
 8001984:	789b      	ldrb	r3, [r3, #2]
 8001986:	2b30      	cmp	r3, #48	; 0x30
 8001988:	d105      	bne.n	8001996 <ESP_messageHandler+0x5e6>
 800198a:	2200      	movs	r2, #0
 800198c:	2110      	movs	r1, #16
 800198e:	4872      	ldr	r0, [pc, #456]	; (8001b58 <ESP_messageHandler+0x7a8>)
 8001990:	f004 ff30 	bl	80067f4 <HAL_GPIO_WritePin>
 8001994:	e00c      	b.n	80019b0 <ESP_messageHandler+0x600>
		else if(vLight[24] == '1' || vOutside[2] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, SET);
 8001996:	4b6c      	ldr	r3, [pc, #432]	; (8001b48 <ESP_messageHandler+0x798>)
 8001998:	7e1b      	ldrb	r3, [r3, #24]
 800199a:	2b31      	cmp	r3, #49	; 0x31
 800199c:	d003      	beq.n	80019a6 <ESP_messageHandler+0x5f6>
 800199e:	4b6d      	ldr	r3, [pc, #436]	; (8001b54 <ESP_messageHandler+0x7a4>)
 80019a0:	789b      	ldrb	r3, [r3, #2]
 80019a2:	2b31      	cmp	r3, #49	; 0x31
 80019a4:	d104      	bne.n	80019b0 <ESP_messageHandler+0x600>
 80019a6:	2201      	movs	r2, #1
 80019a8:	2110      	movs	r1, #16
 80019aa:	486b      	ldr	r0, [pc, #428]	; (8001b58 <ESP_messageHandler+0x7a8>)
 80019ac:	f004 ff22 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[25] == '0' || vOutside[1] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, RESET); 		// Luz Tendedero
 80019b0:	4b65      	ldr	r3, [pc, #404]	; (8001b48 <ESP_messageHandler+0x798>)
 80019b2:	7e5b      	ldrb	r3, [r3, #25]
 80019b4:	2b30      	cmp	r3, #48	; 0x30
 80019b6:	d003      	beq.n	80019c0 <ESP_messageHandler+0x610>
 80019b8:	4b66      	ldr	r3, [pc, #408]	; (8001b54 <ESP_messageHandler+0x7a4>)
 80019ba:	785b      	ldrb	r3, [r3, #1]
 80019bc:	2b30      	cmp	r3, #48	; 0x30
 80019be:	d106      	bne.n	80019ce <ESP_messageHandler+0x61e>
 80019c0:	2200      	movs	r2, #0
 80019c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019c6:	4862      	ldr	r0, [pc, #392]	; (8001b50 <ESP_messageHandler+0x7a0>)
 80019c8:	f004 ff14 	bl	80067f4 <HAL_GPIO_WritePin>
 80019cc:	e00d      	b.n	80019ea <ESP_messageHandler+0x63a>
		else if(vLight[25] == '1' || vOutside[1] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, SET);
 80019ce:	4b5e      	ldr	r3, [pc, #376]	; (8001b48 <ESP_messageHandler+0x798>)
 80019d0:	7e5b      	ldrb	r3, [r3, #25]
 80019d2:	2b31      	cmp	r3, #49	; 0x31
 80019d4:	d003      	beq.n	80019de <ESP_messageHandler+0x62e>
 80019d6:	4b5f      	ldr	r3, [pc, #380]	; (8001b54 <ESP_messageHandler+0x7a4>)
 80019d8:	785b      	ldrb	r3, [r3, #1]
 80019da:	2b31      	cmp	r3, #49	; 0x31
 80019dc:	d105      	bne.n	80019ea <ESP_messageHandler+0x63a>
 80019de:	2201      	movs	r2, #1
 80019e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019e4:	485a      	ldr	r0, [pc, #360]	; (8001b50 <ESP_messageHandler+0x7a0>)
 80019e6:	f004 ff05 	bl	80067f4 <HAL_GPIO_WritePin>
	}

	// DOORS & WINDOWS
	if (fragment[0] == 'p'){
 80019ea:	4b5c      	ldr	r3, [pc, #368]	; (8001b5c <ESP_messageHandler+0x7ac>)
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	2b70      	cmp	r3, #112	; 0x70
 80019f0:	d107      	bne.n	8001a02 <ESP_messageHandler+0x652>
		UART_send("PUERTAS Y VENTANAS (PUERTA PARCELA)\n", PC_UART);
 80019f2:	495b      	ldr	r1, [pc, #364]	; (8001b60 <ESP_messageHandler+0x7b0>)
 80019f4:	485b      	ldr	r0, [pc, #364]	; (8001b64 <ESP_messageHandler+0x7b4>)
 80019f6:	f000 ff71 	bl	80028dc <UART_send>
		vWindow[0] = textrc[28]; 	// P. Parcela
 80019fa:	4b5b      	ldr	r3, [pc, #364]	; (8001b68 <ESP_messageHandler+0x7b8>)
 80019fc:	7f1a      	ldrb	r2, [r3, #28]
 80019fe:	4b5b      	ldr	r3, [pc, #364]	; (8001b6c <ESP_messageHandler+0x7bc>)
 8001a00:	701a      	strb	r2, [r3, #0]
	}
	if (fragment[0] == 'g'){
 8001a02:	4b56      	ldr	r3, [pc, #344]	; (8001b5c <ESP_messageHandler+0x7ac>)
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	2b67      	cmp	r3, #103	; 0x67
 8001a08:	d107      	bne.n	8001a1a <ESP_messageHandler+0x66a>
		UART_send("PUERTAS Y VENTANAS (PUERTA GARAJE)\n", PC_UART);
 8001a0a:	4955      	ldr	r1, [pc, #340]	; (8001b60 <ESP_messageHandler+0x7b0>)
 8001a0c:	4858      	ldr	r0, [pc, #352]	; (8001b70 <ESP_messageHandler+0x7c0>)
 8001a0e:	f000 ff65 	bl	80028dc <UART_send>
		vWindow[1] = textrc[31]; 	// P. Garaje
 8001a12:	4b55      	ldr	r3, [pc, #340]	; (8001b68 <ESP_messageHandler+0x7b8>)
 8001a14:	7fda      	ldrb	r2, [r3, #31]
 8001a16:	4b55      	ldr	r3, [pc, #340]	; (8001b6c <ESP_messageHandler+0x7bc>)
 8001a18:	705a      	strb	r2, [r3, #1]
	}
	/*if (fragment[0] == 'l'){
		UART_send("PUERTAS Y VENTANAS (VENTANA SALN)\n", PC_UART);
		vWindow[2] = textrc[34]; 	// V. Saln
	}*/
	if (fragment[0] == 'd'){
 8001a1a:	4b50      	ldr	r3, [pc, #320]	; (8001b5c <ESP_messageHandler+0x7ac>)
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	2b64      	cmp	r3, #100	; 0x64
 8001a20:	d108      	bne.n	8001a34 <ESP_messageHandler+0x684>
		UART_send("PUERTAS Y VENTANAS (VENTANA DORMITORIO)\n", PC_UART);
 8001a22:	494f      	ldr	r1, [pc, #316]	; (8001b60 <ESP_messageHandler+0x7b0>)
 8001a24:	4853      	ldr	r0, [pc, #332]	; (8001b74 <ESP_messageHandler+0x7c4>)
 8001a26:	f000 ff59 	bl	80028dc <UART_send>
		vWindow[3] = textrc[37]; 	// V. Dormitorio
 8001a2a:	4b4f      	ldr	r3, [pc, #316]	; (8001b68 <ESP_messageHandler+0x7b8>)
 8001a2c:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8001a30:	4b4e      	ldr	r3, [pc, #312]	; (8001b6c <ESP_messageHandler+0x7bc>)
 8001a32:	70da      	strb	r2, [r3, #3]
	}
	if (fragment[0] == 'o'){
 8001a34:	4b49      	ldr	r3, [pc, #292]	; (8001b5c <ESP_messageHandler+0x7ac>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	2b6f      	cmp	r3, #111	; 0x6f
 8001a3a:	d108      	bne.n	8001a4e <ESP_messageHandler+0x69e>
		UART_send("PUERTAS Y VENTANAS (VENTANA OFICINA)\n", PC_UART);
 8001a3c:	4948      	ldr	r1, [pc, #288]	; (8001b60 <ESP_messageHandler+0x7b0>)
 8001a3e:	484e      	ldr	r0, [pc, #312]	; (8001b78 <ESP_messageHandler+0x7c8>)
 8001a40:	f000 ff4c 	bl	80028dc <UART_send>
		vWindow[4] = textrc[40]; 	// V. Oficina
 8001a44:	4b48      	ldr	r3, [pc, #288]	; (8001b68 <ESP_messageHandler+0x7b8>)
 8001a46:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8001a4a:	4b48      	ldr	r3, [pc, #288]	; (8001b6c <ESP_messageHandler+0x7bc>)
 8001a4c:	711a      	strb	r2, [r3, #4]
	}

	// WEATHER
	if (fragment[0] == 't'){
 8001a4e:	4b43      	ldr	r3, [pc, #268]	; (8001b5c <ESP_messageHandler+0x7ac>)
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	2b74      	cmp	r3, #116	; 0x74
 8001a54:	d110      	bne.n	8001a78 <ESP_messageHandler+0x6c8>
		UART_send("TIEMPO\n", PC_UART);
 8001a56:	4942      	ldr	r1, [pc, #264]	; (8001b60 <ESP_messageHandler+0x7b0>)
 8001a58:	4848      	ldr	r0, [pc, #288]	; (8001b7c <ESP_messageHandler+0x7cc>)
 8001a5a:	f000 ff3f 	bl	80028dc <UART_send>
		vWeather[0] = textrc[28]; 	// Ventilador
 8001a5e:	4b42      	ldr	r3, [pc, #264]	; (8001b68 <ESP_messageHandler+0x7b8>)
 8001a60:	7f1a      	ldrb	r2, [r3, #28]
 8001a62:	4b47      	ldr	r3, [pc, #284]	; (8001b80 <ESP_messageHandler+0x7d0>)
 8001a64:	701a      	strb	r2, [r3, #0]
		//vWeather[1] = textrc[31]; 	// Vent. Dormitorio
		//vWeather[2] = textrc[34]; 	// Vent. Oficina
		vWeather[1] = textrc[31]; 	// Calefaccin
 8001a66:	4b40      	ldr	r3, [pc, #256]	; (8001b68 <ESP_messageHandler+0x7b8>)
 8001a68:	7fda      	ldrb	r2, [r3, #31]
 8001a6a:	4b45      	ldr	r3, [pc, #276]	; (8001b80 <ESP_messageHandler+0x7d0>)
 8001a6c:	705a      	strb	r2, [r3, #1]
		vWeather[2] = textrc[34]; 	// Automtico
 8001a6e:	4b3e      	ldr	r3, [pc, #248]	; (8001b68 <ESP_messageHandler+0x7b8>)
 8001a70:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001a74:	4b42      	ldr	r3, [pc, #264]	; (8001b80 <ESP_messageHandler+0x7d0>)
 8001a76:	709a      	strb	r2, [r3, #2]


    }

	// OUTSIDE
	if (fragment[0] == 'e'){
 8001a78:	4b38      	ldr	r3, [pc, #224]	; (8001b5c <ESP_messageHandler+0x7ac>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	2b65      	cmp	r3, #101	; 0x65
 8001a7e:	f040 8090 	bne.w	8001ba2 <ESP_messageHandler+0x7f2>
		UART_send("LUCES (EXTERIOR)\n", PC_UART);
 8001a82:	4937      	ldr	r1, [pc, #220]	; (8001b60 <ESP_messageHandler+0x7b0>)
 8001a84:	483f      	ldr	r0, [pc, #252]	; (8001b84 <ESP_messageHandler+0x7d4>)
 8001a86:	f000 ff29 	bl	80028dc <UART_send>
		//vOutside[0] = textrc[28]; 	// Toldo Tendedero
		vOutside[1] = textrc[31]; 	// Luz Tendedero
 8001a8a:	4b37      	ldr	r3, [pc, #220]	; (8001b68 <ESP_messageHandler+0x7b8>)
 8001a8c:	7fda      	ldrb	r2, [r3, #31]
 8001a8e:	4b31      	ldr	r3, [pc, #196]	; (8001b54 <ESP_messageHandler+0x7a4>)
 8001a90:	705a      	strb	r2, [r3, #1]
		vOutside[2] = textrc[34]; 	// Luz Porche
 8001a92:	4b35      	ldr	r3, [pc, #212]	; (8001b68 <ESP_messageHandler+0x7b8>)
 8001a94:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001a98:	4b2e      	ldr	r3, [pc, #184]	; (8001b54 <ESP_messageHandler+0x7a4>)
 8001a9a:	709a      	strb	r2, [r3, #2]
		vOutside[3] = textrc[37]; 	// Luz Jardn
 8001a9c:	4b32      	ldr	r3, [pc, #200]	; (8001b68 <ESP_messageHandler+0x7b8>)
 8001a9e:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8001aa2:	4b2c      	ldr	r3, [pc, #176]	; (8001b54 <ESP_messageHandler+0x7a4>)
 8001aa4:	70da      	strb	r2, [r3, #3]
		//vOutside[4] = textrc[40]; 	// Puerta Parcela
		vOutside[5] = textrc[43]; 	// Automtico
 8001aa6:	4b30      	ldr	r3, [pc, #192]	; (8001b68 <ESP_messageHandler+0x7b8>)
 8001aa8:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8001aac:	4b29      	ldr	r3, [pc, #164]	; (8001b54 <ESP_messageHandler+0x7a4>)
 8001aae:	715a      	strb	r2, [r3, #5]
		vOutside[6] = textrc[46]; 	// Ropa tendida
 8001ab0:	4b2d      	ldr	r3, [pc, #180]	; (8001b68 <ESP_messageHandler+0x7b8>)
 8001ab2:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 8001ab6:	4b27      	ldr	r3, [pc, #156]	; (8001b54 <ESP_messageHandler+0x7a4>)
 8001ab8:	719a      	strb	r2, [r3, #6]

		if(vLight[25] == '0' || vOutside[1] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, RESET); 		// Luz Tendedero
 8001aba:	4b23      	ldr	r3, [pc, #140]	; (8001b48 <ESP_messageHandler+0x798>)
 8001abc:	7e5b      	ldrb	r3, [r3, #25]
 8001abe:	2b30      	cmp	r3, #48	; 0x30
 8001ac0:	d003      	beq.n	8001aca <ESP_messageHandler+0x71a>
 8001ac2:	4b24      	ldr	r3, [pc, #144]	; (8001b54 <ESP_messageHandler+0x7a4>)
 8001ac4:	785b      	ldrb	r3, [r3, #1]
 8001ac6:	2b30      	cmp	r3, #48	; 0x30
 8001ac8:	d106      	bne.n	8001ad8 <ESP_messageHandler+0x728>
 8001aca:	2200      	movs	r2, #0
 8001acc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ad0:	481f      	ldr	r0, [pc, #124]	; (8001b50 <ESP_messageHandler+0x7a0>)
 8001ad2:	f004 fe8f 	bl	80067f4 <HAL_GPIO_WritePin>
 8001ad6:	e00d      	b.n	8001af4 <ESP_messageHandler+0x744>
		else if(vLight[25] == '1' || vOutside[1] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, SET);
 8001ad8:	4b1b      	ldr	r3, [pc, #108]	; (8001b48 <ESP_messageHandler+0x798>)
 8001ada:	7e5b      	ldrb	r3, [r3, #25]
 8001adc:	2b31      	cmp	r3, #49	; 0x31
 8001ade:	d003      	beq.n	8001ae8 <ESP_messageHandler+0x738>
 8001ae0:	4b1c      	ldr	r3, [pc, #112]	; (8001b54 <ESP_messageHandler+0x7a4>)
 8001ae2:	785b      	ldrb	r3, [r3, #1]
 8001ae4:	2b31      	cmp	r3, #49	; 0x31
 8001ae6:	d105      	bne.n	8001af4 <ESP_messageHandler+0x744>
 8001ae8:	2201      	movs	r2, #1
 8001aea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001aee:	4818      	ldr	r0, [pc, #96]	; (8001b50 <ESP_messageHandler+0x7a0>)
 8001af0:	f004 fe80 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[24] == '0' || vOutside[2] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, RESET); 		// Luz Porche
 8001af4:	4b14      	ldr	r3, [pc, #80]	; (8001b48 <ESP_messageHandler+0x798>)
 8001af6:	7e1b      	ldrb	r3, [r3, #24]
 8001af8:	2b30      	cmp	r3, #48	; 0x30
 8001afa:	d003      	beq.n	8001b04 <ESP_messageHandler+0x754>
 8001afc:	4b15      	ldr	r3, [pc, #84]	; (8001b54 <ESP_messageHandler+0x7a4>)
 8001afe:	789b      	ldrb	r3, [r3, #2]
 8001b00:	2b30      	cmp	r3, #48	; 0x30
 8001b02:	d105      	bne.n	8001b10 <ESP_messageHandler+0x760>
 8001b04:	2200      	movs	r2, #0
 8001b06:	2110      	movs	r1, #16
 8001b08:	4813      	ldr	r0, [pc, #76]	; (8001b58 <ESP_messageHandler+0x7a8>)
 8001b0a:	f004 fe73 	bl	80067f4 <HAL_GPIO_WritePin>
 8001b0e:	e00c      	b.n	8001b2a <ESP_messageHandler+0x77a>
		else if(vLight[24] == '1' || vOutside[2] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, SET);
 8001b10:	4b0d      	ldr	r3, [pc, #52]	; (8001b48 <ESP_messageHandler+0x798>)
 8001b12:	7e1b      	ldrb	r3, [r3, #24]
 8001b14:	2b31      	cmp	r3, #49	; 0x31
 8001b16:	d003      	beq.n	8001b20 <ESP_messageHandler+0x770>
 8001b18:	4b0e      	ldr	r3, [pc, #56]	; (8001b54 <ESP_messageHandler+0x7a4>)
 8001b1a:	789b      	ldrb	r3, [r3, #2]
 8001b1c:	2b31      	cmp	r3, #49	; 0x31
 8001b1e:	d104      	bne.n	8001b2a <ESP_messageHandler+0x77a>
 8001b20:	2201      	movs	r2, #1
 8001b22:	2110      	movs	r1, #16
 8001b24:	480c      	ldr	r0, [pc, #48]	; (8001b58 <ESP_messageHandler+0x7a8>)
 8001b26:	f004 fe65 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[23] == '0' || vOutside[3] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, RESET); 		// Luz Jardn
 8001b2a:	4b07      	ldr	r3, [pc, #28]	; (8001b48 <ESP_messageHandler+0x798>)
 8001b2c:	7ddb      	ldrb	r3, [r3, #23]
 8001b2e:	2b30      	cmp	r3, #48	; 0x30
 8001b30:	d003      	beq.n	8001b3a <ESP_messageHandler+0x78a>
 8001b32:	4b08      	ldr	r3, [pc, #32]	; (8001b54 <ESP_messageHandler+0x7a4>)
 8001b34:	78db      	ldrb	r3, [r3, #3]
 8001b36:	2b30      	cmp	r3, #48	; 0x30
 8001b38:	d126      	bne.n	8001b88 <ESP_messageHandler+0x7d8>
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	2104      	movs	r1, #4
 8001b3e:	4806      	ldr	r0, [pc, #24]	; (8001b58 <ESP_messageHandler+0x7a8>)
 8001b40:	f004 fe58 	bl	80067f4 <HAL_GPIO_WritePin>
 8001b44:	e02d      	b.n	8001ba2 <ESP_messageHandler+0x7f2>
 8001b46:	bf00      	nop
 8001b48:	20000938 	.word	0x20000938
 8001b4c:	20000978 	.word	0x20000978
 8001b50:	40020800 	.word	0x40020800
 8001b54:	2000096c 	.word	0x2000096c
 8001b58:	40020c00 	.word	0x40020c00
 8001b5c:	200009f4 	.word	0x200009f4
 8001b60:	20000fec 	.word	0x20000fec
 8001b64:	0800a93c 	.word	0x0800a93c
 8001b68:	200009fc 	.word	0x200009fc
 8001b6c:	20000934 	.word	0x20000934
 8001b70:	0800a964 	.word	0x0800a964
 8001b74:	0800a988 	.word	0x0800a988
 8001b78:	0800a9b4 	.word	0x0800a9b4
 8001b7c:	0800a9dc 	.word	0x0800a9dc
 8001b80:	20000954 	.word	0x20000954
 8001b84:	0800a9e4 	.word	0x0800a9e4
		else if(vLight[23] == '1' || vOutside[3] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, SET);
 8001b88:	4b96      	ldr	r3, [pc, #600]	; (8001de4 <ESP_messageHandler+0xa34>)
 8001b8a:	7ddb      	ldrb	r3, [r3, #23]
 8001b8c:	2b31      	cmp	r3, #49	; 0x31
 8001b8e:	d003      	beq.n	8001b98 <ESP_messageHandler+0x7e8>
 8001b90:	4b95      	ldr	r3, [pc, #596]	; (8001de8 <ESP_messageHandler+0xa38>)
 8001b92:	78db      	ldrb	r3, [r3, #3]
 8001b94:	2b31      	cmp	r3, #49	; 0x31
 8001b96:	d104      	bne.n	8001ba2 <ESP_messageHandler+0x7f2>
 8001b98:	2201      	movs	r2, #1
 8001b9a:	2104      	movs	r1, #4
 8001b9c:	4893      	ldr	r0, [pc, #588]	; (8001dec <ESP_messageHandler+0xa3c>)
 8001b9e:	f004 fe29 	bl	80067f4 <HAL_GPIO_WritePin>
	}

	if (fragment[0] == 'P'){
 8001ba2:	4b93      	ldr	r3, [pc, #588]	; (8001df0 <ESP_messageHandler+0xa40>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	2b50      	cmp	r3, #80	; 0x50
 8001ba8:	d108      	bne.n	8001bbc <ESP_messageHandler+0x80c>
		UART_send("PARCELA (EXTERIOR)\n", PC_UART);
 8001baa:	4992      	ldr	r1, [pc, #584]	; (8001df4 <ESP_messageHandler+0xa44>)
 8001bac:	4892      	ldr	r0, [pc, #584]	; (8001df8 <ESP_messageHandler+0xa48>)
 8001bae:	f000 fe95 	bl	80028dc <UART_send>
		//vOutside[0] = textrc[28]; 	// Toldo Tendedero
		//vOutside[1] = textrc[31]; 	// Luz Tendedero
		//vOutside[2] = textrc[34]; 	// Luz Porche
		//vOutsidet[3] = textrc[37]; 	// Luz Jardn
		vOutside[4] = textrc[40]; 	// Puerta Parcela
 8001bb2:	4b92      	ldr	r3, [pc, #584]	; (8001dfc <ESP_messageHandler+0xa4c>)
 8001bb4:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8001bb8:	4b8b      	ldr	r3, [pc, #556]	; (8001de8 <ESP_messageHandler+0xa38>)
 8001bba:	711a      	strb	r2, [r3, #4]
	}

	if (fragment[0] == 'R'){
 8001bbc:	4b8c      	ldr	r3, [pc, #560]	; (8001df0 <ESP_messageHandler+0xa40>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	2b52      	cmp	r3, #82	; 0x52
 8001bc2:	d107      	bne.n	8001bd4 <ESP_messageHandler+0x824>
		UART_send("TENDEDERO (EXTERIOR)\n", PC_UART);
 8001bc4:	498b      	ldr	r1, [pc, #556]	; (8001df4 <ESP_messageHandler+0xa44>)
 8001bc6:	488e      	ldr	r0, [pc, #568]	; (8001e00 <ESP_messageHandler+0xa50>)
 8001bc8:	f000 fe88 	bl	80028dc <UART_send>
		vOutside[0] = textrc[28]; 	// Toldo Tendedero
 8001bcc:	4b8b      	ldr	r3, [pc, #556]	; (8001dfc <ESP_messageHandler+0xa4c>)
 8001bce:	7f1a      	ldrb	r2, [r3, #28]
 8001bd0:	4b85      	ldr	r3, [pc, #532]	; (8001de8 <ESP_messageHandler+0xa38>)
 8001bd2:	701a      	strb	r2, [r3, #0]
		//vOutside[3] = textrc[37]; 	// Luz Jardn
		//vOutside[4] = textrc[40]; 	// Puerta Parcela
	}

	// LIVING ROOM
	if (fragment[0] == 'n'){
 8001bd4:	4b86      	ldr	r3, [pc, #536]	; (8001df0 <ESP_messageHandler+0xa40>)
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	2b6e      	cmp	r3, #110	; 0x6e
 8001bda:	f040 809a 	bne.w	8001d12 <ESP_messageHandler+0x962>
		UART_send("SALON \n", PC_UART);
 8001bde:	4985      	ldr	r1, [pc, #532]	; (8001df4 <ESP_messageHandler+0xa44>)
 8001be0:	4888      	ldr	r0, [pc, #544]	; (8001e04 <ESP_messageHandler+0xa54>)
 8001be2:	f000 fe7b 	bl	80028dc <UART_send>
		vLiving[0] = textrc[28]; 	// Televisin
 8001be6:	4b85      	ldr	r3, [pc, #532]	; (8001dfc <ESP_messageHandler+0xa4c>)
 8001be8:	7f1a      	ldrb	r2, [r3, #28]
 8001bea:	4b87      	ldr	r3, [pc, #540]	; (8001e08 <ESP_messageHandler+0xa58>)
 8001bec:	701a      	strb	r2, [r3, #0]
		vLiving[1] = textrc[31]; 	// Luz Sala
 8001bee:	4b83      	ldr	r3, [pc, #524]	; (8001dfc <ESP_messageHandler+0xa4c>)
 8001bf0:	7fda      	ldrb	r2, [r3, #31]
 8001bf2:	4b85      	ldr	r3, [pc, #532]	; (8001e08 <ESP_messageHandler+0xa58>)
 8001bf4:	705a      	strb	r2, [r3, #1]
		vLiving[2] = textrc[34]; 	// Luz Comedor
 8001bf6:	4b81      	ldr	r3, [pc, #516]	; (8001dfc <ESP_messageHandler+0xa4c>)
 8001bf8:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001bfc:	4b82      	ldr	r3, [pc, #520]	; (8001e08 <ESP_messageHandler+0xa58>)
 8001bfe:	709a      	strb	r2, [r3, #2]
		vLiving[3] = textrc[37]; 	// Luz Ambiente
 8001c00:	4b7e      	ldr	r3, [pc, #504]	; (8001dfc <ESP_messageHandler+0xa4c>)
 8001c02:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8001c06:	4b80      	ldr	r3, [pc, #512]	; (8001e08 <ESP_messageHandler+0xa58>)
 8001c08:	70da      	strb	r2, [r3, #3]
		vLiving[4] = textrc[40]; 	// Luz Recibidor
 8001c0a:	4b7c      	ldr	r3, [pc, #496]	; (8001dfc <ESP_messageHandler+0xa4c>)
 8001c0c:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8001c10:	4b7d      	ldr	r3, [pc, #500]	; (8001e08 <ESP_messageHandler+0xa58>)
 8001c12:	711a      	strb	r2, [r3, #4]


		if(vLiving[0] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, RESET); 							// Televisin
 8001c14:	4b7c      	ldr	r3, [pc, #496]	; (8001e08 <ESP_messageHandler+0xa58>)
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	2b30      	cmp	r3, #48	; 0x30
 8001c1a:	d105      	bne.n	8001c28 <ESP_messageHandler+0x878>
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	2180      	movs	r1, #128	; 0x80
 8001c20:	487a      	ldr	r0, [pc, #488]	; (8001e0c <ESP_messageHandler+0xa5c>)
 8001c22:	f004 fde7 	bl	80067f4 <HAL_GPIO_WritePin>
 8001c26:	e008      	b.n	8001c3a <ESP_messageHandler+0x88a>
		else if(vLiving[0] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, SET);
 8001c28:	4b77      	ldr	r3, [pc, #476]	; (8001e08 <ESP_messageHandler+0xa58>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	2b31      	cmp	r3, #49	; 0x31
 8001c2e:	d104      	bne.n	8001c3a <ESP_messageHandler+0x88a>
 8001c30:	2201      	movs	r2, #1
 8001c32:	2180      	movs	r1, #128	; 0x80
 8001c34:	4875      	ldr	r0, [pc, #468]	; (8001e0c <ESP_messageHandler+0xa5c>)
 8001c36:	f004 fddd 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[0] == '0' || vLiving[1] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, RESET); 		// Luz Sala
 8001c3a:	4b6a      	ldr	r3, [pc, #424]	; (8001de4 <ESP_messageHandler+0xa34>)
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	2b30      	cmp	r3, #48	; 0x30
 8001c40:	d003      	beq.n	8001c4a <ESP_messageHandler+0x89a>
 8001c42:	4b71      	ldr	r3, [pc, #452]	; (8001e08 <ESP_messageHandler+0xa58>)
 8001c44:	785b      	ldrb	r3, [r3, #1]
 8001c46:	2b30      	cmp	r3, #48	; 0x30
 8001c48:	d105      	bne.n	8001c56 <ESP_messageHandler+0x8a6>
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	2108      	movs	r1, #8
 8001c4e:	4867      	ldr	r0, [pc, #412]	; (8001dec <ESP_messageHandler+0xa3c>)
 8001c50:	f004 fdd0 	bl	80067f4 <HAL_GPIO_WritePin>
 8001c54:	e00c      	b.n	8001c70 <ESP_messageHandler+0x8c0>
		else if(vLight[0] == '1' || vLiving[1] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, SET);
 8001c56:	4b63      	ldr	r3, [pc, #396]	; (8001de4 <ESP_messageHandler+0xa34>)
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	2b31      	cmp	r3, #49	; 0x31
 8001c5c:	d003      	beq.n	8001c66 <ESP_messageHandler+0x8b6>
 8001c5e:	4b6a      	ldr	r3, [pc, #424]	; (8001e08 <ESP_messageHandler+0xa58>)
 8001c60:	785b      	ldrb	r3, [r3, #1]
 8001c62:	2b31      	cmp	r3, #49	; 0x31
 8001c64:	d104      	bne.n	8001c70 <ESP_messageHandler+0x8c0>
 8001c66:	2201      	movs	r2, #1
 8001c68:	2108      	movs	r1, #8
 8001c6a:	4860      	ldr	r0, [pc, #384]	; (8001dec <ESP_messageHandler+0xa3c>)
 8001c6c:	f004 fdc2 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[1] == '0' || vLiving[2] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, RESET); 		// Luz Comedor
 8001c70:	4b5c      	ldr	r3, [pc, #368]	; (8001de4 <ESP_messageHandler+0xa34>)
 8001c72:	785b      	ldrb	r3, [r3, #1]
 8001c74:	2b30      	cmp	r3, #48	; 0x30
 8001c76:	d003      	beq.n	8001c80 <ESP_messageHandler+0x8d0>
 8001c78:	4b63      	ldr	r3, [pc, #396]	; (8001e08 <ESP_messageHandler+0xa58>)
 8001c7a:	789b      	ldrb	r3, [r3, #2]
 8001c7c:	2b30      	cmp	r3, #48	; 0x30
 8001c7e:	d105      	bne.n	8001c8c <ESP_messageHandler+0x8dc>
 8001c80:	2200      	movs	r2, #0
 8001c82:	2102      	movs	r1, #2
 8001c84:	4859      	ldr	r0, [pc, #356]	; (8001dec <ESP_messageHandler+0xa3c>)
 8001c86:	f004 fdb5 	bl	80067f4 <HAL_GPIO_WritePin>
 8001c8a:	e00c      	b.n	8001ca6 <ESP_messageHandler+0x8f6>
		else if(vLight[1] == '1' || vLiving[2] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, SET);
 8001c8c:	4b55      	ldr	r3, [pc, #340]	; (8001de4 <ESP_messageHandler+0xa34>)
 8001c8e:	785b      	ldrb	r3, [r3, #1]
 8001c90:	2b31      	cmp	r3, #49	; 0x31
 8001c92:	d003      	beq.n	8001c9c <ESP_messageHandler+0x8ec>
 8001c94:	4b5c      	ldr	r3, [pc, #368]	; (8001e08 <ESP_messageHandler+0xa58>)
 8001c96:	789b      	ldrb	r3, [r3, #2]
 8001c98:	2b31      	cmp	r3, #49	; 0x31
 8001c9a:	d104      	bne.n	8001ca6 <ESP_messageHandler+0x8f6>
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	2102      	movs	r1, #2
 8001ca0:	4852      	ldr	r0, [pc, #328]	; (8001dec <ESP_messageHandler+0xa3c>)
 8001ca2:	f004 fda7 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[2] == '0' || vLiving[3] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, RESET); 		// Luz Ambiente
 8001ca6:	4b4f      	ldr	r3, [pc, #316]	; (8001de4 <ESP_messageHandler+0xa34>)
 8001ca8:	789b      	ldrb	r3, [r3, #2]
 8001caa:	2b30      	cmp	r3, #48	; 0x30
 8001cac:	d003      	beq.n	8001cb6 <ESP_messageHandler+0x906>
 8001cae:	4b56      	ldr	r3, [pc, #344]	; (8001e08 <ESP_messageHandler+0xa58>)
 8001cb0:	78db      	ldrb	r3, [r3, #3]
 8001cb2:	2b30      	cmp	r3, #48	; 0x30
 8001cb4:	d105      	bne.n	8001cc2 <ESP_messageHandler+0x912>
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	2120      	movs	r1, #32
 8001cba:	484c      	ldr	r0, [pc, #304]	; (8001dec <ESP_messageHandler+0xa3c>)
 8001cbc:	f004 fd9a 	bl	80067f4 <HAL_GPIO_WritePin>
 8001cc0:	e00c      	b.n	8001cdc <ESP_messageHandler+0x92c>
		else if(vLight[2] == '1' || vLiving[3] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, SET);
 8001cc2:	4b48      	ldr	r3, [pc, #288]	; (8001de4 <ESP_messageHandler+0xa34>)
 8001cc4:	789b      	ldrb	r3, [r3, #2]
 8001cc6:	2b31      	cmp	r3, #49	; 0x31
 8001cc8:	d003      	beq.n	8001cd2 <ESP_messageHandler+0x922>
 8001cca:	4b4f      	ldr	r3, [pc, #316]	; (8001e08 <ESP_messageHandler+0xa58>)
 8001ccc:	78db      	ldrb	r3, [r3, #3]
 8001cce:	2b31      	cmp	r3, #49	; 0x31
 8001cd0:	d104      	bne.n	8001cdc <ESP_messageHandler+0x92c>
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	2120      	movs	r1, #32
 8001cd6:	4845      	ldr	r0, [pc, #276]	; (8001dec <ESP_messageHandler+0xa3c>)
 8001cd8:	f004 fd8c 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[3] == '0' || vLiving[4] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, RESET); 		// Luz Recibidor
 8001cdc:	4b41      	ldr	r3, [pc, #260]	; (8001de4 <ESP_messageHandler+0xa34>)
 8001cde:	78db      	ldrb	r3, [r3, #3]
 8001ce0:	2b30      	cmp	r3, #48	; 0x30
 8001ce2:	d003      	beq.n	8001cec <ESP_messageHandler+0x93c>
 8001ce4:	4b48      	ldr	r3, [pc, #288]	; (8001e08 <ESP_messageHandler+0xa58>)
 8001ce6:	791b      	ldrb	r3, [r3, #4]
 8001ce8:	2b30      	cmp	r3, #48	; 0x30
 8001cea:	d105      	bne.n	8001cf8 <ESP_messageHandler+0x948>
 8001cec:	2200      	movs	r2, #0
 8001cee:	2101      	movs	r1, #1
 8001cf0:	483e      	ldr	r0, [pc, #248]	; (8001dec <ESP_messageHandler+0xa3c>)
 8001cf2:	f004 fd7f 	bl	80067f4 <HAL_GPIO_WritePin>
 8001cf6:	e00c      	b.n	8001d12 <ESP_messageHandler+0x962>
		else if(vLight[3] == '1' || vLiving[4] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, SET);
 8001cf8:	4b3a      	ldr	r3, [pc, #232]	; (8001de4 <ESP_messageHandler+0xa34>)
 8001cfa:	78db      	ldrb	r3, [r3, #3]
 8001cfc:	2b31      	cmp	r3, #49	; 0x31
 8001cfe:	d003      	beq.n	8001d08 <ESP_messageHandler+0x958>
 8001d00:	4b41      	ldr	r3, [pc, #260]	; (8001e08 <ESP_messageHandler+0xa58>)
 8001d02:	791b      	ldrb	r3, [r3, #4]
 8001d04:	2b31      	cmp	r3, #49	; 0x31
 8001d06:	d104      	bne.n	8001d12 <ESP_messageHandler+0x962>
 8001d08:	2201      	movs	r2, #1
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	4837      	ldr	r0, [pc, #220]	; (8001dec <ESP_messageHandler+0xa3c>)
 8001d0e:	f004 fd71 	bl	80067f4 <HAL_GPIO_WritePin>
	}


	// KITCHEN
	if (fragment[0] == 'c'){
 8001d12:	4b37      	ldr	r3, [pc, #220]	; (8001df0 <ESP_messageHandler+0xa40>)
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	2b63      	cmp	r3, #99	; 0x63
 8001d18:	d145      	bne.n	8001da6 <ESP_messageHandler+0x9f6>
		UART_send("COCINA \n", PC_UART);
 8001d1a:	4936      	ldr	r1, [pc, #216]	; (8001df4 <ESP_messageHandler+0xa44>)
 8001d1c:	483c      	ldr	r0, [pc, #240]	; (8001e10 <ESP_messageHandler+0xa60>)
 8001d1e:	f000 fddd 	bl	80028dc <UART_send>
		vKitchen[0] = textrc[28]; 	// Luz Cocina
 8001d22:	4b36      	ldr	r3, [pc, #216]	; (8001dfc <ESP_messageHandler+0xa4c>)
 8001d24:	7f1a      	ldrb	r2, [r3, #28]
 8001d26:	4b3b      	ldr	r3, [pc, #236]	; (8001e14 <ESP_messageHandler+0xa64>)
 8001d28:	701a      	strb	r2, [r3, #0]
		vKitchen[1] = textrc[31]; 	// Luz Fregadero
 8001d2a:	4b34      	ldr	r3, [pc, #208]	; (8001dfc <ESP_messageHandler+0xa4c>)
 8001d2c:	7fda      	ldrb	r2, [r3, #31]
 8001d2e:	4b39      	ldr	r3, [pc, #228]	; (8001e14 <ESP_messageHandler+0xa64>)
 8001d30:	705a      	strb	r2, [r3, #1]

		if(vLight[4] == '0' || vKitchen[0] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, RESET); 		// Luz Cocina
 8001d32:	4b2c      	ldr	r3, [pc, #176]	; (8001de4 <ESP_messageHandler+0xa34>)
 8001d34:	791b      	ldrb	r3, [r3, #4]
 8001d36:	2b30      	cmp	r3, #48	; 0x30
 8001d38:	d003      	beq.n	8001d42 <ESP_messageHandler+0x992>
 8001d3a:	4b36      	ldr	r3, [pc, #216]	; (8001e14 <ESP_messageHandler+0xa64>)
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	2b30      	cmp	r3, #48	; 0x30
 8001d40:	d106      	bne.n	8001d50 <ESP_messageHandler+0x9a0>
 8001d42:	2200      	movs	r2, #0
 8001d44:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d48:	4833      	ldr	r0, [pc, #204]	; (8001e18 <ESP_messageHandler+0xa68>)
 8001d4a:	f004 fd53 	bl	80067f4 <HAL_GPIO_WritePin>
 8001d4e:	e00d      	b.n	8001d6c <ESP_messageHandler+0x9bc>
		else if(vLight[4] == '1' || vKitchen[0] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, SET);
 8001d50:	4b24      	ldr	r3, [pc, #144]	; (8001de4 <ESP_messageHandler+0xa34>)
 8001d52:	791b      	ldrb	r3, [r3, #4]
 8001d54:	2b31      	cmp	r3, #49	; 0x31
 8001d56:	d003      	beq.n	8001d60 <ESP_messageHandler+0x9b0>
 8001d58:	4b2e      	ldr	r3, [pc, #184]	; (8001e14 <ESP_messageHandler+0xa64>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	2b31      	cmp	r3, #49	; 0x31
 8001d5e:	d105      	bne.n	8001d6c <ESP_messageHandler+0x9bc>
 8001d60:	2201      	movs	r2, #1
 8001d62:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d66:	482c      	ldr	r0, [pc, #176]	; (8001e18 <ESP_messageHandler+0xa68>)
 8001d68:	f004 fd44 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[5] == '0' || vKitchen[1] == '0') HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, RESET); 		// Luz Fregadero
 8001d6c:	4b1d      	ldr	r3, [pc, #116]	; (8001de4 <ESP_messageHandler+0xa34>)
 8001d6e:	795b      	ldrb	r3, [r3, #5]
 8001d70:	2b30      	cmp	r3, #48	; 0x30
 8001d72:	d003      	beq.n	8001d7c <ESP_messageHandler+0x9cc>
 8001d74:	4b27      	ldr	r3, [pc, #156]	; (8001e14 <ESP_messageHandler+0xa64>)
 8001d76:	785b      	ldrb	r3, [r3, #1]
 8001d78:	2b30      	cmp	r3, #48	; 0x30
 8001d7a:	d106      	bne.n	8001d8a <ESP_messageHandler+0x9da>
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d82:	4826      	ldr	r0, [pc, #152]	; (8001e1c <ESP_messageHandler+0xa6c>)
 8001d84:	f004 fd36 	bl	80067f4 <HAL_GPIO_WritePin>
 8001d88:	e00d      	b.n	8001da6 <ESP_messageHandler+0x9f6>
		else if(vLight[5] == '1' || vKitchen[1] == '1')HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, SET);
 8001d8a:	4b16      	ldr	r3, [pc, #88]	; (8001de4 <ESP_messageHandler+0xa34>)
 8001d8c:	795b      	ldrb	r3, [r3, #5]
 8001d8e:	2b31      	cmp	r3, #49	; 0x31
 8001d90:	d003      	beq.n	8001d9a <ESP_messageHandler+0x9ea>
 8001d92:	4b20      	ldr	r3, [pc, #128]	; (8001e14 <ESP_messageHandler+0xa64>)
 8001d94:	785b      	ldrb	r3, [r3, #1]
 8001d96:	2b31      	cmp	r3, #49	; 0x31
 8001d98:	d105      	bne.n	8001da6 <ESP_messageHandler+0x9f6>
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001da0:	481e      	ldr	r0, [pc, #120]	; (8001e1c <ESP_messageHandler+0xa6c>)
 8001da2:	f004 fd27 	bl	80067f4 <HAL_GPIO_WritePin>
	}

	// BATHROOM
	if (fragment[0] == 'b'){
 8001da6:	4b12      	ldr	r3, [pc, #72]	; (8001df0 <ESP_messageHandler+0xa40>)
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	2b62      	cmp	r3, #98	; 0x62
 8001dac:	d164      	bne.n	8001e78 <ESP_messageHandler+0xac8>
		UART_send("BAO \n", PC_UART);
 8001dae:	4911      	ldr	r1, [pc, #68]	; (8001df4 <ESP_messageHandler+0xa44>)
 8001db0:	481b      	ldr	r0, [pc, #108]	; (8001e20 <ESP_messageHandler+0xa70>)
 8001db2:	f000 fd93 	bl	80028dc <UART_send>
		vBath[0] = textrc[28]; 	// Luz Bao
 8001db6:	4b11      	ldr	r3, [pc, #68]	; (8001dfc <ESP_messageHandler+0xa4c>)
 8001db8:	7f1a      	ldrb	r2, [r3, #28]
 8001dba:	4b1a      	ldr	r3, [pc, #104]	; (8001e24 <ESP_messageHandler+0xa74>)
 8001dbc:	701a      	strb	r2, [r3, #0]
		vBath[1] = textrc[31]; 	// Luz Espejo
 8001dbe:	4b0f      	ldr	r3, [pc, #60]	; (8001dfc <ESP_messageHandler+0xa4c>)
 8001dc0:	7fda      	ldrb	r2, [r3, #31]
 8001dc2:	4b18      	ldr	r3, [pc, #96]	; (8001e24 <ESP_messageHandler+0xa74>)
 8001dc4:	705a      	strb	r2, [r3, #1]

		if(vLight[6] == '0' || vBath[0] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, RESET); 		// Luz Bao
 8001dc6:	4b07      	ldr	r3, [pc, #28]	; (8001de4 <ESP_messageHandler+0xa34>)
 8001dc8:	799b      	ldrb	r3, [r3, #6]
 8001dca:	2b30      	cmp	r3, #48	; 0x30
 8001dcc:	d003      	beq.n	8001dd6 <ESP_messageHandler+0xa26>
 8001dce:	4b15      	ldr	r3, [pc, #84]	; (8001e24 <ESP_messageHandler+0xa74>)
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	2b30      	cmp	r3, #48	; 0x30
 8001dd4:	d128      	bne.n	8001e28 <ESP_messageHandler+0xa78>
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	2140      	movs	r1, #64	; 0x40
 8001dda:	4804      	ldr	r0, [pc, #16]	; (8001dec <ESP_messageHandler+0xa3c>)
 8001ddc:	f004 fd0a 	bl	80067f4 <HAL_GPIO_WritePin>
 8001de0:	e02f      	b.n	8001e42 <ESP_messageHandler+0xa92>
 8001de2:	bf00      	nop
 8001de4:	20000938 	.word	0x20000938
 8001de8:	2000096c 	.word	0x2000096c
 8001dec:	40020c00 	.word	0x40020c00
 8001df0:	200009f4 	.word	0x200009f4
 8001df4:	20000fec 	.word	0x20000fec
 8001df8:	0800a9f8 	.word	0x0800a9f8
 8001dfc:	200009fc 	.word	0x200009fc
 8001e00:	0800aa0c 	.word	0x0800aa0c
 8001e04:	0800aa24 	.word	0x0800aa24
 8001e08:	2000092c 	.word	0x2000092c
 8001e0c:	40020400 	.word	0x40020400
 8001e10:	0800aa2c 	.word	0x0800aa2c
 8001e14:	20000974 	.word	0x20000974
 8001e18:	40020800 	.word	0x40020800
 8001e1c:	40020000 	.word	0x40020000
 8001e20:	0800aa38 	.word	0x0800aa38
 8001e24:	20000958 	.word	0x20000958
		else if(vLight[6] == '1' || vBath[0] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, SET);
 8001e28:	4b84      	ldr	r3, [pc, #528]	; (800203c <ESP_messageHandler+0xc8c>)
 8001e2a:	799b      	ldrb	r3, [r3, #6]
 8001e2c:	2b31      	cmp	r3, #49	; 0x31
 8001e2e:	d003      	beq.n	8001e38 <ESP_messageHandler+0xa88>
 8001e30:	4b83      	ldr	r3, [pc, #524]	; (8002040 <ESP_messageHandler+0xc90>)
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	2b31      	cmp	r3, #49	; 0x31
 8001e36:	d104      	bne.n	8001e42 <ESP_messageHandler+0xa92>
 8001e38:	2201      	movs	r2, #1
 8001e3a:	2140      	movs	r1, #64	; 0x40
 8001e3c:	4881      	ldr	r0, [pc, #516]	; (8002044 <ESP_messageHandler+0xc94>)
 8001e3e:	f004 fcd9 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[7] == '0' || vBath[1] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, RESET); 		// Luz Espejo
 8001e42:	4b7e      	ldr	r3, [pc, #504]	; (800203c <ESP_messageHandler+0xc8c>)
 8001e44:	79db      	ldrb	r3, [r3, #7]
 8001e46:	2b30      	cmp	r3, #48	; 0x30
 8001e48:	d003      	beq.n	8001e52 <ESP_messageHandler+0xaa2>
 8001e4a:	4b7d      	ldr	r3, [pc, #500]	; (8002040 <ESP_messageHandler+0xc90>)
 8001e4c:	785b      	ldrb	r3, [r3, #1]
 8001e4e:	2b30      	cmp	r3, #48	; 0x30
 8001e50:	d105      	bne.n	8001e5e <ESP_messageHandler+0xaae>
 8001e52:	2200      	movs	r2, #0
 8001e54:	2108      	movs	r1, #8
 8001e56:	487c      	ldr	r0, [pc, #496]	; (8002048 <ESP_messageHandler+0xc98>)
 8001e58:	f004 fccc 	bl	80067f4 <HAL_GPIO_WritePin>
 8001e5c:	e00c      	b.n	8001e78 <ESP_messageHandler+0xac8>
		else if(vLight[7] == '1' || vBath[1] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, SET);
 8001e5e:	4b77      	ldr	r3, [pc, #476]	; (800203c <ESP_messageHandler+0xc8c>)
 8001e60:	79db      	ldrb	r3, [r3, #7]
 8001e62:	2b31      	cmp	r3, #49	; 0x31
 8001e64:	d003      	beq.n	8001e6e <ESP_messageHandler+0xabe>
 8001e66:	4b76      	ldr	r3, [pc, #472]	; (8002040 <ESP_messageHandler+0xc90>)
 8001e68:	785b      	ldrb	r3, [r3, #1]
 8001e6a:	2b31      	cmp	r3, #49	; 0x31
 8001e6c:	d104      	bne.n	8001e78 <ESP_messageHandler+0xac8>
 8001e6e:	2201      	movs	r2, #1
 8001e70:	2108      	movs	r1, #8
 8001e72:	4875      	ldr	r0, [pc, #468]	; (8002048 <ESP_messageHandler+0xc98>)
 8001e74:	f004 fcbe 	bl	80067f4 <HAL_GPIO_WritePin>
	}

	// BEDROOM
	if (fragment[0] == 'r'){
 8001e78:	4b74      	ldr	r3, [pc, #464]	; (800204c <ESP_messageHandler+0xc9c>)
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	2b72      	cmp	r3, #114	; 0x72
 8001e7e:	d161      	bne.n	8001f44 <ESP_messageHandler+0xb94>
		UART_send("LUCES (DORMITORIO) \n", PC_UART);
 8001e80:	4973      	ldr	r1, [pc, #460]	; (8002050 <ESP_messageHandler+0xca0>)
 8001e82:	4874      	ldr	r0, [pc, #464]	; (8002054 <ESP_messageHandler+0xca4>)
 8001e84:	f000 fd2a 	bl	80028dc <UART_send>
		vBedroom[0] = textrc[31]; 	// Luz Dormitorio
 8001e88:	4b73      	ldr	r3, [pc, #460]	; (8002058 <ESP_messageHandler+0xca8>)
 8001e8a:	7fda      	ldrb	r2, [r3, #31]
 8001e8c:	4b73      	ldr	r3, [pc, #460]	; (800205c <ESP_messageHandler+0xcac>)
 8001e8e:	701a      	strb	r2, [r3, #0]
		vBedroom[1] = textrc[28]; 	// Luz Mesita Izq
 8001e90:	4b71      	ldr	r3, [pc, #452]	; (8002058 <ESP_messageHandler+0xca8>)
 8001e92:	7f1a      	ldrb	r2, [r3, #28]
 8001e94:	4b71      	ldr	r3, [pc, #452]	; (800205c <ESP_messageHandler+0xcac>)
 8001e96:	705a      	strb	r2, [r3, #1]
		vBedroom[2] = textrc[34]; 	// Luz Mesita Dch
 8001e98:	4b6f      	ldr	r3, [pc, #444]	; (8002058 <ESP_messageHandler+0xca8>)
 8001e9a:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001e9e:	4b6f      	ldr	r3, [pc, #444]	; (800205c <ESP_messageHandler+0xcac>)
 8001ea0:	709a      	strb	r2, [r3, #2]
		//vBedroom[3] = textrc[37]; 	// V. Dormitorio

		if(vLight[8] == '0' || vBedroom[0] == '0') HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, RESET); 		// Luz Dormitorio
 8001ea2:	4b66      	ldr	r3, [pc, #408]	; (800203c <ESP_messageHandler+0xc8c>)
 8001ea4:	7a1b      	ldrb	r3, [r3, #8]
 8001ea6:	2b30      	cmp	r3, #48	; 0x30
 8001ea8:	d003      	beq.n	8001eb2 <ESP_messageHandler+0xb02>
 8001eaa:	4b6c      	ldr	r3, [pc, #432]	; (800205c <ESP_messageHandler+0xcac>)
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	2b30      	cmp	r3, #48	; 0x30
 8001eb0:	d105      	bne.n	8001ebe <ESP_messageHandler+0xb0e>
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	2180      	movs	r1, #128	; 0x80
 8001eb6:	4863      	ldr	r0, [pc, #396]	; (8002044 <ESP_messageHandler+0xc94>)
 8001eb8:	f004 fc9c 	bl	80067f4 <HAL_GPIO_WritePin>
 8001ebc:	e00c      	b.n	8001ed8 <ESP_messageHandler+0xb28>
		else if(vLight[8] == '1' || vBedroom[0] == '1')HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, SET);
 8001ebe:	4b5f      	ldr	r3, [pc, #380]	; (800203c <ESP_messageHandler+0xc8c>)
 8001ec0:	7a1b      	ldrb	r3, [r3, #8]
 8001ec2:	2b31      	cmp	r3, #49	; 0x31
 8001ec4:	d003      	beq.n	8001ece <ESP_messageHandler+0xb1e>
 8001ec6:	4b65      	ldr	r3, [pc, #404]	; (800205c <ESP_messageHandler+0xcac>)
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	2b31      	cmp	r3, #49	; 0x31
 8001ecc:	d104      	bne.n	8001ed8 <ESP_messageHandler+0xb28>
 8001ece:	2201      	movs	r2, #1
 8001ed0:	2180      	movs	r1, #128	; 0x80
 8001ed2:	485c      	ldr	r0, [pc, #368]	; (8002044 <ESP_messageHandler+0xc94>)
 8001ed4:	f004 fc8e 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[9] == '0' || vBedroom[1] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET); 		// Luz Mesita Izq
 8001ed8:	4b58      	ldr	r3, [pc, #352]	; (800203c <ESP_messageHandler+0xc8c>)
 8001eda:	7a5b      	ldrb	r3, [r3, #9]
 8001edc:	2b30      	cmp	r3, #48	; 0x30
 8001ede:	d003      	beq.n	8001ee8 <ESP_messageHandler+0xb38>
 8001ee0:	4b5e      	ldr	r3, [pc, #376]	; (800205c <ESP_messageHandler+0xcac>)
 8001ee2:	785b      	ldrb	r3, [r3, #1]
 8001ee4:	2b30      	cmp	r3, #48	; 0x30
 8001ee6:	d105      	bne.n	8001ef4 <ESP_messageHandler+0xb44>
 8001ee8:	2200      	movs	r2, #0
 8001eea:	2110      	movs	r1, #16
 8001eec:	4856      	ldr	r0, [pc, #344]	; (8002048 <ESP_messageHandler+0xc98>)
 8001eee:	f004 fc81 	bl	80067f4 <HAL_GPIO_WritePin>
 8001ef2:	e00c      	b.n	8001f0e <ESP_messageHandler+0xb5e>
		else if(vLight[9] == '1' || vBedroom[1] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);
 8001ef4:	4b51      	ldr	r3, [pc, #324]	; (800203c <ESP_messageHandler+0xc8c>)
 8001ef6:	7a5b      	ldrb	r3, [r3, #9]
 8001ef8:	2b31      	cmp	r3, #49	; 0x31
 8001efa:	d003      	beq.n	8001f04 <ESP_messageHandler+0xb54>
 8001efc:	4b57      	ldr	r3, [pc, #348]	; (800205c <ESP_messageHandler+0xcac>)
 8001efe:	785b      	ldrb	r3, [r3, #1]
 8001f00:	2b31      	cmp	r3, #49	; 0x31
 8001f02:	d104      	bne.n	8001f0e <ESP_messageHandler+0xb5e>
 8001f04:	2201      	movs	r2, #1
 8001f06:	2110      	movs	r1, #16
 8001f08:	484f      	ldr	r0, [pc, #316]	; (8002048 <ESP_messageHandler+0xc98>)
 8001f0a:	f004 fc73 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[10] == '0' || vBedroom[2] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, RESET); 		// Luz Mesita Dch
 8001f0e:	4b4b      	ldr	r3, [pc, #300]	; (800203c <ESP_messageHandler+0xc8c>)
 8001f10:	7a9b      	ldrb	r3, [r3, #10]
 8001f12:	2b30      	cmp	r3, #48	; 0x30
 8001f14:	d003      	beq.n	8001f1e <ESP_messageHandler+0xb6e>
 8001f16:	4b51      	ldr	r3, [pc, #324]	; (800205c <ESP_messageHandler+0xcac>)
 8001f18:	789b      	ldrb	r3, [r3, #2]
 8001f1a:	2b30      	cmp	r3, #48	; 0x30
 8001f1c:	d105      	bne.n	8001f2a <ESP_messageHandler+0xb7a>
 8001f1e:	2200      	movs	r2, #0
 8001f20:	2140      	movs	r1, #64	; 0x40
 8001f22:	4849      	ldr	r0, [pc, #292]	; (8002048 <ESP_messageHandler+0xc98>)
 8001f24:	f004 fc66 	bl	80067f4 <HAL_GPIO_WritePin>
 8001f28:	e00c      	b.n	8001f44 <ESP_messageHandler+0xb94>
		else if(vLight[10] == '1' || vBedroom[2] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, SET);
 8001f2a:	4b44      	ldr	r3, [pc, #272]	; (800203c <ESP_messageHandler+0xc8c>)
 8001f2c:	7a9b      	ldrb	r3, [r3, #10]
 8001f2e:	2b31      	cmp	r3, #49	; 0x31
 8001f30:	d003      	beq.n	8001f3a <ESP_messageHandler+0xb8a>
 8001f32:	4b4a      	ldr	r3, [pc, #296]	; (800205c <ESP_messageHandler+0xcac>)
 8001f34:	789b      	ldrb	r3, [r3, #2]
 8001f36:	2b31      	cmp	r3, #49	; 0x31
 8001f38:	d104      	bne.n	8001f44 <ESP_messageHandler+0xb94>
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	2140      	movs	r1, #64	; 0x40
 8001f3e:	4842      	ldr	r0, [pc, #264]	; (8002048 <ESP_messageHandler+0xc98>)
 8001f40:	f004 fc58 	bl	80067f4 <HAL_GPIO_WritePin>
	}

	if (fragment[0] == 'D'){
 8001f44:	4b41      	ldr	r3, [pc, #260]	; (800204c <ESP_messageHandler+0xc9c>)
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	2b44      	cmp	r3, #68	; 0x44
 8001f4a:	d108      	bne.n	8001f5e <ESP_messageHandler+0xbae>
		UART_send("V. DORMITORIO (DORMITORIO) \n", PC_UART);
 8001f4c:	4940      	ldr	r1, [pc, #256]	; (8002050 <ESP_messageHandler+0xca0>)
 8001f4e:	4844      	ldr	r0, [pc, #272]	; (8002060 <ESP_messageHandler+0xcb0>)
 8001f50:	f000 fcc4 	bl	80028dc <UART_send>
		//vBedroom[0] = textrc[28]; 	// Luz Dormitorio
		//vBedroom[1] = textrc[31]; 	// Luz Mesita Izq
		//vBedroom[2] = textrc[34]; 	// Luz Mesita Dch
		vBedroom[3] = textrc[37]; 	// V. Dormitorio
 8001f54:	4b40      	ldr	r3, [pc, #256]	; (8002058 <ESP_messageHandler+0xca8>)
 8001f56:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8001f5a:	4b40      	ldr	r3, [pc, #256]	; (800205c <ESP_messageHandler+0xcac>)
 8001f5c:	70da      	strb	r2, [r3, #3]
	}

	// OFFICE
	if (fragment[0] == 'f'){
 8001f5e:	4b3b      	ldr	r3, [pc, #236]	; (800204c <ESP_messageHandler+0xc9c>)
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	2b66      	cmp	r3, #102	; 0x66
 8001f64:	f040 80bf 	bne.w	80020e6 <ESP_messageHandler+0xd36>
		UART_send("LUCES (OFICINA) \n", PC_UART);
 8001f68:	4939      	ldr	r1, [pc, #228]	; (8002050 <ESP_messageHandler+0xca0>)
 8001f6a:	483e      	ldr	r0, [pc, #248]	; (8002064 <ESP_messageHandler+0xcb4>)
 8001f6c:	f000 fcb6 	bl	80028dc <UART_send>
		vOffice[0] = textrc[28]; 	// Luz Oficina
 8001f70:	4b39      	ldr	r3, [pc, #228]	; (8002058 <ESP_messageHandler+0xca8>)
 8001f72:	7f1a      	ldrb	r2, [r3, #28]
 8001f74:	4b3c      	ldr	r3, [pc, #240]	; (8002068 <ESP_messageHandler+0xcb8>)
 8001f76:	701a      	strb	r2, [r3, #0]
		vOffice[1] = textrc[31]; 	// Luz Gaming
 8001f78:	4b37      	ldr	r3, [pc, #220]	; (8002058 <ESP_messageHandler+0xca8>)
 8001f7a:	7fda      	ldrb	r2, [r3, #31]
 8001f7c:	4b3a      	ldr	r3, [pc, #232]	; (8002068 <ESP_messageHandler+0xcb8>)
 8001f7e:	705a      	strb	r2, [r3, #1]
		vOffice[2] = textrc[34]; 	// Luz Rx100
 8001f80:	4b35      	ldr	r3, [pc, #212]	; (8002058 <ESP_messageHandler+0xca8>)
 8001f82:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8001f86:	4b38      	ldr	r3, [pc, #224]	; (8002068 <ESP_messageHandler+0xcb8>)
 8001f88:	709a      	strb	r2, [r3, #2]
		vOffice[3] = textrc[35]; 	// Luz Rx10
 8001f8a:	4b33      	ldr	r3, [pc, #204]	; (8002058 <ESP_messageHandler+0xca8>)
 8001f8c:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8001f90:	4b35      	ldr	r3, [pc, #212]	; (8002068 <ESP_messageHandler+0xcb8>)
 8001f92:	70da      	strb	r2, [r3, #3]
		vOffice[4] = textrc[36];	// Luz Rx1
 8001f94:	4b30      	ldr	r3, [pc, #192]	; (8002058 <ESP_messageHandler+0xca8>)
 8001f96:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8001f9a:	4b33      	ldr	r3, [pc, #204]	; (8002068 <ESP_messageHandler+0xcb8>)
 8001f9c:	711a      	strb	r2, [r3, #4]
		vOffice[5] = textrc[39]; 	// Luz Gx100
 8001f9e:	4b2e      	ldr	r3, [pc, #184]	; (8002058 <ESP_messageHandler+0xca8>)
 8001fa0:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8001fa4:	4b30      	ldr	r3, [pc, #192]	; (8002068 <ESP_messageHandler+0xcb8>)
 8001fa6:	715a      	strb	r2, [r3, #5]
		vOffice[6] = textrc[40]; 	// Luz Gx10
 8001fa8:	4b2b      	ldr	r3, [pc, #172]	; (8002058 <ESP_messageHandler+0xca8>)
 8001faa:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8001fae:	4b2e      	ldr	r3, [pc, #184]	; (8002068 <ESP_messageHandler+0xcb8>)
 8001fb0:	719a      	strb	r2, [r3, #6]
		vOffice[7] = textrc[41]; 	// Luz Gx1
 8001fb2:	4b29      	ldr	r3, [pc, #164]	; (8002058 <ESP_messageHandler+0xca8>)
 8001fb4:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 8001fb8:	4b2b      	ldr	r3, [pc, #172]	; (8002068 <ESP_messageHandler+0xcb8>)
 8001fba:	71da      	strb	r2, [r3, #7]
		vOffice[8] = textrc[44];	// Luz Bx100
 8001fbc:	4b26      	ldr	r3, [pc, #152]	; (8002058 <ESP_messageHandler+0xca8>)
 8001fbe:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8001fc2:	4b29      	ldr	r3, [pc, #164]	; (8002068 <ESP_messageHandler+0xcb8>)
 8001fc4:	721a      	strb	r2, [r3, #8]
		vOffice[9] = textrc[45]; 	// Luz Bx10
 8001fc6:	4b24      	ldr	r3, [pc, #144]	; (8002058 <ESP_messageHandler+0xca8>)
 8001fc8:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 8001fcc:	4b26      	ldr	r3, [pc, #152]	; (8002068 <ESP_messageHandler+0xcb8>)
 8001fce:	725a      	strb	r2, [r3, #9]
		vOffice[10] = textrc[46];	// Luz Bx1
 8001fd0:	4b21      	ldr	r3, [pc, #132]	; (8002058 <ESP_messageHandler+0xca8>)
 8001fd2:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 8001fd6:	4b24      	ldr	r3, [pc, #144]	; (8002068 <ESP_messageHandler+0xcb8>)
 8001fd8:	729a      	strb	r2, [r3, #10]
		//vOffice[11] = textrc[49]; 	// V. Oficina

		if(vLight[11] == '0' || vOffice[0] == '0') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET); 		// Luz Oficina
 8001fda:	4b18      	ldr	r3, [pc, #96]	; (800203c <ESP_messageHandler+0xc8c>)
 8001fdc:	7adb      	ldrb	r3, [r3, #11]
 8001fde:	2b30      	cmp	r3, #48	; 0x30
 8001fe0:	d003      	beq.n	8001fea <ESP_messageHandler+0xc3a>
 8001fe2:	4b21      	ldr	r3, [pc, #132]	; (8002068 <ESP_messageHandler+0xcb8>)
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	2b30      	cmp	r3, #48	; 0x30
 8001fe8:	d105      	bne.n	8001ff6 <ESP_messageHandler+0xc46>
 8001fea:	2200      	movs	r2, #0
 8001fec:	2120      	movs	r1, #32
 8001fee:	4816      	ldr	r0, [pc, #88]	; (8002048 <ESP_messageHandler+0xc98>)
 8001ff0:	f004 fc00 	bl	80067f4 <HAL_GPIO_WritePin>
 8001ff4:	e00c      	b.n	8002010 <ESP_messageHandler+0xc60>
		else if(vLight[11] == '1' || vOffice[0] == '1')HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);
 8001ff6:	4b11      	ldr	r3, [pc, #68]	; (800203c <ESP_messageHandler+0xc8c>)
 8001ff8:	7adb      	ldrb	r3, [r3, #11]
 8001ffa:	2b31      	cmp	r3, #49	; 0x31
 8001ffc:	d003      	beq.n	8002006 <ESP_messageHandler+0xc56>
 8001ffe:	4b1a      	ldr	r3, [pc, #104]	; (8002068 <ESP_messageHandler+0xcb8>)
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	2b31      	cmp	r3, #49	; 0x31
 8002004:	d104      	bne.n	8002010 <ESP_messageHandler+0xc60>
 8002006:	2201      	movs	r2, #1
 8002008:	2120      	movs	r1, #32
 800200a:	480f      	ldr	r0, [pc, #60]	; (8002048 <ESP_messageHandler+0xc98>)
 800200c:	f004 fbf2 	bl	80067f4 <HAL_GPIO_WritePin>

		if(vLight[12] == '0' || vOffice[1] == '0'){
 8002010:	4b0a      	ldr	r3, [pc, #40]	; (800203c <ESP_messageHandler+0xc8c>)
 8002012:	7b1b      	ldrb	r3, [r3, #12]
 8002014:	2b30      	cmp	r3, #48	; 0x30
 8002016:	d003      	beq.n	8002020 <ESP_messageHandler+0xc70>
 8002018:	4b13      	ldr	r3, [pc, #76]	; (8002068 <ESP_messageHandler+0xcb8>)
 800201a:	785b      	ldrb	r3, [r3, #1]
 800201c:	2b30      	cmp	r3, #48	; 0x30
 800201e:	d127      	bne.n	8002070 <ESP_messageHandler+0xcc0>
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8002020:	4b12      	ldr	r3, [pc, #72]	; (800206c <ESP_messageHandler+0xcbc>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	2200      	movs	r2, #0
 8002026:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8002028:	4b10      	ldr	r3, [pc, #64]	; (800206c <ESP_messageHandler+0xcbc>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2200      	movs	r2, #0
 800202e:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8002030:	4b0e      	ldr	r3, [pc, #56]	; (800206c <ESP_messageHandler+0xcbc>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2200      	movs	r2, #0
 8002036:	63da      	str	r2, [r3, #60]	; 0x3c
 8002038:	e055      	b.n	80020e6 <ESP_messageHandler+0xd36>
 800203a:	bf00      	nop
 800203c:	20000938 	.word	0x20000938
 8002040:	20000958 	.word	0x20000958
 8002044:	40020c00 	.word	0x40020c00
 8002048:	40020400 	.word	0x40020400
 800204c:	200009f4 	.word	0x200009f4
 8002050:	20000fec 	.word	0x20000fec
 8002054:	0800aa40 	.word	0x0800aa40
 8002058:	200009fc 	.word	0x200009fc
 800205c:	20000984 	.word	0x20000984
 8002060:	0800aa58 	.word	0x0800aa58
 8002064:	0800aa78 	.word	0x0800aa78
 8002068:	20000960 	.word	0x20000960
 800206c:	20000f5c 	.word	0x20000f5c
		}
		else if(vLight[12] == '1' || vOffice[1] == '1'){ 												// Luz Gaming
 8002070:	4b71      	ldr	r3, [pc, #452]	; (8002238 <ESP_messageHandler+0xe88>)
 8002072:	7b1b      	ldrb	r3, [r3, #12]
 8002074:	2b31      	cmp	r3, #49	; 0x31
 8002076:	d003      	beq.n	8002080 <ESP_messageHandler+0xcd0>
 8002078:	4b70      	ldr	r3, [pc, #448]	; (800223c <ESP_messageHandler+0xe8c>)
 800207a:	785b      	ldrb	r3, [r3, #1]
 800207c:	2b31      	cmp	r3, #49	; 0x31
 800207e:	d132      	bne.n	80020e6 <ESP_messageHandler+0xd36>

			//uint8_t r, g, b;

			r = rgb_value(vOffice[2],vOffice[3],vOffice[4]);
 8002080:	4b6e      	ldr	r3, [pc, #440]	; (800223c <ESP_messageHandler+0xe8c>)
 8002082:	789b      	ldrb	r3, [r3, #2]
 8002084:	4a6d      	ldr	r2, [pc, #436]	; (800223c <ESP_messageHandler+0xe8c>)
 8002086:	78d1      	ldrb	r1, [r2, #3]
 8002088:	4a6c      	ldr	r2, [pc, #432]	; (800223c <ESP_messageHandler+0xe8c>)
 800208a:	7912      	ldrb	r2, [r2, #4]
 800208c:	4618      	mov	r0, r3
 800208e:	f000 f955 	bl	800233c <rgb_value>
 8002092:	4603      	mov	r3, r0
 8002094:	4a6a      	ldr	r2, [pc, #424]	; (8002240 <ESP_messageHandler+0xe90>)
 8002096:	6013      	str	r3, [r2, #0]
			g = rgb_value(vOffice[5],vOffice[6],vOffice[7]);
 8002098:	4b68      	ldr	r3, [pc, #416]	; (800223c <ESP_messageHandler+0xe8c>)
 800209a:	795b      	ldrb	r3, [r3, #5]
 800209c:	4a67      	ldr	r2, [pc, #412]	; (800223c <ESP_messageHandler+0xe8c>)
 800209e:	7991      	ldrb	r1, [r2, #6]
 80020a0:	4a66      	ldr	r2, [pc, #408]	; (800223c <ESP_messageHandler+0xe8c>)
 80020a2:	79d2      	ldrb	r2, [r2, #7]
 80020a4:	4618      	mov	r0, r3
 80020a6:	f000 f949 	bl	800233c <rgb_value>
 80020aa:	4603      	mov	r3, r0
 80020ac:	4a65      	ldr	r2, [pc, #404]	; (8002244 <ESP_messageHandler+0xe94>)
 80020ae:	6013      	str	r3, [r2, #0]
			b = rgb_value(vOffice[8],vOffice[9],vOffice[10]);
 80020b0:	4b62      	ldr	r3, [pc, #392]	; (800223c <ESP_messageHandler+0xe8c>)
 80020b2:	7a1b      	ldrb	r3, [r3, #8]
 80020b4:	4a61      	ldr	r2, [pc, #388]	; (800223c <ESP_messageHandler+0xe8c>)
 80020b6:	7a51      	ldrb	r1, [r2, #9]
 80020b8:	4a60      	ldr	r2, [pc, #384]	; (800223c <ESP_messageHandler+0xe8c>)
 80020ba:	7a92      	ldrb	r2, [r2, #10]
 80020bc:	4618      	mov	r0, r3
 80020be:	f000 f93d 	bl	800233c <rgb_value>
 80020c2:	4603      	mov	r3, r0
 80020c4:	4a60      	ldr	r2, [pc, #384]	; (8002248 <ESP_messageHandler+0xe98>)
 80020c6:	6013      	str	r3, [r2, #0]

			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, g); // PA8
 80020c8:	4b5e      	ldr	r3, [pc, #376]	; (8002244 <ESP_messageHandler+0xe94>)
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	4b5f      	ldr	r3, [pc, #380]	; (800224c <ESP_messageHandler+0xe9c>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, r); // PA9
 80020d2:	4b5b      	ldr	r3, [pc, #364]	; (8002240 <ESP_messageHandler+0xe90>)
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	4b5d      	ldr	r3, [pc, #372]	; (800224c <ESP_messageHandler+0xe9c>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, b); // PA10
 80020dc:	4b5a      	ldr	r3, [pc, #360]	; (8002248 <ESP_messageHandler+0xe98>)
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	4b5a      	ldr	r3, [pc, #360]	; (800224c <ESP_messageHandler+0xe9c>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	63da      	str	r2, [r3, #60]	; 0x3c
		}
	}

	if (fragment[0] == 'F'){
 80020e6:	4b5a      	ldr	r3, [pc, #360]	; (8002250 <ESP_messageHandler+0xea0>)
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	2b46      	cmp	r3, #70	; 0x46
 80020ec:	d108      	bne.n	8002100 <ESP_messageHandler+0xd50>
		UART_send("V. OFICINA (OFICINA) \n", PC_UART);
 80020ee:	4959      	ldr	r1, [pc, #356]	; (8002254 <ESP_messageHandler+0xea4>)
 80020f0:	4859      	ldr	r0, [pc, #356]	; (8002258 <ESP_messageHandler+0xea8>)
 80020f2:	f000 fbf3 	bl	80028dc <UART_send>
		//vOffice[6] = textrc[40]; 	// Luz Gx10
		//vOffice[7] = textrc[41]; 	// Luz Gx1
		//vOffice[8] = textrc[44]; 	// Luz Bx100
		//vOffice[9] = textrc[45]; 	// Luz Bx10
		//vOffice[10] = textrc[46]; 	// Luz Bx1
		vOffice[11] = textrc[49]; 	// V. Oficina
 80020f6:	4b59      	ldr	r3, [pc, #356]	; (800225c <ESP_messageHandler+0xeac>)
 80020f8:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 80020fc:	4b4f      	ldr	r3, [pc, #316]	; (800223c <ESP_messageHandler+0xe8c>)
 80020fe:	72da      	strb	r2, [r3, #11]
	}

	// GARAGE
	if (fragment[0] == 'j'){
 8002100:	4b53      	ldr	r3, [pc, #332]	; (8002250 <ESP_messageHandler+0xea0>)
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	2b6a      	cmp	r3, #106	; 0x6a
 8002106:	d124      	bne.n	8002152 <ESP_messageHandler+0xda2>
		UART_send("LUZ GARAJE (GARAJE) \n", PC_UART);
 8002108:	4952      	ldr	r1, [pc, #328]	; (8002254 <ESP_messageHandler+0xea4>)
 800210a:	4855      	ldr	r0, [pc, #340]	; (8002260 <ESP_messageHandler+0xeb0>)
 800210c:	f000 fbe6 	bl	80028dc <UART_send>
		vGarage[0] = textrc[28]; 	// Luz Garaje
 8002110:	4b52      	ldr	r3, [pc, #328]	; (800225c <ESP_messageHandler+0xeac>)
 8002112:	7f1a      	ldrb	r2, [r3, #28]
 8002114:	4b53      	ldr	r3, [pc, #332]	; (8002264 <ESP_messageHandler+0xeb4>)
 8002116:	701a      	strb	r2, [r3, #0]
		//vGarage[1] = textrc[31]; 	// P. Garaje

		if(vLight[22] == '0' || vGarage[0] == '0') HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, RESET);		// Luz Garaje
 8002118:	4b47      	ldr	r3, [pc, #284]	; (8002238 <ESP_messageHandler+0xe88>)
 800211a:	7d9b      	ldrb	r3, [r3, #22]
 800211c:	2b30      	cmp	r3, #48	; 0x30
 800211e:	d003      	beq.n	8002128 <ESP_messageHandler+0xd78>
 8002120:	4b50      	ldr	r3, [pc, #320]	; (8002264 <ESP_messageHandler+0xeb4>)
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	2b30      	cmp	r3, #48	; 0x30
 8002126:	d106      	bne.n	8002136 <ESP_messageHandler+0xd86>
 8002128:	2200      	movs	r2, #0
 800212a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800212e:	484e      	ldr	r0, [pc, #312]	; (8002268 <ESP_messageHandler+0xeb8>)
 8002130:	f004 fb60 	bl	80067f4 <HAL_GPIO_WritePin>
 8002134:	e00d      	b.n	8002152 <ESP_messageHandler+0xda2>
		else if(vLight[22] == '1' || vGarage[0] == '1')HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, SET);
 8002136:	4b40      	ldr	r3, [pc, #256]	; (8002238 <ESP_messageHandler+0xe88>)
 8002138:	7d9b      	ldrb	r3, [r3, #22]
 800213a:	2b31      	cmp	r3, #49	; 0x31
 800213c:	d003      	beq.n	8002146 <ESP_messageHandler+0xd96>
 800213e:	4b49      	ldr	r3, [pc, #292]	; (8002264 <ESP_messageHandler+0xeb4>)
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	2b31      	cmp	r3, #49	; 0x31
 8002144:	d105      	bne.n	8002152 <ESP_messageHandler+0xda2>
 8002146:	2201      	movs	r2, #1
 8002148:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800214c:	4846      	ldr	r0, [pc, #280]	; (8002268 <ESP_messageHandler+0xeb8>)
 800214e:	f004 fb51 	bl	80067f4 <HAL_GPIO_WritePin>
	}

	if (fragment[0] == 'J'){
 8002152:	4b3f      	ldr	r3, [pc, #252]	; (8002250 <ESP_messageHandler+0xea0>)
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	2b4a      	cmp	r3, #74	; 0x4a
 8002158:	d107      	bne.n	800216a <ESP_messageHandler+0xdba>
		UART_send("P. GARAJE (GARAJE) \n", PC_UART);
 800215a:	493e      	ldr	r1, [pc, #248]	; (8002254 <ESP_messageHandler+0xea4>)
 800215c:	4843      	ldr	r0, [pc, #268]	; (800226c <ESP_messageHandler+0xebc>)
 800215e:	f000 fbbd 	bl	80028dc <UART_send>
		//vGarage[0] = textrc[28]; 	// Luz Garaje
		vGarage[1] = textrc[31]; 	// P. Garaje
 8002162:	4b3e      	ldr	r3, [pc, #248]	; (800225c <ESP_messageHandler+0xeac>)
 8002164:	7fda      	ldrb	r2, [r3, #31]
 8002166:	4b3f      	ldr	r3, [pc, #252]	; (8002264 <ESP_messageHandler+0xeb4>)
 8002168:	705a      	strb	r2, [r3, #1]
	}

	// GARDEN
	if (fragment[0] == 'h'){
 800216a:	4b39      	ldr	r3, [pc, #228]	; (8002250 <ESP_messageHandler+0xea0>)
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	2b68      	cmp	r3, #104	; 0x68
 8002170:	d10b      	bne.n	800218a <ESP_messageHandler+0xdda>
		UART_send("RIEGO HUERTO \n", PC_UART);
 8002172:	4938      	ldr	r1, [pc, #224]	; (8002254 <ESP_messageHandler+0xea4>)
 8002174:	483e      	ldr	r0, [pc, #248]	; (8002270 <ESP_messageHandler+0xec0>)
 8002176:	f000 fbb1 	bl	80028dc <UART_send>
		vGarden[0] = textrc[28]; 	// Riego
 800217a:	4b38      	ldr	r3, [pc, #224]	; (800225c <ESP_messageHandler+0xeac>)
 800217c:	7f1a      	ldrb	r2, [r3, #28]
 800217e:	4b3d      	ldr	r3, [pc, #244]	; (8002274 <ESP_messageHandler+0xec4>)
 8002180:	701a      	strb	r2, [r3, #0]
		vGarden[1] = textrc[31]; 	// Automtico
 8002182:	4b36      	ldr	r3, [pc, #216]	; (800225c <ESP_messageHandler+0xeac>)
 8002184:	7fda      	ldrb	r2, [r3, #31]
 8002186:	4b3b      	ldr	r3, [pc, #236]	; (8002274 <ESP_messageHandler+0xec4>)
 8002188:	705a      	strb	r2, [r3, #1]
			else if(vHuer[0] == '1') HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);
		}*/
	}

	// SETTINGS
	if (fragment[0] == 'a'){
 800218a:	4b31      	ldr	r3, [pc, #196]	; (8002250 <ESP_messageHandler+0xea0>)
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	2b61      	cmp	r3, #97	; 0x61
 8002190:	d150      	bne.n	8002234 <ESP_messageHandler+0xe84>
		UART_send("AJUSTES \n", PC_UART);
 8002192:	4930      	ldr	r1, [pc, #192]	; (8002254 <ESP_messageHandler+0xea4>)
 8002194:	4838      	ldr	r0, [pc, #224]	; (8002278 <ESP_messageHandler+0xec8>)
 8002196:	f000 fba1 	bl	80028dc <UART_send>
		vSettings[0] = textrc[28]; 		// Vent. Enc. x 10
 800219a:	4b30      	ldr	r3, [pc, #192]	; (800225c <ESP_messageHandler+0xeac>)
 800219c:	7f1a      	ldrb	r2, [r3, #28]
 800219e:	4b37      	ldr	r3, [pc, #220]	; (800227c <ESP_messageHandler+0xecc>)
 80021a0:	701a      	strb	r2, [r3, #0]
		vSettings[1] = textrc[29]; 		// Vent. Enc. x 1
 80021a2:	4b2e      	ldr	r3, [pc, #184]	; (800225c <ESP_messageHandler+0xeac>)
 80021a4:	7f5a      	ldrb	r2, [r3, #29]
 80021a6:	4b35      	ldr	r3, [pc, #212]	; (800227c <ESP_messageHandler+0xecc>)
 80021a8:	705a      	strb	r2, [r3, #1]
		vSettings[2] = textrc[31]; 		// Vent. Enc. x 0.1
 80021aa:	4b2c      	ldr	r3, [pc, #176]	; (800225c <ESP_messageHandler+0xeac>)
 80021ac:	7fda      	ldrb	r2, [r3, #31]
 80021ae:	4b33      	ldr	r3, [pc, #204]	; (800227c <ESP_messageHandler+0xecc>)
 80021b0:	709a      	strb	r2, [r3, #2]
		vSettings[3] = textrc[34]; 		// Vent. Apa. x 10
 80021b2:	4b2a      	ldr	r3, [pc, #168]	; (800225c <ESP_messageHandler+0xeac>)
 80021b4:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80021b8:	4b30      	ldr	r3, [pc, #192]	; (800227c <ESP_messageHandler+0xecc>)
 80021ba:	70da      	strb	r2, [r3, #3]
		vSettings[4] = textrc[35]; 		// Vent. Apa. x 1
 80021bc:	4b27      	ldr	r3, [pc, #156]	; (800225c <ESP_messageHandler+0xeac>)
 80021be:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 80021c2:	4b2e      	ldr	r3, [pc, #184]	; (800227c <ESP_messageHandler+0xecc>)
 80021c4:	711a      	strb	r2, [r3, #4]
		vSettings[5] = textrc[37]; 		// Vent. Apa. x 0.1
 80021c6:	4b25      	ldr	r3, [pc, #148]	; (800225c <ESP_messageHandler+0xeac>)
 80021c8:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 80021cc:	4b2b      	ldr	r3, [pc, #172]	; (800227c <ESP_messageHandler+0xecc>)
 80021ce:	715a      	strb	r2, [r3, #5]
		vSettings[6] = textrc[40]; 		// Calef. Enc. x 10
 80021d0:	4b22      	ldr	r3, [pc, #136]	; (800225c <ESP_messageHandler+0xeac>)
 80021d2:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 80021d6:	4b29      	ldr	r3, [pc, #164]	; (800227c <ESP_messageHandler+0xecc>)
 80021d8:	719a      	strb	r2, [r3, #6]
		vSettings[7] = textrc[41]; 		// Calef. Enc. x 1
 80021da:	4b20      	ldr	r3, [pc, #128]	; (800225c <ESP_messageHandler+0xeac>)
 80021dc:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 80021e0:	4b26      	ldr	r3, [pc, #152]	; (800227c <ESP_messageHandler+0xecc>)
 80021e2:	71da      	strb	r2, [r3, #7]
		vSettings[8] = textrc[43]; 		// Calef. Enc. x 0.1
 80021e4:	4b1d      	ldr	r3, [pc, #116]	; (800225c <ESP_messageHandler+0xeac>)
 80021e6:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 80021ea:	4b24      	ldr	r3, [pc, #144]	; (800227c <ESP_messageHandler+0xecc>)
 80021ec:	721a      	strb	r2, [r3, #8]
		vSettings[9] = textrc[46]; 		// Calef. Apa. x 10
 80021ee:	4b1b      	ldr	r3, [pc, #108]	; (800225c <ESP_messageHandler+0xeac>)
 80021f0:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 80021f4:	4b21      	ldr	r3, [pc, #132]	; (800227c <ESP_messageHandler+0xecc>)
 80021f6:	725a      	strb	r2, [r3, #9]
		vSettings[10] = textrc[47]; 	// Calef. Apa. x 1
 80021f8:	4b18      	ldr	r3, [pc, #96]	; (800225c <ESP_messageHandler+0xeac>)
 80021fa:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 80021fe:	4b1f      	ldr	r3, [pc, #124]	; (800227c <ESP_messageHandler+0xecc>)
 8002200:	729a      	strb	r2, [r3, #10]
		vSettings[11] = textrc[49]; 	// Calef. Apa. x 0.1
 8002202:	4b16      	ldr	r3, [pc, #88]	; (800225c <ESP_messageHandler+0xeac>)
 8002204:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8002208:	4b1c      	ldr	r3, [pc, #112]	; (800227c <ESP_messageHandler+0xecc>)
 800220a:	72da      	strb	r2, [r3, #11]
		vSettings[12] = textrc[52]; 	// RH Mnimo x 10
 800220c:	4b13      	ldr	r3, [pc, #76]	; (800225c <ESP_messageHandler+0xeac>)
 800220e:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 8002212:	4b1a      	ldr	r3, [pc, #104]	; (800227c <ESP_messageHandler+0xecc>)
 8002214:	731a      	strb	r2, [r3, #12]
		vSettings[13] = textrc[53]; 	// RH Mnimo x 1
 8002216:	4b11      	ldr	r3, [pc, #68]	; (800225c <ESP_messageHandler+0xeac>)
 8002218:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 800221c:	4b17      	ldr	r3, [pc, #92]	; (800227c <ESP_messageHandler+0xecc>)
 800221e:	735a      	strb	r2, [r3, #13]
		vSettings[14] = textrc[56]; 	// RH Mximo x 10
 8002220:	4b0e      	ldr	r3, [pc, #56]	; (800225c <ESP_messageHandler+0xeac>)
 8002222:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8002226:	4b15      	ldr	r3, [pc, #84]	; (800227c <ESP_messageHandler+0xecc>)
 8002228:	739a      	strb	r2, [r3, #14]
		vSettings[15] = textrc[57]; 	// RH Mximo x 1
 800222a:	4b0c      	ldr	r3, [pc, #48]	; (800225c <ESP_messageHandler+0xeac>)
 800222c:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 8002230:	4b12      	ldr	r3, [pc, #72]	; (800227c <ESP_messageHandler+0xecc>)
 8002232:	73da      	strb	r2, [r3, #15]
	}

	//__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
}
 8002234:	bf00      	nop
 8002236:	bd80      	pop	{r7, pc}
 8002238:	20000938 	.word	0x20000938
 800223c:	20000960 	.word	0x20000960
 8002240:	200009a0 	.word	0x200009a0
 8002244:	2000099c 	.word	0x2000099c
 8002248:	20000994 	.word	0x20000994
 800224c:	20000f5c 	.word	0x20000f5c
 8002250:	200009f4 	.word	0x200009f4
 8002254:	20000fec 	.word	0x20000fec
 8002258:	0800aa8c 	.word	0x0800aa8c
 800225c:	200009fc 	.word	0x200009fc
 8002260:	0800aaa4 	.word	0x0800aaa4
 8002264:	20000978 	.word	0x20000978
 8002268:	40020800 	.word	0x40020800
 800226c:	0800aabc 	.word	0x0800aabc
 8002270:	0800aad4 	.word	0x0800aad4
 8002274:	2000097c 	.word	0x2000097c
 8002278:	0800aae4 	.word	0x0800aae4
 800227c:	2000091c 	.word	0x2000091c

08002280 <ldr>:


#include "LDR.h"
#include "ESP8266_HAL.h"

void ldr(uint16_t value){
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	4603      	mov	r3, r0
 8002288:	80fb      	strh	r3, [r7, #6]


	if (vLight[26] == '1'){
 800228a:	4b28      	ldr	r3, [pc, #160]	; (800232c <ldr+0xac>)
 800228c:	7e9b      	ldrb	r3, [r3, #26]
 800228e:	2b31      	cmp	r3, #49	; 0x31
 8002290:	d147      	bne.n	8002322 <ldr+0xa2>

		if(value<90) {
 8002292:	88fb      	ldrh	r3, [r7, #6]
 8002294:	2b59      	cmp	r3, #89	; 0x59
 8002296:	d822      	bhi.n	80022de <ldr+0x5e>
			vLight[23] = 'x';		// Jardn
 8002298:	4b24      	ldr	r3, [pc, #144]	; (800232c <ldr+0xac>)
 800229a:	2278      	movs	r2, #120	; 0x78
 800229c:	75da      	strb	r2, [r3, #23]
			vOutside[3] = 'x';
 800229e:	4b24      	ldr	r3, [pc, #144]	; (8002330 <ldr+0xb0>)
 80022a0:	2278      	movs	r2, #120	; 0x78
 80022a2:	70da      	strb	r2, [r3, #3]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, SET);
 80022a4:	2201      	movs	r2, #1
 80022a6:	2104      	movs	r1, #4
 80022a8:	4822      	ldr	r0, [pc, #136]	; (8002334 <ldr+0xb4>)
 80022aa:	f004 faa3 	bl	80067f4 <HAL_GPIO_WritePin>
			vLight[24] = 'x';		// Porche
 80022ae:	4b1f      	ldr	r3, [pc, #124]	; (800232c <ldr+0xac>)
 80022b0:	2278      	movs	r2, #120	; 0x78
 80022b2:	761a      	strb	r2, [r3, #24]
			vOutside[2] = 'x';
 80022b4:	4b1e      	ldr	r3, [pc, #120]	; (8002330 <ldr+0xb0>)
 80022b6:	2278      	movs	r2, #120	; 0x78
 80022b8:	709a      	strb	r2, [r3, #2]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, SET);
 80022ba:	2201      	movs	r2, #1
 80022bc:	2110      	movs	r1, #16
 80022be:	481d      	ldr	r0, [pc, #116]	; (8002334 <ldr+0xb4>)
 80022c0:	f004 fa98 	bl	80067f4 <HAL_GPIO_WritePin>
			vLight[25] = 'x';		// Tendedero
 80022c4:	4b19      	ldr	r3, [pc, #100]	; (800232c <ldr+0xac>)
 80022c6:	2278      	movs	r2, #120	; 0x78
 80022c8:	765a      	strb	r2, [r3, #25]
			vOutside[1] = 'x';
 80022ca:	4b19      	ldr	r3, [pc, #100]	; (8002330 <ldr+0xb0>)
 80022cc:	2278      	movs	r2, #120	; 0x78
 80022ce:	705a      	strb	r2, [r3, #1]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, SET);
 80022d0:	2201      	movs	r2, #1
 80022d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80022d6:	4818      	ldr	r0, [pc, #96]	; (8002338 <ldr+0xb8>)
 80022d8:	f004 fa8c 	bl	80067f4 <HAL_GPIO_WritePin>
			vLight[25] = 'x';		// Tendedero
			vOutside[1] = 'x';
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, RESET);
		}
	}
}
 80022dc:	e021      	b.n	8002322 <ldr+0xa2>
			vLight[23] = 'x';		// Jardn
 80022de:	4b13      	ldr	r3, [pc, #76]	; (800232c <ldr+0xac>)
 80022e0:	2278      	movs	r2, #120	; 0x78
 80022e2:	75da      	strb	r2, [r3, #23]
			vOutside[3] = 'x';
 80022e4:	4b12      	ldr	r3, [pc, #72]	; (8002330 <ldr+0xb0>)
 80022e6:	2278      	movs	r2, #120	; 0x78
 80022e8:	70da      	strb	r2, [r3, #3]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, RESET);
 80022ea:	2200      	movs	r2, #0
 80022ec:	2104      	movs	r1, #4
 80022ee:	4811      	ldr	r0, [pc, #68]	; (8002334 <ldr+0xb4>)
 80022f0:	f004 fa80 	bl	80067f4 <HAL_GPIO_WritePin>
			vLight[24] = 'x';		// Porche
 80022f4:	4b0d      	ldr	r3, [pc, #52]	; (800232c <ldr+0xac>)
 80022f6:	2278      	movs	r2, #120	; 0x78
 80022f8:	761a      	strb	r2, [r3, #24]
			vOutside[2] = 'x';
 80022fa:	4b0d      	ldr	r3, [pc, #52]	; (8002330 <ldr+0xb0>)
 80022fc:	2278      	movs	r2, #120	; 0x78
 80022fe:	709a      	strb	r2, [r3, #2]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, RESET);
 8002300:	2200      	movs	r2, #0
 8002302:	2110      	movs	r1, #16
 8002304:	480b      	ldr	r0, [pc, #44]	; (8002334 <ldr+0xb4>)
 8002306:	f004 fa75 	bl	80067f4 <HAL_GPIO_WritePin>
			vLight[25] = 'x';		// Tendedero
 800230a:	4b08      	ldr	r3, [pc, #32]	; (800232c <ldr+0xac>)
 800230c:	2278      	movs	r2, #120	; 0x78
 800230e:	765a      	strb	r2, [r3, #25]
			vOutside[1] = 'x';
 8002310:	4b07      	ldr	r3, [pc, #28]	; (8002330 <ldr+0xb0>)
 8002312:	2278      	movs	r2, #120	; 0x78
 8002314:	705a      	strb	r2, [r3, #1]
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, RESET);
 8002316:	2200      	movs	r2, #0
 8002318:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800231c:	4806      	ldr	r0, [pc, #24]	; (8002338 <ldr+0xb8>)
 800231e:	f004 fa69 	bl	80067f4 <HAL_GPIO_WritePin>
}
 8002322:	bf00      	nop
 8002324:	3708      	adds	r7, #8
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	20000938 	.word	0x20000938
 8002330:	2000096c 	.word	0x2000096c
 8002334:	40020c00 	.word	0x40020c00
 8002338:	40020800 	.word	0x40020800

0800233c <rgb_value>:


#include "LED.h"


int rgb_value(char i, char j, char k){
 800233c:	b580      	push	{r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af00      	add	r7, sp, #0
 8002342:	4603      	mov	r3, r0
 8002344:	71fb      	strb	r3, [r7, #7]
 8002346:	460b      	mov	r3, r1
 8002348:	71bb      	strb	r3, [r7, #6]
 800234a:	4613      	mov	r3, r2
 800234c:	717b      	strb	r3, [r7, #5]

	//int a, b, c;

	char rgb[3];
	rgb[0] = i;
 800234e:	79fb      	ldrb	r3, [r7, #7]
 8002350:	723b      	strb	r3, [r7, #8]
	rgb[1] = j;
 8002352:	79bb      	ldrb	r3, [r7, #6]
 8002354:	727b      	strb	r3, [r7, #9]
	rgb[2] = k;
 8002356:	797b      	ldrb	r3, [r7, #5]
 8002358:	72bb      	strb	r3, [r7, #10]

	int val = atoi(rgb) ;
 800235a:	f107 0308 	add.w	r3, r7, #8
 800235e:	4618      	mov	r0, r3
 8002360:	f007 fa86 	bl	8009870 <atoi>
 8002364:	60f8      	str	r0, [r7, #12]

	return val;
 8002366:	68fb      	ldr	r3, [r7, #12]
	else if(k == '7') c = 7;
	else if(k == '8') c = 8;
	else if(k == '9') c = 9;

	return a+b+c;*/
}
 8002368:	4618      	mov	r0, r3
 800236a:	3710      	adds	r7, #16
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <readRFID>:
extern UART_HandleTypeDef huart3;
extern UART_HandleTypeDef huart6;

char vehicle[16] = "";

int readRFID(){
 8002370:	b580      	push	{r7, lr}
 8002372:	b086      	sub	sp, #24
 8002374:	af00      	add	r7, sp, #0


	  char car[3] = "247";
 8002376:	4a33      	ldr	r2, [pc, #204]	; (8002444 <readRFID+0xd4>)
 8002378:	1d3b      	adds	r3, r7, #4
 800237a:	6812      	ldr	r2, [r2, #0]
 800237c:	4611      	mov	r1, r2
 800237e:	8019      	strh	r1, [r3, #0]
 8002380:	3302      	adds	r3, #2
 8002382:	0c12      	lsrs	r2, r2, #16
 8002384:	701a      	strb	r2, [r3, #0]
	  char motorcycle[3] = "355";
 8002386:	4a30      	ldr	r2, [pc, #192]	; (8002448 <readRFID+0xd8>)
 8002388:	463b      	mov	r3, r7
 800238a:	6812      	ldr	r2, [r2, #0]
 800238c:	4611      	mov	r1, r2
 800238e:	8019      	strh	r1, [r3, #0]
 8002390:	3302      	adds	r3, #2
 8002392:	0c12      	lsrs	r2, r2, #16
 8002394:	701a      	strb	r2, [r3, #0]

	  int family = 0;
 8002396:	2300      	movs	r3, #0
 8002398:	617b      	str	r3, [r7, #20]

	  for(int i=0; i<16; i++) vehicle[i] = '_';
 800239a:	2300      	movs	r3, #0
 800239c:	613b      	str	r3, [r7, #16]
 800239e:	e007      	b.n	80023b0 <readRFID+0x40>
 80023a0:	4a2a      	ldr	r2, [pc, #168]	; (800244c <readRFID+0xdc>)
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	4413      	add	r3, r2
 80023a6:	225f      	movs	r2, #95	; 0x5f
 80023a8:	701a      	strb	r2, [r3, #0]
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	3301      	adds	r3, #1
 80023ae:	613b      	str	r3, [r7, #16]
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	2b0f      	cmp	r3, #15
 80023b4:	ddf4      	ble.n	80023a0 <readRFID+0x30>

	  HAL_UART_Receive(&huart3, (uint8_t *) vehicle, 16, 100);
 80023b6:	2364      	movs	r3, #100	; 0x64
 80023b8:	2210      	movs	r2, #16
 80023ba:	4924      	ldr	r1, [pc, #144]	; (800244c <readRFID+0xdc>)
 80023bc:	4824      	ldr	r0, [pc, #144]	; (8002450 <readRFID+0xe0>)
 80023be:	f006 fb2c 	bl	8008a1a <HAL_UART_Receive>

	  if (vehicle[15] == '_') return 2;
 80023c2:	4b22      	ldr	r3, [pc, #136]	; (800244c <readRFID+0xdc>)
 80023c4:	7bdb      	ldrb	r3, [r3, #15]
 80023c6:	2b5f      	cmp	r3, #95	; 0x5f
 80023c8:	d101      	bne.n	80023ce <readRFID+0x5e>
 80023ca:	2302      	movs	r3, #2
 80023cc:	e035      	b.n	800243a <readRFID+0xca>

	  else {
		  for(int i = 0; i<3; i++){
 80023ce:	2300      	movs	r3, #0
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	e012      	b.n	80023fa <readRFID+0x8a>
			  family = 1;
 80023d4:	2301      	movs	r3, #1
 80023d6:	617b      	str	r3, [r7, #20]
			  if(vehicle[i+13] != car[i]){
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	330d      	adds	r3, #13
 80023dc:	4a1b      	ldr	r2, [pc, #108]	; (800244c <readRFID+0xdc>)
 80023de:	5cd2      	ldrb	r2, [r2, r3]
 80023e0:	1d39      	adds	r1, r7, #4
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	440b      	add	r3, r1
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d003      	beq.n	80023f4 <readRFID+0x84>
				  family = 0;
 80023ec:	2300      	movs	r3, #0
 80023ee:	617b      	str	r3, [r7, #20]
				  i = 2;
 80023f0:	2302      	movs	r3, #2
 80023f2:	60fb      	str	r3, [r7, #12]
		  for(int i = 0; i<3; i++){
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	3301      	adds	r3, #1
 80023f8:	60fb      	str	r3, [r7, #12]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	dde9      	ble.n	80023d4 <readRFID+0x64>
			  }
		  }

		  if(!family){
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d118      	bne.n	8002438 <readRFID+0xc8>
			  for(int i = 0; i<3; i++){
 8002406:	2300      	movs	r3, #0
 8002408:	60bb      	str	r3, [r7, #8]
 800240a:	e012      	b.n	8002432 <readRFID+0xc2>
				  family = 1;
 800240c:	2301      	movs	r3, #1
 800240e:	617b      	str	r3, [r7, #20]
				  if(vehicle[13+i] != motorcycle[i]){
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	330d      	adds	r3, #13
 8002414:	4a0d      	ldr	r2, [pc, #52]	; (800244c <readRFID+0xdc>)
 8002416:	5cd2      	ldrb	r2, [r2, r3]
 8002418:	4639      	mov	r1, r7
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	440b      	add	r3, r1
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	429a      	cmp	r2, r3
 8002422:	d003      	beq.n	800242c <readRFID+0xbc>
					  family = 0;
 8002424:	2300      	movs	r3, #0
 8002426:	617b      	str	r3, [r7, #20]
					  i = 2;
 8002428:	2302      	movs	r3, #2
 800242a:	60bb      	str	r3, [r7, #8]
			  for(int i = 0; i<3; i++){
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	3301      	adds	r3, #1
 8002430:	60bb      	str	r3, [r7, #8]
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	2b02      	cmp	r3, #2
 8002436:	dde9      	ble.n	800240c <readRFID+0x9c>
				  }
			  }
		  }
	  }

	  return family;
 8002438:	697b      	ldr	r3, [r7, #20]
}
 800243a:	4618      	mov	r0, r3
 800243c:	3718      	adds	r7, #24
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	0800aaf0 	.word	0x0800aaf0
 8002448:	0800aaf4 	.word	0x0800aaf4
 800244c:	20000090 	.word	0x20000090
 8002450:	20000d14 	.word	0x20000d14

08002454 <rh_value>:


#include "RH.h"


int rh_value(char i, char j){
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	4603      	mov	r3, r0
 800245c:	460a      	mov	r2, r1
 800245e:	71fb      	strb	r3, [r7, #7]
 8002460:	4613      	mov	r3, r2
 8002462:	71bb      	strb	r3, [r7, #6]

	//int a, b;

	char rh[2];
	rh[0] = i;
 8002464:	79fb      	ldrb	r3, [r7, #7]
 8002466:	723b      	strb	r3, [r7, #8]
	rh[1] = j;
 8002468:	79bb      	ldrb	r3, [r7, #6]
 800246a:	727b      	strb	r3, [r7, #9]

	int val = atoi(rh) ;
 800246c:	f107 0308 	add.w	r3, r7, #8
 8002470:	4618      	mov	r0, r3
 8002472:	f007 f9fd 	bl	8009870 <atoi>
 8002476:	60f8      	str	r0, [r7, #12]

	return val;
 8002478:	68fb      	ldr	r3, [r7, #12]
	else if(j == '7') b = 7;
	else if(j == '8') b = 8;
	else if(j == '9') b = 9;

	return a+b;*/
}
 800247a:	4618      	mov	r0, r3
 800247c:	3710      	adds	r7, #16
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
	...

08002484 <actParcelRFID>:

extern TIM_HandleTypeDef htim2;
extern UART_HandleTypeDef huart6;


void actParcelRFID(){
 8002484:	b580      	push	{r7, lr}
 8002486:	af00      	add	r7, sp, #0

	// Abrir S_Parcela
	while(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_4) != 0) __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 86);
 8002488:	e003      	b.n	8002492 <actParcelRFID+0xe>
 800248a:	4b19      	ldr	r3, [pc, #100]	; (80024f0 <actParcelRFID+0x6c>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	2256      	movs	r2, #86	; 0x56
 8002490:	635a      	str	r2, [r3, #52]	; 0x34
 8002492:	2110      	movs	r1, #16
 8002494:	4817      	ldr	r0, [pc, #92]	; (80024f4 <actParcelRFID+0x70>)
 8002496:	f004 f995 	bl	80067c4 <HAL_GPIO_ReadPin>
 800249a:	4603      	mov	r3, r0
 800249c:	2b00      	cmp	r3, #0
 800249e:	d1f4      	bne.n	800248a <actParcelRFID+0x6>

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 94); 	// Rebote
 80024a0:	4b13      	ldr	r3, [pc, #76]	; (80024f0 <actParcelRFID+0x6c>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	225e      	movs	r2, #94	; 0x5e
 80024a6:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(200);
 80024a8:	20c8      	movs	r0, #200	; 0xc8
 80024aa:	f003 fa5b 	bl	8005964 <HAL_Delay>
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 90); 	// Parar S_Parcela
 80024ae:	4b10      	ldr	r3, [pc, #64]	; (80024f0 <actParcelRFID+0x6c>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	225a      	movs	r2, #90	; 0x5a
 80024b4:	635a      	str	r2, [r3, #52]	; 0x34

	HAL_Delay(5000);
 80024b6:	f241 3088 	movw	r0, #5000	; 0x1388
 80024ba:	f003 fa53 	bl	8005964 <HAL_Delay>

	// Cerrar S_Parcela
	while(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_4) != 0) __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 94);
 80024be:	e003      	b.n	80024c8 <actParcelRFID+0x44>
 80024c0:	4b0b      	ldr	r3, [pc, #44]	; (80024f0 <actParcelRFID+0x6c>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	225e      	movs	r2, #94	; 0x5e
 80024c6:	635a      	str	r2, [r3, #52]	; 0x34
 80024c8:	2110      	movs	r1, #16
 80024ca:	480a      	ldr	r0, [pc, #40]	; (80024f4 <actParcelRFID+0x70>)
 80024cc:	f004 f97a 	bl	80067c4 <HAL_GPIO_ReadPin>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d1f4      	bne.n	80024c0 <actParcelRFID+0x3c>

	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 86); 	// Rebote
 80024d6:	4b06      	ldr	r3, [pc, #24]	; (80024f0 <actParcelRFID+0x6c>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	2256      	movs	r2, #86	; 0x56
 80024dc:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(200);
 80024de:	20c8      	movs	r0, #200	; 0xc8
 80024e0:	f003 fa40 	bl	8005964 <HAL_Delay>
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 90); 	// Parar S_Parcela
 80024e4:	4b02      	ldr	r3, [pc, #8]	; (80024f0 <actParcelRFID+0x6c>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	225a      	movs	r2, #90	; 0x5a
 80024ea:	635a      	str	r2, [r3, #52]	; 0x34

}
 80024ec:	bf00      	nop
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	20001030 	.word	0x20001030
 80024f4:	40021000 	.word	0x40021000

080024f8 <temp_value>:


#include "Temperature.h"


float temp_value(char i, char j, char k){
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b088      	sub	sp, #32
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	4603      	mov	r3, r0
 8002500:	71fb      	strb	r3, [r7, #7]
 8002502:	460b      	mov	r3, r1
 8002504:	71bb      	strb	r3, [r7, #6]
 8002506:	4613      	mov	r3, r2
 8002508:	717b      	strb	r3, [r7, #5]

	//float a, b, c;

	char uTemp[2];
	uTemp[0] = i;
 800250a:	79fb      	ldrb	r3, [r7, #7]
 800250c:	743b      	strb	r3, [r7, #16]
	uTemp[1] = j;
 800250e:	79bb      	ldrb	r3, [r7, #6]
 8002510:	747b      	strb	r3, [r7, #17]

	char dTemp[1];
	dTemp[0] = k;
 8002512:	797b      	ldrb	r3, [r7, #5]
 8002514:	733b      	strb	r3, [r7, #12]


	int unit = atoi(uTemp) ;
 8002516:	f107 0310 	add.w	r3, r7, #16
 800251a:	4618      	mov	r0, r3
 800251c:	f007 f9a8 	bl	8009870 <atoi>
 8002520:	61f8      	str	r0, [r7, #28]
	int dec = atoi(dTemp);
 8002522:	f107 030c 	add.w	r3, r7, #12
 8002526:	4618      	mov	r0, r3
 8002528:	f007 f9a2 	bl	8009870 <atoi>
 800252c:	61b8      	str	r0, [r7, #24]

	float val = unit + dec/10;
 800252e:	69bb      	ldr	r3, [r7, #24]
 8002530:	4a0a      	ldr	r2, [pc, #40]	; (800255c <temp_value+0x64>)
 8002532:	fb82 1203 	smull	r1, r2, r2, r3
 8002536:	1092      	asrs	r2, r2, #2
 8002538:	17db      	asrs	r3, r3, #31
 800253a:	1ad2      	subs	r2, r2, r3
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	4413      	add	r3, r2
 8002540:	ee07 3a90 	vmov	s15, r3
 8002544:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002548:	edc7 7a05 	vstr	s15, [r7, #20]

	return val;
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	ee07 3a90 	vmov	s15, r3
	else if(k == '7') c = 0.7;
	else if(k == '8') c = 0.8;
	else if(k == '9') c = 0.9;

	return a+b+c;*/
}
 8002552:	eeb0 0a67 	vmov.f32	s0, s15
 8002556:	3720      	adds	r7, #32
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	66666667 	.word	0x66666667

08002560 <ringInit>:


void storeChar(unsigned char c, Ring_Buffer *buffer);


void ringInit(void){
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0

	_rx_buffer1 = &rx_buffer1;
 8002564:	4b18      	ldr	r3, [pc, #96]	; (80025c8 <ringInit+0x68>)
 8002566:	4a19      	ldr	r2, [pc, #100]	; (80025cc <ringInit+0x6c>)
 8002568:	601a      	str	r2, [r3, #0]
    _tx_buffer1 = &tx_buffer1;
 800256a:	4b19      	ldr	r3, [pc, #100]	; (80025d0 <ringInit+0x70>)
 800256c:	4a19      	ldr	r2, [pc, #100]	; (80025d4 <ringInit+0x74>)
 800256e:	601a      	str	r2, [r3, #0]
    _rx_buffer2 = &rx_buffer2;
 8002570:	4b19      	ldr	r3, [pc, #100]	; (80025d8 <ringInit+0x78>)
 8002572:	4a1a      	ldr	r2, [pc, #104]	; (80025dc <ringInit+0x7c>)
 8002574:	601a      	str	r2, [r3, #0]
    _tx_buffer2 = &tx_buffer2;
 8002576:	4b1a      	ldr	r3, [pc, #104]	; (80025e0 <ringInit+0x80>)
 8002578:	4a1a      	ldr	r2, [pc, #104]	; (80025e4 <ringInit+0x84>)
 800257a:	601a      	str	r2, [r3, #0]

    /* Enable the INTERRUPTION by UART ERROR (frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(WiFi_UART, UART_IT_ERR);
 800257c:	4b1a      	ldr	r3, [pc, #104]	; (80025e8 <ringInit+0x88>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	695a      	ldr	r2, [r3, #20]
 8002582:	4b19      	ldr	r3, [pc, #100]	; (80025e8 <ringInit+0x88>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f042 0201 	orr.w	r2, r2, #1
 800258a:	615a      	str	r2, [r3, #20]
    __HAL_UART_ENABLE_IT(PC_UART, UART_IT_ERR);
 800258c:	4b17      	ldr	r3, [pc, #92]	; (80025ec <ringInit+0x8c>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	695a      	ldr	r2, [r3, #20]
 8002592:	4b16      	ldr	r3, [pc, #88]	; (80025ec <ringInit+0x8c>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f042 0201 	orr.w	r2, r2, #1
 800259a:	615a      	str	r2, [r3, #20]

    /* Enable the INTERRUPTION by EMPTY DATA REGISTER */
    __HAL_UART_ENABLE_IT(WiFi_UART, UART_IT_RXNE);
 800259c:	4b12      	ldr	r3, [pc, #72]	; (80025e8 <ringInit+0x88>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	68da      	ldr	r2, [r3, #12]
 80025a2:	4b11      	ldr	r3, [pc, #68]	; (80025e8 <ringInit+0x88>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f042 0220 	orr.w	r2, r2, #32
 80025aa:	60da      	str	r2, [r3, #12]
    __HAL_UART_ENABLE_IT(PC_UART, UART_IT_RXNE);
 80025ac:	4b0f      	ldr	r3, [pc, #60]	; (80025ec <ringInit+0x8c>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	68da      	ldr	r2, [r3, #12]
 80025b2:	4b0e      	ldr	r3, [pc, #56]	; (80025ec <ringInit+0x8c>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f042 0220 	orr.w	r2, r2, #32
 80025ba:	60da      	str	r2, [r3, #12]
}
 80025bc:	bf00      	nop
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	20000a70 	.word	0x20000a70
 80025cc:	200000a0 	.word	0x200000a0
 80025d0:	20000a74 	.word	0x20000a74
 80025d4:	200002a8 	.word	0x200002a8
 80025d8:	20000a78 	.word	0x20000a78
 80025dc:	200004b0 	.word	0x200004b0
 80025e0:	20000a6c 	.word	0x20000a6c
 80025e4:	200006b8 	.word	0x200006b8
 80025e8:	20001078 	.word	0x20001078
 80025ec:	20000fec 	.word	0x20000fec

080025f0 <storeChar>:


void storeChar(unsigned char c, Ring_Buffer *buffer){
 80025f0:	b480      	push	{r7}
 80025f2:	b085      	sub	sp, #20
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	4603      	mov	r3, r0
 80025f8:	6039      	str	r1, [r7, #0]
 80025fa:	71fb      	strb	r3, [r7, #7]

    int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002602:	3301      	adds	r3, #1
 8002604:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002608:	60fb      	str	r3, [r7, #12]

    // If we want to stock something before the TAIL, meaning that HEAD will reach the TAIL position, it will cause a BUFFER overflow

    if(i != buffer->tail)
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	429a      	cmp	r2, r3
 8002614:	d009      	beq.n	800262a <storeChar+0x3a>
    {
    	buffer->buffer[buffer->head] = c;
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800261c:	683a      	ldr	r2, [r7, #0]
 800261e:	79f9      	ldrb	r1, [r7, #7]
 8002620:	54d1      	strb	r1, [r2, r3]
        buffer->head = i;
 8002622:	68fa      	ldr	r2, [r7, #12]
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    }
}
 800262a:	bf00      	nop
 800262c:	3714      	adds	r7, #20
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
	...

08002638 <UART_peek>:
		_rx_buffer2->head = 0;
	}
}


int UART_peek(UART_HandleTypeDef *uart){
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]

	if (uart == WiFi_UART)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	4a1c      	ldr	r2, [pc, #112]	; (80026b4 <UART_peek+0x7c>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d114      	bne.n	8002672 <UART_peek+0x3a>
	{
		if(_rx_buffer1->head == _rx_buffer1->tail) return -1;
 8002648:	4b1b      	ldr	r3, [pc, #108]	; (80026b8 <UART_peek+0x80>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002650:	4b19      	ldr	r3, [pc, #100]	; (80026b8 <UART_peek+0x80>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002658:	429a      	cmp	r2, r3
 800265a:	d102      	bne.n	8002662 <UART_peek+0x2a>
 800265c:	f04f 33ff 	mov.w	r3, #4294967295
 8002660:	e022      	b.n	80026a8 <UART_peek+0x70>

		else return _rx_buffer1->buffer[_rx_buffer1->tail];
 8002662:	4b15      	ldr	r3, [pc, #84]	; (80026b8 <UART_peek+0x80>)
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	4b14      	ldr	r3, [pc, #80]	; (80026b8 <UART_peek+0x80>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800266e:	5cd3      	ldrb	r3, [r2, r3]
 8002670:	e01a      	b.n	80026a8 <UART_peek+0x70>
	}

	else if (uart == PC_UART)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4a11      	ldr	r2, [pc, #68]	; (80026bc <UART_peek+0x84>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d114      	bne.n	80026a4 <UART_peek+0x6c>
	{
		if(_rx_buffer2->head == _rx_buffer2->tail) return -1;
 800267a:	4b11      	ldr	r3, [pc, #68]	; (80026c0 <UART_peek+0x88>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002682:	4b0f      	ldr	r3, [pc, #60]	; (80026c0 <UART_peek+0x88>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800268a:	429a      	cmp	r2, r3
 800268c:	d102      	bne.n	8002694 <UART_peek+0x5c>
 800268e:	f04f 33ff 	mov.w	r3, #4294967295
 8002692:	e009      	b.n	80026a8 <UART_peek+0x70>

		else return _rx_buffer2->buffer[_rx_buffer2->tail];
 8002694:	4b0a      	ldr	r3, [pc, #40]	; (80026c0 <UART_peek+0x88>)
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	4b09      	ldr	r3, [pc, #36]	; (80026c0 <UART_peek+0x88>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80026a0:	5cd3      	ldrb	r3, [r2, r3]
 80026a2:	e001      	b.n	80026a8 <UART_peek+0x70>
	}

	return -1;
 80026a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr
 80026b4:	20001078 	.word	0x20001078
 80026b8:	20000a70 	.word	0x20000a70
 80026bc:	20000fec 	.word	0x20000fec
 80026c0:	20000a78 	.word	0x20000a78

080026c4 <UART_read>:


int UART_read(UART_HandleTypeDef *uart){
 80026c4:	b480      	push	{r7}
 80026c6:	b085      	sub	sp, #20
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]

	if (uart == WiFi_UART)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	4a29      	ldr	r2, [pc, #164]	; (8002774 <UART_read+0xb0>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d121      	bne.n	8002718 <UART_read+0x54>
	{
		// If HEAD is not before TAIL, there is not CHARACTER
		if(_rx_buffer1->head == _rx_buffer1->tail) return -1;
 80026d4:	4b28      	ldr	r3, [pc, #160]	; (8002778 <UART_read+0xb4>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80026dc:	4b26      	ldr	r3, [pc, #152]	; (8002778 <UART_read+0xb4>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d102      	bne.n	80026ee <UART_read+0x2a>
 80026e8:	f04f 33ff 	mov.w	r3, #4294967295
 80026ec:	e03c      	b.n	8002768 <UART_read+0xa4>

		else
		{
			unsigned char c = _rx_buffer1->buffer[_rx_buffer1->tail];
 80026ee:	4b22      	ldr	r3, [pc, #136]	; (8002778 <UART_read+0xb4>)
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	4b21      	ldr	r3, [pc, #132]	; (8002778 <UART_read+0xb4>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80026fa:	5cd3      	ldrb	r3, [r2, r3]
 80026fc:	73bb      	strb	r3, [r7, #14]
		    _rx_buffer1->tail = (unsigned int)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE;
 80026fe:	4b1e      	ldr	r3, [pc, #120]	; (8002778 <UART_read+0xb4>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002706:	1c5a      	adds	r2, r3, #1
 8002708:	4b1b      	ldr	r3, [pc, #108]	; (8002778 <UART_read+0xb4>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002710:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		    return c;
 8002714:	7bbb      	ldrb	r3, [r7, #14]
 8002716:	e027      	b.n	8002768 <UART_read+0xa4>
		}
	}

	else if (uart == PC_UART)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	4a18      	ldr	r2, [pc, #96]	; (800277c <UART_read+0xb8>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d121      	bne.n	8002764 <UART_read+0xa0>
	{
		// If HEAD is not before TAIL, there is not CHARACTER
		if(_rx_buffer2->head == _rx_buffer2->tail) return -1;
 8002720:	4b17      	ldr	r3, [pc, #92]	; (8002780 <UART_read+0xbc>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002728:	4b15      	ldr	r3, [pc, #84]	; (8002780 <UART_read+0xbc>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002730:	429a      	cmp	r2, r3
 8002732:	d102      	bne.n	800273a <UART_read+0x76>
 8002734:	f04f 33ff 	mov.w	r3, #4294967295
 8002738:	e016      	b.n	8002768 <UART_read+0xa4>

		else
		{
			unsigned char c = _rx_buffer2->buffer[_rx_buffer2->tail];
 800273a:	4b11      	ldr	r3, [pc, #68]	; (8002780 <UART_read+0xbc>)
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	4b10      	ldr	r3, [pc, #64]	; (8002780 <UART_read+0xbc>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002746:	5cd3      	ldrb	r3, [r2, r3]
 8002748:	73fb      	strb	r3, [r7, #15]
		    _rx_buffer2->tail = (unsigned int)(_rx_buffer2->tail + 1) % UART_BUFFER_SIZE;
 800274a:	4b0d      	ldr	r3, [pc, #52]	; (8002780 <UART_read+0xbc>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002752:	1c5a      	adds	r2, r3, #1
 8002754:	4b0a      	ldr	r3, [pc, #40]	; (8002780 <UART_read+0xbc>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800275c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		    return c;
 8002760:	7bfb      	ldrb	r3, [r7, #15]
 8002762:	e001      	b.n	8002768 <UART_read+0xa4>
		}
	}

	else return -1;
 8002764:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002768:	4618      	mov	r0, r3
 800276a:	3714      	adds	r7, #20
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr
 8002774:	20001078 	.word	0x20001078
 8002778:	20000a70 	.word	0x20000a70
 800277c:	20000fec 	.word	0x20000fec
 8002780:	20000a78 	.word	0x20000a78

08002784 <UART_write>:


void UART_write(int c, UART_HandleTypeDef *uart){
 8002784:	b480      	push	{r7}
 8002786:	b085      	sub	sp, #20
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	6039      	str	r1, [r7, #0]

	if (c>=0)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2b00      	cmp	r3, #0
 8002792:	db54      	blt.n	800283e <UART_write+0xba>
	{
		if (uart == WiFi_UART)
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	4a2d      	ldr	r2, [pc, #180]	; (800284c <UART_write+0xc8>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d126      	bne.n	80027ea <UART_write+0x66>
		{
			int i = (_tx_buffer1->head + 1) % UART_BUFFER_SIZE;
 800279c:	4b2c      	ldr	r3, [pc, #176]	; (8002850 <UART_write+0xcc>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80027a4:	3301      	adds	r3, #1
 80027a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027aa:	60bb      	str	r3, [r7, #8]

			// If OUTPUT BUFFER is full, INTERRUPTION empties it
		    while (i == _tx_buffer1->tail);
 80027ac:	bf00      	nop
 80027ae:	4b28      	ldr	r3, [pc, #160]	; (8002850 <UART_write+0xcc>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d0f8      	beq.n	80027ae <UART_write+0x2a>

		   _tx_buffer1->buffer[_tx_buffer1->head] = (uint8_t)c;
 80027bc:	4b24      	ldr	r3, [pc, #144]	; (8002850 <UART_write+0xcc>)
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	4b23      	ldr	r3, [pc, #140]	; (8002850 <UART_write+0xcc>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80027c8:	6879      	ldr	r1, [r7, #4]
 80027ca:	b2c9      	uxtb	r1, r1
 80027cc:	54d1      	strb	r1, [r2, r3]
		   _tx_buffer1->head = i;
 80027ce:	4b20      	ldr	r3, [pc, #128]	; (8002850 <UART_write+0xcc>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	68ba      	ldr	r2, [r7, #8]
 80027d4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

		   // Enables INTERRUPTION in the UART TRANSMISSION
		   __HAL_UART_ENABLE_IT(WiFi_UART, UART_IT_TXE);
 80027d8:	4b1c      	ldr	r3, [pc, #112]	; (800284c <UART_write+0xc8>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68da      	ldr	r2, [r3, #12]
 80027de:	4b1b      	ldr	r3, [pc, #108]	; (800284c <UART_write+0xc8>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80027e6:	60da      	str	r2, [r3, #12]

			// Enables INTERRUPTION in the UART TRANSMISSION
			__HAL_UART_ENABLE_IT(PC_UART, UART_IT_TXE);
		}
	}
}
 80027e8:	e029      	b.n	800283e <UART_write+0xba>
		else if (uart == PC_UART)
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	4a19      	ldr	r2, [pc, #100]	; (8002854 <UART_write+0xd0>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d125      	bne.n	800283e <UART_write+0xba>
			int i = (_tx_buffer2->head + 1) % UART_BUFFER_SIZE;
 80027f2:	4b19      	ldr	r3, [pc, #100]	; (8002858 <UART_write+0xd4>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80027fa:	3301      	adds	r3, #1
 80027fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002800:	60fb      	str	r3, [r7, #12]
			while (i == _tx_buffer2->tail);
 8002802:	bf00      	nop
 8002804:	4b14      	ldr	r3, [pc, #80]	; (8002858 <UART_write+0xd4>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	429a      	cmp	r2, r3
 8002810:	d0f8      	beq.n	8002804 <UART_write+0x80>
			_tx_buffer2->buffer[_tx_buffer2->head] = (uint8_t)c;
 8002812:	4b11      	ldr	r3, [pc, #68]	; (8002858 <UART_write+0xd4>)
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	4b10      	ldr	r3, [pc, #64]	; (8002858 <UART_write+0xd4>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800281e:	6879      	ldr	r1, [r7, #4]
 8002820:	b2c9      	uxtb	r1, r1
 8002822:	54d1      	strb	r1, [r2, r3]
			_tx_buffer2->head = i;
 8002824:	4b0c      	ldr	r3, [pc, #48]	; (8002858 <UART_write+0xd4>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	68fa      	ldr	r2, [r7, #12]
 800282a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			__HAL_UART_ENABLE_IT(PC_UART, UART_IT_TXE);
 800282e:	4b09      	ldr	r3, [pc, #36]	; (8002854 <UART_write+0xd0>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	68da      	ldr	r2, [r3, #12]
 8002834:	4b07      	ldr	r3, [pc, #28]	; (8002854 <UART_write+0xd0>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800283c:	60da      	str	r2, [r3, #12]
}
 800283e:	bf00      	nop
 8002840:	3714      	adds	r7, #20
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	20001078 	.word	0x20001078
 8002850:	20000a74 	.word	0x20000a74
 8002854:	20000fec 	.word	0x20000fec
 8002858:	20000a6c 	.word	0x20000a6c

0800285c <UART_available>:


int UART_available(UART_HandleTypeDef *uart){
 800285c:	b480      	push	{r7}
 800285e:	b083      	sub	sp, #12
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]

	if (uart == WiFi_UART) return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer1->head - _rx_buffer1->tail) % UART_BUFFER_SIZE;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	4a19      	ldr	r2, [pc, #100]	; (80028cc <UART_available+0x70>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d111      	bne.n	8002890 <UART_available+0x34>
 800286c:	4b18      	ldr	r3, [pc, #96]	; (80028d0 <UART_available+0x74>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002874:	b29a      	uxth	r2, r3
 8002876:	4b16      	ldr	r3, [pc, #88]	; (80028d0 <UART_available+0x74>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800287e:	b29b      	uxth	r3, r3
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	b29b      	uxth	r3, r3
 8002884:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002888:	b29b      	uxth	r3, r3
 800288a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800288e:	e017      	b.n	80028c0 <UART_available+0x64>

	else if (uart == PC_UART) return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer2->head - _rx_buffer2->tail) % UART_BUFFER_SIZE;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	4a10      	ldr	r2, [pc, #64]	; (80028d4 <UART_available+0x78>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d111      	bne.n	80028bc <UART_available+0x60>
 8002898:	4b0f      	ldr	r3, [pc, #60]	; (80028d8 <UART_available+0x7c>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80028a0:	b29a      	uxth	r2, r3
 80028a2:	4b0d      	ldr	r3, [pc, #52]	; (80028d8 <UART_available+0x7c>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80028aa:	b29b      	uxth	r3, r3
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	b29b      	uxth	r3, r3
 80028b0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028ba:	e001      	b.n	80028c0 <UART_available+0x64>

	return -1;
 80028bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	370c      	adds	r7, #12
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr
 80028cc:	20001078 	.word	0x20001078
 80028d0:	20000a70 	.word	0x20000a70
 80028d4:	20000fec 	.word	0x20000fec
 80028d8:	20000a78 	.word	0x20000a78

080028dc <UART_send>:

	return 1;
}


void UART_send (const char *s, UART_HandleTypeDef *uart){
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	6039      	str	r1, [r7, #0]

	while(*s!='\0') UART_write(*s++, uart);
 80028e6:	e007      	b.n	80028f8 <UART_send+0x1c>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	1c5a      	adds	r2, r3, #1
 80028ec:	607a      	str	r2, [r7, #4]
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	6839      	ldr	r1, [r7, #0]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7ff ff46 	bl	8002784 <UART_write>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d1f3      	bne.n	80028e8 <UART_send+0xc>
}
 8002900:	bf00      	nop
 8002902:	bf00      	nop
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
	...

0800290c <UART_copyUpto>:

  while(*s) UART_write(*s++, uart);
}


int UART_copyUpto(char *string, char *buffertocopyinto, UART_HandleTypeDef *uart){
 800290c:	b580      	push	{r7, lr}
 800290e:	b088      	sub	sp, #32
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	607a      	str	r2, [r7, #4]

	int so_far =0;
 8002918:	2300      	movs	r3, #0
 800291a:	61fb      	str	r3, [r7, #28]
	int len = strlen (string);
 800291c:	68f8      	ldr	r0, [r7, #12]
 800291e:	f7fd fc57 	bl	80001d0 <strlen>
 8002922:	4603      	mov	r3, r0
 8002924:	617b      	str	r3, [r7, #20]
	int indx = 0;
 8002926:	2300      	movs	r3, #0
 8002928:	61bb      	str	r3, [r7, #24]

again:
	while (!UART_available(uart));
 800292a:	bf00      	nop
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	f7ff ff95 	bl	800285c <UART_available>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	d0f9      	beq.n	800292c <UART_copyUpto+0x20>

	while (UART_peek(uart) != string[so_far]){
 8002938:	e01f      	b.n	800297a <UART_copyUpto+0x6e>

		buffertocopyinto[indx] = _rx_buffer1->buffer[_rx_buffer1->tail];
 800293a:	4b32      	ldr	r3, [pc, #200]	; (8002a04 <UART_copyUpto+0xf8>)
 800293c:	6819      	ldr	r1, [r3, #0]
 800293e:	4b31      	ldr	r3, [pc, #196]	; (8002a04 <UART_copyUpto+0xf8>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002946:	69bb      	ldr	r3, [r7, #24]
 8002948:	68b8      	ldr	r0, [r7, #8]
 800294a:	4403      	add	r3, r0
 800294c:	5c8a      	ldrb	r2, [r1, r2]
 800294e:	701a      	strb	r2, [r3, #0]
		_rx_buffer1->tail = (unsigned int)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE;
 8002950:	4b2c      	ldr	r3, [pc, #176]	; (8002a04 <UART_copyUpto+0xf8>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002958:	1c5a      	adds	r2, r3, #1
 800295a:	4b2a      	ldr	r3, [pc, #168]	; (8002a04 <UART_copyUpto+0xf8>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002962:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		indx++;
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	3301      	adds	r3, #1
 800296a:	61bb      	str	r3, [r7, #24]
		while (!UART_available(uart));
 800296c:	bf00      	nop
 800296e:	6878      	ldr	r0, [r7, #4]
 8002970:	f7ff ff74 	bl	800285c <UART_available>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d0f9      	beq.n	800296e <UART_copyUpto+0x62>
	while (UART_peek(uart) != string[so_far]){
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f7ff fe5c 	bl	8002638 <UART_peek>
 8002980:	4601      	mov	r1, r0
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	68fa      	ldr	r2, [r7, #12]
 8002986:	4413      	add	r3, r2
 8002988:	781b      	ldrb	r3, [r3, #0]
 800298a:	4299      	cmp	r1, r3
 800298c:	d1d5      	bne.n	800293a <UART_copyUpto+0x2e>

	}

	while (UART_peek(uart) == string [so_far]){
 800298e:	e01b      	b.n	80029c8 <UART_copyUpto+0xbc>

		so_far++;
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	3301      	adds	r3, #1
 8002994:	61fb      	str	r3, [r7, #28]
		buffertocopyinto[indx++] = UART_read(uart);
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f7ff fe94 	bl	80026c4 <UART_read>
 800299c:	4601      	mov	r1, r0
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	1c5a      	adds	r2, r3, #1
 80029a2:	61ba      	str	r2, [r7, #24]
 80029a4:	461a      	mov	r2, r3
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	4413      	add	r3, r2
 80029aa:	b2ca      	uxtb	r2, r1
 80029ac:	701a      	strb	r2, [r3, #0]
		if (so_far == len) return 1;
 80029ae:	69fa      	ldr	r2, [r7, #28]
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d101      	bne.n	80029ba <UART_copyUpto+0xae>
 80029b6:	2301      	movs	r3, #1
 80029b8:	e01f      	b.n	80029fa <UART_copyUpto+0xee>
		while (!UART_available(uart));
 80029ba:	bf00      	nop
 80029bc:	6878      	ldr	r0, [r7, #4]
 80029be:	f7ff ff4d 	bl	800285c <UART_available>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d0f9      	beq.n	80029bc <UART_copyUpto+0xb0>
	while (UART_peek(uart) == string [so_far]){
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f7ff fe35 	bl	8002638 <UART_peek>
 80029ce:	4601      	mov	r1, r0
 80029d0:	69fb      	ldr	r3, [r7, #28]
 80029d2:	68fa      	ldr	r2, [r7, #12]
 80029d4:	4413      	add	r3, r2
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	4299      	cmp	r1, r3
 80029da:	d0d9      	beq.n	8002990 <UART_copyUpto+0x84>
	}

	if (so_far != len){
 80029dc:	69fa      	ldr	r2, [r7, #28]
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d002      	beq.n	80029ea <UART_copyUpto+0xde>

		so_far = 0;
 80029e4:	2300      	movs	r3, #0
 80029e6:	61fb      	str	r3, [r7, #28]
		goto again;
 80029e8:	e79f      	b.n	800292a <UART_copyUpto+0x1e>
	}

	if (so_far == len) return 1;
 80029ea:	69fa      	ldr	r2, [r7, #28]
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	429a      	cmp	r2, r3
 80029f0:	d101      	bne.n	80029f6 <UART_copyUpto+0xea>
 80029f2:	2301      	movs	r3, #1
 80029f4:	e001      	b.n	80029fa <UART_copyUpto+0xee>

	else return -1;
 80029f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3720      	adds	r7, #32
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	20000a70 	.word	0x20000a70

08002a08 <UART_waitFor>:


int UART_waitFor(char *string,UART_HandleTypeDef *uart){
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	6039      	str	r1, [r7, #0]

	int so_far =0;
 8002a12:	2300      	movs	r3, #0
 8002a14:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f7fd fbda 	bl	80001d0 <strlen>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	60bb      	str	r3, [r7, #8]

again_device:
	while (!UART_available(uart));
 8002a20:	bf00      	nop
 8002a22:	6838      	ldr	r0, [r7, #0]
 8002a24:	f7ff ff1a 	bl	800285c <UART_available>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d0f9      	beq.n	8002a22 <UART_waitFor+0x1a>

	if (UART_peek(uart) != string[so_far]){
 8002a2e:	6838      	ldr	r0, [r7, #0]
 8002a30:	f7ff fe02 	bl	8002638 <UART_peek>
 8002a34:	4601      	mov	r1, r0
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	4413      	add	r3, r2
 8002a3c:	781b      	ldrb	r3, [r3, #0]
 8002a3e:	4299      	cmp	r1, r3
 8002a40:	d01e      	beq.n	8002a80 <UART_waitFor+0x78>

		 _rx_buffer1->tail = (unsigned int)(_rx_buffer1->tail + 1) % UART_BUFFER_SIZE ;
 8002a42:	4b1e      	ldr	r3, [pc, #120]	; (8002abc <UART_waitFor+0xb4>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002a4a:	1c5a      	adds	r2, r3, #1
 8002a4c:	4b1b      	ldr	r3, [pc, #108]	; (8002abc <UART_waitFor+0xb4>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a54:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		goto again_device;
 8002a58:	e7e2      	b.n	8002a20 <UART_waitFor+0x18>

	}

	while (UART_peek(uart) == string [so_far]){

		so_far++;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	3301      	adds	r3, #1
 8002a5e:	60fb      	str	r3, [r7, #12]
		UART_read(uart);
 8002a60:	6838      	ldr	r0, [r7, #0]
 8002a62:	f7ff fe2f 	bl	80026c4 <UART_read>
		if (so_far == len) return 1;
 8002a66:	68fa      	ldr	r2, [r7, #12]
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d101      	bne.n	8002a72 <UART_waitFor+0x6a>
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e01f      	b.n	8002ab2 <UART_waitFor+0xaa>
		while (!UART_available(uart));
 8002a72:	bf00      	nop
 8002a74:	6838      	ldr	r0, [r7, #0]
 8002a76:	f7ff fef1 	bl	800285c <UART_available>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d0f9      	beq.n	8002a74 <UART_waitFor+0x6c>
	while (UART_peek(uart) == string [so_far]){
 8002a80:	6838      	ldr	r0, [r7, #0]
 8002a82:	f7ff fdd9 	bl	8002638 <UART_peek>
 8002a86:	4601      	mov	r1, r0
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	4413      	add	r3, r2
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	4299      	cmp	r1, r3
 8002a92:	d0e2      	beq.n	8002a5a <UART_waitFor+0x52>
	}

	if (so_far != len){
 8002a94:	68fa      	ldr	r2, [r7, #12]
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d002      	beq.n	8002aa2 <UART_waitFor+0x9a>

		so_far = 0;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	60fb      	str	r3, [r7, #12]
		goto again_device;
 8002aa0:	e7be      	b.n	8002a20 <UART_waitFor+0x18>
	}

	if (so_far == len) return 1;
 8002aa2:	68fa      	ldr	r2, [r7, #12]
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d101      	bne.n	8002aae <UART_waitFor+0xa6>
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e001      	b.n	8002ab2 <UART_waitFor+0xaa>

	else return -1;
 8002aae:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3710      	adds	r7, #16
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	20000a70 	.word	0x20000a70

08002ac0 <UART_isr>:


void UART_isr(UART_HandleTypeDef *huart){
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b086      	sub	sp, #24
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]

	uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	617b      	str	r3, [r7, #20]
	uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	68db      	ldr	r3, [r3, #12]
 8002ad6:	613b      	str	r3, [r7, #16]

	/* If DR (DATA REGISTER) is not empty and RX INT is ENABLE */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	f003 0320 	and.w	r3, r3, #32
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d023      	beq.n	8002b2a <UART_isr+0x6a>
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	f003 0320 	and.w	r3, r3, #32
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d01e      	beq.n	8002b2a <UART_isr+0x6a>
    	    	                USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	************************************************************************************************************/

		huart->Instance->SR;                   // Read SR (STATUS REGISTER)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR; // Read DR (DATA REGISTER)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	73fb      	strb	r3, [r7, #15]

        if (huart == WiFi_UART){
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4a3f      	ldr	r2, [pc, #252]	; (8002bfc <UART_isr+0x13c>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d107      	bne.n	8002b12 <UART_isr+0x52>

        	storeChar(c, _rx_buffer1); // Stock DATA in BUFFER
 8002b02:	4b3f      	ldr	r3, [pc, #252]	; (8002c00 <UART_isr+0x140>)
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	7bfb      	ldrb	r3, [r7, #15]
 8002b08:	4611      	mov	r1, r2
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f7ff fd70 	bl	80025f0 <storeChar>
        else if (huart == PC_UART){

        	storeChar(c, _rx_buffer2); // Stock DATA in BUFFER
        }

        return;
 8002b10:	e06d      	b.n	8002bee <UART_isr+0x12e>
        else if (huart == PC_UART){
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a3b      	ldr	r2, [pc, #236]	; (8002c04 <UART_isr+0x144>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d169      	bne.n	8002bee <UART_isr+0x12e>
        	storeChar(c, _rx_buffer2); // Stock DATA in BUFFER
 8002b1a:	4b3b      	ldr	r3, [pc, #236]	; (8002c08 <UART_isr+0x148>)
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	7bfb      	ldrb	r3, [r7, #15]
 8002b20:	4611      	mov	r1, r2
 8002b22:	4618      	mov	r0, r3
 8002b24:	f7ff fd64 	bl	80025f0 <storeChar>
        return;
 8002b28:	e061      	b.n	8002bee <UART_isr+0x12e>
    }

    /* If INTERRUPTION is produced by TRANSMIT DATA REGISTER EMPTY */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET)){
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d05f      	beq.n	8002bf4 <UART_isr+0x134>
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d05a      	beq.n	8002bf4 <UART_isr+0x134>

    	if (huart == WiFi_UART){
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	4a2e      	ldr	r2, [pc, #184]	; (8002bfc <UART_isr+0x13c>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d127      	bne.n	8002b96 <UART_isr+0xd6>

    		if(tx_buffer1.head == tx_buffer1.tail){
 8002b46:	4b31      	ldr	r3, [pc, #196]	; (8002c0c <UART_isr+0x14c>)
 8002b48:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002b4c:	4b2f      	ldr	r3, [pc, #188]	; (8002c0c <UART_isr+0x14c>)
 8002b4e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d108      	bne.n	8002b68 <UART_isr+0xa8>

    			// Empty BUFFER, disable INTERRUPTION
    	        __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	68da      	ldr	r2, [r3, #12]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b64:	60da      	str	r2, [r3, #12]
        	     huart->Instance->DR = c;

        	}
        }

    	return;
 8002b66:	e044      	b.n	8002bf2 <UART_isr+0x132>
    			unsigned char c = tx_buffer1.buffer[tx_buffer1.tail];
 8002b68:	4b28      	ldr	r3, [pc, #160]	; (8002c0c <UART_isr+0x14c>)
 8002b6a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002b6e:	4a27      	ldr	r2, [pc, #156]	; (8002c0c <UART_isr+0x14c>)
 8002b70:	5cd3      	ldrb	r3, [r2, r3]
 8002b72:	737b      	strb	r3, [r7, #13]
    			tx_buffer1.tail = (tx_buffer1.tail + 1) % UART_BUFFER_SIZE;
 8002b74:	4b25      	ldr	r3, [pc, #148]	; (8002c0c <UART_isr+0x14c>)
 8002b76:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b80:	4a22      	ldr	r2, [pc, #136]	; (8002c0c <UART_isr+0x14c>)
 8002b82:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    			huart->Instance->SR;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
    			huart->Instance->DR = c;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	7b7a      	ldrb	r2, [r7, #13]
 8002b92:	605a      	str	r2, [r3, #4]
    	return;
 8002b94:	e02d      	b.n	8002bf2 <UART_isr+0x132>
    	else if (huart == PC_UART){
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4a1a      	ldr	r2, [pc, #104]	; (8002c04 <UART_isr+0x144>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d129      	bne.n	8002bf2 <UART_isr+0x132>
    		if(tx_buffer2.head == tx_buffer2.tail){
 8002b9e:	4b1c      	ldr	r3, [pc, #112]	; (8002c10 <UART_isr+0x150>)
 8002ba0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002ba4:	4b1a      	ldr	r3, [pc, #104]	; (8002c10 <UART_isr+0x150>)
 8002ba6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d108      	bne.n	8002bc0 <UART_isr+0x100>
        	    __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68da      	ldr	r2, [r3, #12]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002bbc:	60da      	str	r2, [r3, #12]
    	return;
 8002bbe:	e018      	b.n	8002bf2 <UART_isr+0x132>
        	    unsigned char c = tx_buffer2.buffer[tx_buffer2.tail];
 8002bc0:	4b13      	ldr	r3, [pc, #76]	; (8002c10 <UART_isr+0x150>)
 8002bc2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002bc6:	4a12      	ldr	r2, [pc, #72]	; (8002c10 <UART_isr+0x150>)
 8002bc8:	5cd3      	ldrb	r3, [r2, r3]
 8002bca:	73bb      	strb	r3, [r7, #14]
        	    tx_buffer2.tail = (tx_buffer2.tail + 1) % UART_BUFFER_SIZE;
 8002bcc:	4b10      	ldr	r3, [pc, #64]	; (8002c10 <UART_isr+0x150>)
 8002bce:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bd8:	4a0d      	ldr	r2, [pc, #52]	; (8002c10 <UART_isr+0x150>)
 8002bda:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
        	     huart->Instance->SR;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681b      	ldr	r3, [r3, #0]
        	     huart->Instance->DR = c;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	7bba      	ldrb	r2, [r7, #14]
 8002bea:	605a      	str	r2, [r3, #4]
    	return;
 8002bec:	e001      	b.n	8002bf2 <UART_isr+0x132>
        return;
 8002bee:	bf00      	nop
 8002bf0:	e000      	b.n	8002bf4 <UART_isr+0x134>
    	return;
 8002bf2:	bf00      	nop
    }
}
 8002bf4:	3718      	adds	r7, #24
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	20001078 	.word	0x20001078
 8002c00:	20000a70 	.word	0x20000a70
 8002c04:	20000fec 	.word	0x20000fec
 8002c08:	20000a78 	.word	0x20000a78
 8002c0c:	200002a8 	.word	0x200002a8
 8002c10:	200006b8 	.word	0x200006b8

08002c14 <draw_pixel>:

uint8_t gddram[4][128];


void draw_pixel(uint8_t x, uint8_t y, uint8_t color)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b085      	sub	sp, #20
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	71fb      	strb	r3, [r7, #7]
 8002c1e:	460b      	mov	r3, r1
 8002c20:	71bb      	strb	r3, [r7, #6]
 8002c22:	4613      	mov	r3, r2
 8002c24:	717b      	strb	r3, [r7, #5]
	if(x<128 && y<32)
 8002c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	db3b      	blt.n	8002ca6 <draw_pixel+0x92>
 8002c2e:	79bb      	ldrb	r3, [r7, #6]
 8002c30:	2b1f      	cmp	r3, #31
 8002c32:	d838      	bhi.n	8002ca6 <draw_pixel+0x92>
	{
		uint8_t pixel = 0x01;
 8002c34:	2301      	movs	r3, #1
 8002c36:	73fb      	strb	r3, [r7, #15]
		uint8_t line = y>>3;
 8002c38:	79bb      	ldrb	r3, [r7, #6]
 8002c3a:	08db      	lsrs	r3, r3, #3
 8002c3c:	73bb      	strb	r3, [r7, #14]
		uint8_t byte = pixel<<(y%8);
 8002c3e:	7bfa      	ldrb	r2, [r7, #15]
 8002c40:	79bb      	ldrb	r3, [r7, #6]
 8002c42:	f003 0307 	and.w	r3, r3, #7
 8002c46:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4a:	737b      	strb	r3, [r7, #13]
		if(color)
 8002c4c:	797b      	ldrb	r3, [r7, #5]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d012      	beq.n	8002c78 <draw_pixel+0x64>
			gddram[line][x] |= byte;
 8002c52:	7bba      	ldrb	r2, [r7, #14]
 8002c54:	79fb      	ldrb	r3, [r7, #7]
 8002c56:	4917      	ldr	r1, [pc, #92]	; (8002cb4 <draw_pixel+0xa0>)
 8002c58:	01d2      	lsls	r2, r2, #7
 8002c5a:	440a      	add	r2, r1
 8002c5c:	4413      	add	r3, r2
 8002c5e:	7818      	ldrb	r0, [r3, #0]
 8002c60:	7bba      	ldrb	r2, [r7, #14]
 8002c62:	79fb      	ldrb	r3, [r7, #7]
 8002c64:	7b79      	ldrb	r1, [r7, #13]
 8002c66:	4301      	orrs	r1, r0
 8002c68:	b2c8      	uxtb	r0, r1
 8002c6a:	4912      	ldr	r1, [pc, #72]	; (8002cb4 <draw_pixel+0xa0>)
 8002c6c:	01d2      	lsls	r2, r2, #7
 8002c6e:	440a      	add	r2, r1
 8002c70:	4413      	add	r3, r2
 8002c72:	4602      	mov	r2, r0
 8002c74:	701a      	strb	r2, [r3, #0]
		else
			gddram[line][x] &= ~byte;
	}
}
 8002c76:	e016      	b.n	8002ca6 <draw_pixel+0x92>
			gddram[line][x] &= ~byte;
 8002c78:	7bba      	ldrb	r2, [r7, #14]
 8002c7a:	79fb      	ldrb	r3, [r7, #7]
 8002c7c:	490d      	ldr	r1, [pc, #52]	; (8002cb4 <draw_pixel+0xa0>)
 8002c7e:	01d2      	lsls	r2, r2, #7
 8002c80:	440a      	add	r2, r1
 8002c82:	4413      	add	r3, r2
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	b25a      	sxtb	r2, r3
 8002c88:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002c8c:	43db      	mvns	r3, r3
 8002c8e:	b25b      	sxtb	r3, r3
 8002c90:	4013      	ands	r3, r2
 8002c92:	b259      	sxtb	r1, r3
 8002c94:	7bba      	ldrb	r2, [r7, #14]
 8002c96:	79fb      	ldrb	r3, [r7, #7]
 8002c98:	b2c8      	uxtb	r0, r1
 8002c9a:	4906      	ldr	r1, [pc, #24]	; (8002cb4 <draw_pixel+0xa0>)
 8002c9c:	01d2      	lsls	r2, r2, #7
 8002c9e:	440a      	add	r2, r1
 8002ca0:	4413      	add	r3, r2
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	701a      	strb	r2, [r3, #0]
}
 8002ca6:	bf00      	nop
 8002ca8:	3714      	adds	r7, #20
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	20000a7c 	.word	0x20000a7c

08002cb8 <invert_pixel>:
				draw_pixel(x*3+i,y*3+j,color);
	}
}

void invert_pixel(uint8_t x, uint8_t y)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b085      	sub	sp, #20
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	460a      	mov	r2, r1
 8002cc2:	71fb      	strb	r3, [r7, #7]
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	71bb      	strb	r3, [r7, #6]
	if(x<128 && y<32)
 8002cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	db24      	blt.n	8002d1a <invert_pixel+0x62>
 8002cd0:	79bb      	ldrb	r3, [r7, #6]
 8002cd2:	2b1f      	cmp	r3, #31
 8002cd4:	d821      	bhi.n	8002d1a <invert_pixel+0x62>
	{
		uint8_t pixel = 0x01;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	73fb      	strb	r3, [r7, #15]
		gddram[y>>3][x] ^= pixel<<(y%8);
 8002cda:	79bb      	ldrb	r3, [r7, #6]
 8002cdc:	08db      	lsrs	r3, r3, #3
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	461a      	mov	r2, r3
 8002ce2:	79fb      	ldrb	r3, [r7, #7]
 8002ce4:	4910      	ldr	r1, [pc, #64]	; (8002d28 <invert_pixel+0x70>)
 8002ce6:	01d2      	lsls	r2, r2, #7
 8002ce8:	440a      	add	r2, r1
 8002cea:	4413      	add	r3, r2
 8002cec:	781b      	ldrb	r3, [r3, #0]
 8002cee:	b25a      	sxtb	r2, r3
 8002cf0:	7bf9      	ldrb	r1, [r7, #15]
 8002cf2:	79bb      	ldrb	r3, [r7, #6]
 8002cf4:	f003 0307 	and.w	r3, r3, #7
 8002cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cfc:	b25b      	sxtb	r3, r3
 8002cfe:	4053      	eors	r3, r2
 8002d00:	b259      	sxtb	r1, r3
 8002d02:	79bb      	ldrb	r3, [r7, #6]
 8002d04:	08db      	lsrs	r3, r3, #3
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	461a      	mov	r2, r3
 8002d0a:	79fb      	ldrb	r3, [r7, #7]
 8002d0c:	b2c8      	uxtb	r0, r1
 8002d0e:	4906      	ldr	r1, [pc, #24]	; (8002d28 <invert_pixel+0x70>)
 8002d10:	01d2      	lsls	r2, r2, #7
 8002d12:	440a      	add	r2, r1
 8002d14:	4413      	add	r3, r2
 8002d16:	4602      	mov	r2, r0
 8002d18:	701a      	strb	r2, [r3, #0]
	}
}
 8002d1a:	bf00      	nop
 8002d1c:	3714      	adds	r7, #20
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr
 8002d26:	bf00      	nop
 8002d28:	20000a7c 	.word	0x20000a7c

08002d2c <clear>:
		for(j=y0;j<y1;j++)
			invert_pixel(i,j);
}

void clear(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for(i=0;i<4;i++)
 8002d32:	2300      	movs	r3, #0
 8002d34:	71fb      	strb	r3, [r7, #7]
 8002d36:	e014      	b.n	8002d62 <clear+0x36>
		for(j=0;j<128;j++)
 8002d38:	2300      	movs	r3, #0
 8002d3a:	71bb      	strb	r3, [r7, #6]
 8002d3c:	e00a      	b.n	8002d54 <clear+0x28>
			gddram[i][j]=0x00;
 8002d3e:	79fa      	ldrb	r2, [r7, #7]
 8002d40:	79bb      	ldrb	r3, [r7, #6]
 8002d42:	490d      	ldr	r1, [pc, #52]	; (8002d78 <clear+0x4c>)
 8002d44:	01d2      	lsls	r2, r2, #7
 8002d46:	440a      	add	r2, r1
 8002d48:	4413      	add	r3, r2
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	701a      	strb	r2, [r3, #0]
		for(j=0;j<128;j++)
 8002d4e:	79bb      	ldrb	r3, [r7, #6]
 8002d50:	3301      	adds	r3, #1
 8002d52:	71bb      	strb	r3, [r7, #6]
 8002d54:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	daf0      	bge.n	8002d3e <clear+0x12>
	for(i=0;i<4;i++)
 8002d5c:	79fb      	ldrb	r3, [r7, #7]
 8002d5e:	3301      	adds	r3, #1
 8002d60:	71fb      	strb	r3, [r7, #7]
 8002d62:	79fb      	ldrb	r3, [r7, #7]
 8002d64:	2b03      	cmp	r3, #3
 8002d66:	d9e7      	bls.n	8002d38 <clear+0xc>
}
 8002d68:	bf00      	nop
 8002d6a:	bf00      	nop
 8002d6c:	370c      	adds	r7, #12
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	20000a7c 	.word	0x20000a7c

08002d7c <line_v>:

void line_v(uint8_t y0, uint8_t y1, uint8_t x, uint8_t width, uint8_t mode)
{
 8002d7c:	b590      	push	{r4, r7, lr}
 8002d7e:	b087      	sub	sp, #28
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	4604      	mov	r4, r0
 8002d84:	4608      	mov	r0, r1
 8002d86:	4611      	mov	r1, r2
 8002d88:	461a      	mov	r2, r3
 8002d8a:	4623      	mov	r3, r4
 8002d8c:	71fb      	strb	r3, [r7, #7]
 8002d8e:	4603      	mov	r3, r0
 8002d90:	71bb      	strb	r3, [r7, #6]
 8002d92:	460b      	mov	r3, r1
 8002d94:	717b      	strb	r3, [r7, #5]
 8002d96:	4613      	mov	r3, r2
 8002d98:	713b      	strb	r3, [r7, #4]
	if(y0>y1)
 8002d9a:	79fa      	ldrb	r2, [r7, #7]
 8002d9c:	79bb      	ldrb	r3, [r7, #6]
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d905      	bls.n	8002dae <line_v+0x32>
	{
		uint8_t temp = y0;
 8002da2:	79fb      	ldrb	r3, [r7, #7]
 8002da4:	757b      	strb	r3, [r7, #21]
		y0 = y1;
 8002da6:	79bb      	ldrb	r3, [r7, #6]
 8002da8:	71fb      	strb	r3, [r7, #7]
		y1 = temp;
 8002daa:	7d7b      	ldrb	r3, [r7, #21]
 8002dac:	71bb      	strb	r3, [r7, #6]
	}
	uint8_t i,j;
	switch(mode)
 8002dae:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	f000 80ac 	beq.w	8002f10 <line_v+0x194>
 8002db8:	2b02      	cmp	r3, #2
 8002dba:	f300 80fb 	bgt.w	8002fb4 <line_v+0x238>
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d054      	beq.n	8002e6c <line_v+0xf0>
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	f040 80f6 	bne.w	8002fb4 <line_v+0x238>
	{
		case add :
			if(width%2)
 8002dc8:	793b      	ldrb	r3, [r7, #4]
 8002dca:	f003 0301 	and.w	r3, r3, #1
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d027      	beq.n	8002e24 <line_v+0xa8>
			{
				uint8_t start = x-(width-1)/2;
 8002dd4:	793b      	ldrb	r3, [r7, #4]
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	0fda      	lsrs	r2, r3, #31
 8002dda:	4413      	add	r3, r2
 8002ddc:	105b      	asrs	r3, r3, #1
 8002dde:	425b      	negs	r3, r3
 8002de0:	b2da      	uxtb	r2, r3
 8002de2:	797b      	ldrb	r3, [r7, #5]
 8002de4:	4413      	add	r3, r2
 8002de6:	747b      	strb	r3, [r7, #17]
				for(i=0;i<width;i++)
 8002de8:	2300      	movs	r3, #0
 8002dea:	75fb      	strb	r3, [r7, #23]
 8002dec:	e015      	b.n	8002e1a <line_v+0x9e>
					for(j=y0;j<y1;j++)
 8002dee:	79fb      	ldrb	r3, [r7, #7]
 8002df0:	75bb      	strb	r3, [r7, #22]
 8002df2:	e00b      	b.n	8002e0c <line_v+0x90>
						draw_pixel(start+i,j,1);
 8002df4:	7c7a      	ldrb	r2, [r7, #17]
 8002df6:	7dfb      	ldrb	r3, [r7, #23]
 8002df8:	4413      	add	r3, r2
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	7db9      	ldrb	r1, [r7, #22]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	4618      	mov	r0, r3
 8002e02:	f7ff ff07 	bl	8002c14 <draw_pixel>
					for(j=y0;j<y1;j++)
 8002e06:	7dbb      	ldrb	r3, [r7, #22]
 8002e08:	3301      	adds	r3, #1
 8002e0a:	75bb      	strb	r3, [r7, #22]
 8002e0c:	7dba      	ldrb	r2, [r7, #22]
 8002e0e:	79bb      	ldrb	r3, [r7, #6]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d3ef      	bcc.n	8002df4 <line_v+0x78>
				for(i=0;i<width;i++)
 8002e14:	7dfb      	ldrb	r3, [r7, #23]
 8002e16:	3301      	adds	r3, #1
 8002e18:	75fb      	strb	r3, [r7, #23]
 8002e1a:	7dfa      	ldrb	r2, [r7, #23]
 8002e1c:	793b      	ldrb	r3, [r7, #4]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d3e5      	bcc.n	8002dee <line_v+0x72>
				uint8_t start = x-width/2;
				for(i=0;i<width;i++)
					for(j=y0;j<y1;j++)
						draw_pixel(start+i,j,1);
			}
			break;
 8002e22:	e0c7      	b.n	8002fb4 <line_v+0x238>
				uint8_t start = x-width/2;
 8002e24:	793b      	ldrb	r3, [r7, #4]
 8002e26:	085b      	lsrs	r3, r3, #1
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	797a      	ldrb	r2, [r7, #5]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	74bb      	strb	r3, [r7, #18]
				for(i=0;i<width;i++)
 8002e30:	2300      	movs	r3, #0
 8002e32:	75fb      	strb	r3, [r7, #23]
 8002e34:	e015      	b.n	8002e62 <line_v+0xe6>
					for(j=y0;j<y1;j++)
 8002e36:	79fb      	ldrb	r3, [r7, #7]
 8002e38:	75bb      	strb	r3, [r7, #22]
 8002e3a:	e00b      	b.n	8002e54 <line_v+0xd8>
						draw_pixel(start+i,j,1);
 8002e3c:	7cba      	ldrb	r2, [r7, #18]
 8002e3e:	7dfb      	ldrb	r3, [r7, #23]
 8002e40:	4413      	add	r3, r2
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	7db9      	ldrb	r1, [r7, #22]
 8002e46:	2201      	movs	r2, #1
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7ff fee3 	bl	8002c14 <draw_pixel>
					for(j=y0;j<y1;j++)
 8002e4e:	7dbb      	ldrb	r3, [r7, #22]
 8002e50:	3301      	adds	r3, #1
 8002e52:	75bb      	strb	r3, [r7, #22]
 8002e54:	7dba      	ldrb	r2, [r7, #22]
 8002e56:	79bb      	ldrb	r3, [r7, #6]
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d3ef      	bcc.n	8002e3c <line_v+0xc0>
				for(i=0;i<width;i++)
 8002e5c:	7dfb      	ldrb	r3, [r7, #23]
 8002e5e:	3301      	adds	r3, #1
 8002e60:	75fb      	strb	r3, [r7, #23]
 8002e62:	7dfa      	ldrb	r2, [r7, #23]
 8002e64:	793b      	ldrb	r3, [r7, #4]
 8002e66:	429a      	cmp	r2, r3
 8002e68:	d3e5      	bcc.n	8002e36 <line_v+0xba>
			break;
 8002e6a:	e0a3      	b.n	8002fb4 <line_v+0x238>

		case erase :
			if(width%2)
 8002e6c:	793b      	ldrb	r3, [r7, #4]
 8002e6e:	f003 0301 	and.w	r3, r3, #1
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d027      	beq.n	8002ec8 <line_v+0x14c>
			{
				uint8_t start = x-(width-1)/2;
 8002e78:	793b      	ldrb	r3, [r7, #4]
 8002e7a:	3b01      	subs	r3, #1
 8002e7c:	0fda      	lsrs	r2, r3, #31
 8002e7e:	4413      	add	r3, r2
 8002e80:	105b      	asrs	r3, r3, #1
 8002e82:	425b      	negs	r3, r3
 8002e84:	b2da      	uxtb	r2, r3
 8002e86:	797b      	ldrb	r3, [r7, #5]
 8002e88:	4413      	add	r3, r2
 8002e8a:	73fb      	strb	r3, [r7, #15]
				for(i=0;i<width;i++)
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	75fb      	strb	r3, [r7, #23]
 8002e90:	e015      	b.n	8002ebe <line_v+0x142>
					for(j=y0;j<y1;j++)
 8002e92:	79fb      	ldrb	r3, [r7, #7]
 8002e94:	75bb      	strb	r3, [r7, #22]
 8002e96:	e00b      	b.n	8002eb0 <line_v+0x134>
						draw_pixel(start+i,j,0);
 8002e98:	7bfa      	ldrb	r2, [r7, #15]
 8002e9a:	7dfb      	ldrb	r3, [r7, #23]
 8002e9c:	4413      	add	r3, r2
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	7db9      	ldrb	r1, [r7, #22]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7ff feb5 	bl	8002c14 <draw_pixel>
					for(j=y0;j<y1;j++)
 8002eaa:	7dbb      	ldrb	r3, [r7, #22]
 8002eac:	3301      	adds	r3, #1
 8002eae:	75bb      	strb	r3, [r7, #22]
 8002eb0:	7dba      	ldrb	r2, [r7, #22]
 8002eb2:	79bb      	ldrb	r3, [r7, #6]
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d3ef      	bcc.n	8002e98 <line_v+0x11c>
				for(i=0;i<width;i++)
 8002eb8:	7dfb      	ldrb	r3, [r7, #23]
 8002eba:	3301      	adds	r3, #1
 8002ebc:	75fb      	strb	r3, [r7, #23]
 8002ebe:	7dfa      	ldrb	r2, [r7, #23]
 8002ec0:	793b      	ldrb	r3, [r7, #4]
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d3e5      	bcc.n	8002e92 <line_v+0x116>
				uint8_t start = x-width/2;
				for(i=0;i<width;i++)
					for(j=y0;j<y1;j++)
						draw_pixel(start+i,j,0);
			}
			break;
 8002ec6:	e075      	b.n	8002fb4 <line_v+0x238>
				uint8_t start = x-width/2;
 8002ec8:	793b      	ldrb	r3, [r7, #4]
 8002eca:	085b      	lsrs	r3, r3, #1
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	797a      	ldrb	r2, [r7, #5]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	743b      	strb	r3, [r7, #16]
				for(i=0;i<width;i++)
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	75fb      	strb	r3, [r7, #23]
 8002ed8:	e015      	b.n	8002f06 <line_v+0x18a>
					for(j=y0;j<y1;j++)
 8002eda:	79fb      	ldrb	r3, [r7, #7]
 8002edc:	75bb      	strb	r3, [r7, #22]
 8002ede:	e00b      	b.n	8002ef8 <line_v+0x17c>
						draw_pixel(start+i,j,0);
 8002ee0:	7c3a      	ldrb	r2, [r7, #16]
 8002ee2:	7dfb      	ldrb	r3, [r7, #23]
 8002ee4:	4413      	add	r3, r2
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	7db9      	ldrb	r1, [r7, #22]
 8002eea:	2200      	movs	r2, #0
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7ff fe91 	bl	8002c14 <draw_pixel>
					for(j=y0;j<y1;j++)
 8002ef2:	7dbb      	ldrb	r3, [r7, #22]
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	75bb      	strb	r3, [r7, #22]
 8002ef8:	7dba      	ldrb	r2, [r7, #22]
 8002efa:	79bb      	ldrb	r3, [r7, #6]
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d3ef      	bcc.n	8002ee0 <line_v+0x164>
				for(i=0;i<width;i++)
 8002f00:	7dfb      	ldrb	r3, [r7, #23]
 8002f02:	3301      	adds	r3, #1
 8002f04:	75fb      	strb	r3, [r7, #23]
 8002f06:	7dfa      	ldrb	r2, [r7, #23]
 8002f08:	793b      	ldrb	r3, [r7, #4]
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d3e5      	bcc.n	8002eda <line_v+0x15e>
			break;
 8002f0e:	e051      	b.n	8002fb4 <line_v+0x238>

		case invert :
			if(width%2)
 8002f10:	793b      	ldrb	r3, [r7, #4]
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d027      	beq.n	8002f6c <line_v+0x1f0>
			{
				uint8_t start = x-(width-1)/2;
 8002f1c:	793b      	ldrb	r3, [r7, #4]
 8002f1e:	3b01      	subs	r3, #1
 8002f20:	0fda      	lsrs	r2, r3, #31
 8002f22:	4413      	add	r3, r2
 8002f24:	105b      	asrs	r3, r3, #1
 8002f26:	425b      	negs	r3, r3
 8002f28:	b2da      	uxtb	r2, r3
 8002f2a:	797b      	ldrb	r3, [r7, #5]
 8002f2c:	4413      	add	r3, r2
 8002f2e:	74fb      	strb	r3, [r7, #19]
				for(i=0;i<width;i++)
 8002f30:	2300      	movs	r3, #0
 8002f32:	75fb      	strb	r3, [r7, #23]
 8002f34:	e015      	b.n	8002f62 <line_v+0x1e6>
					for(j=y0;j<y1;j++)
 8002f36:	79fb      	ldrb	r3, [r7, #7]
 8002f38:	75bb      	strb	r3, [r7, #22]
 8002f3a:	e00b      	b.n	8002f54 <line_v+0x1d8>
						invert_pixel(start+i,j);
 8002f3c:	7cfa      	ldrb	r2, [r7, #19]
 8002f3e:	7dfb      	ldrb	r3, [r7, #23]
 8002f40:	4413      	add	r3, r2
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	7dba      	ldrb	r2, [r7, #22]
 8002f46:	4611      	mov	r1, r2
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f7ff feb5 	bl	8002cb8 <invert_pixel>
					for(j=y0;j<y1;j++)
 8002f4e:	7dbb      	ldrb	r3, [r7, #22]
 8002f50:	3301      	adds	r3, #1
 8002f52:	75bb      	strb	r3, [r7, #22]
 8002f54:	7dba      	ldrb	r2, [r7, #22]
 8002f56:	79bb      	ldrb	r3, [r7, #6]
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d3ef      	bcc.n	8002f3c <line_v+0x1c0>
				for(i=0;i<width;i++)
 8002f5c:	7dfb      	ldrb	r3, [r7, #23]
 8002f5e:	3301      	adds	r3, #1
 8002f60:	75fb      	strb	r3, [r7, #23]
 8002f62:	7dfa      	ldrb	r2, [r7, #23]
 8002f64:	793b      	ldrb	r3, [r7, #4]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d3e5      	bcc.n	8002f36 <line_v+0x1ba>
				uint8_t start = x-width/2;
				for(i=0;i<width;i++)
					for(j=y0;j<y1;j++)
						invert_pixel(start+i,j);
			}
			break;
 8002f6a:	e022      	b.n	8002fb2 <line_v+0x236>
				uint8_t start = x-width/2;
 8002f6c:	793b      	ldrb	r3, [r7, #4]
 8002f6e:	085b      	lsrs	r3, r3, #1
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	797a      	ldrb	r2, [r7, #5]
 8002f74:	1ad3      	subs	r3, r2, r3
 8002f76:	753b      	strb	r3, [r7, #20]
				for(i=0;i<width;i++)
 8002f78:	2300      	movs	r3, #0
 8002f7a:	75fb      	strb	r3, [r7, #23]
 8002f7c:	e015      	b.n	8002faa <line_v+0x22e>
					for(j=y0;j<y1;j++)
 8002f7e:	79fb      	ldrb	r3, [r7, #7]
 8002f80:	75bb      	strb	r3, [r7, #22]
 8002f82:	e00b      	b.n	8002f9c <line_v+0x220>
						invert_pixel(start+i,j);
 8002f84:	7d3a      	ldrb	r2, [r7, #20]
 8002f86:	7dfb      	ldrb	r3, [r7, #23]
 8002f88:	4413      	add	r3, r2
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	7dba      	ldrb	r2, [r7, #22]
 8002f8e:	4611      	mov	r1, r2
 8002f90:	4618      	mov	r0, r3
 8002f92:	f7ff fe91 	bl	8002cb8 <invert_pixel>
					for(j=y0;j<y1;j++)
 8002f96:	7dbb      	ldrb	r3, [r7, #22]
 8002f98:	3301      	adds	r3, #1
 8002f9a:	75bb      	strb	r3, [r7, #22]
 8002f9c:	7dba      	ldrb	r2, [r7, #22]
 8002f9e:	79bb      	ldrb	r3, [r7, #6]
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d3ef      	bcc.n	8002f84 <line_v+0x208>
				for(i=0;i<width;i++)
 8002fa4:	7dfb      	ldrb	r3, [r7, #23]
 8002fa6:	3301      	adds	r3, #1
 8002fa8:	75fb      	strb	r3, [r7, #23]
 8002faa:	7dfa      	ldrb	r2, [r7, #23]
 8002fac:	793b      	ldrb	r3, [r7, #4]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d3e5      	bcc.n	8002f7e <line_v+0x202>
			break;
 8002fb2:	bf00      	nop
	}
}
 8002fb4:	bf00      	nop
 8002fb6:	371c      	adds	r7, #28
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd90      	pop	{r4, r7, pc}

08002fbc <line_h>:

void line_h(uint8_t x0, uint8_t x1, uint8_t y0, uint8_t width, uint8_t mode)
{
 8002fbc:	b590      	push	{r4, r7, lr}
 8002fbe:	b087      	sub	sp, #28
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	4604      	mov	r4, r0
 8002fc4:	4608      	mov	r0, r1
 8002fc6:	4611      	mov	r1, r2
 8002fc8:	461a      	mov	r2, r3
 8002fca:	4623      	mov	r3, r4
 8002fcc:	71fb      	strb	r3, [r7, #7]
 8002fce:	4603      	mov	r3, r0
 8002fd0:	71bb      	strb	r3, [r7, #6]
 8002fd2:	460b      	mov	r3, r1
 8002fd4:	717b      	strb	r3, [r7, #5]
 8002fd6:	4613      	mov	r3, r2
 8002fd8:	713b      	strb	r3, [r7, #4]
	if(x0>x1)
 8002fda:	79fa      	ldrb	r2, [r7, #7]
 8002fdc:	79bb      	ldrb	r3, [r7, #6]
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d905      	bls.n	8002fee <line_h+0x32>
	{
		uint8_t temp = x0;
 8002fe2:	79fb      	ldrb	r3, [r7, #7]
 8002fe4:	757b      	strb	r3, [r7, #21]
		x0 = x1;
 8002fe6:	79bb      	ldrb	r3, [r7, #6]
 8002fe8:	71fb      	strb	r3, [r7, #7]
		x1 = temp;
 8002fea:	7d7b      	ldrb	r3, [r7, #21]
 8002fec:	71bb      	strb	r3, [r7, #6]
	}
	uint8_t i,j;
	switch(mode)
 8002fee:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	f000 80ac 	beq.w	8003150 <line_h+0x194>
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	f300 80fb 	bgt.w	80031f4 <line_h+0x238>
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d054      	beq.n	80030ac <line_h+0xf0>
 8003002:	2b01      	cmp	r3, #1
 8003004:	f040 80f6 	bne.w	80031f4 <line_h+0x238>
	{
		case add :
			if(width%2)
 8003008:	793b      	ldrb	r3, [r7, #4]
 800300a:	f003 0301 	and.w	r3, r3, #1
 800300e:	b2db      	uxtb	r3, r3
 8003010:	2b00      	cmp	r3, #0
 8003012:	d027      	beq.n	8003064 <line_h+0xa8>
			{
				uint8_t start = y0-(width-1)/2;
 8003014:	793b      	ldrb	r3, [r7, #4]
 8003016:	3b01      	subs	r3, #1
 8003018:	0fda      	lsrs	r2, r3, #31
 800301a:	4413      	add	r3, r2
 800301c:	105b      	asrs	r3, r3, #1
 800301e:	425b      	negs	r3, r3
 8003020:	b2da      	uxtb	r2, r3
 8003022:	797b      	ldrb	r3, [r7, #5]
 8003024:	4413      	add	r3, r2
 8003026:	747b      	strb	r3, [r7, #17]
				for(i=0;i<width;i++)
 8003028:	2300      	movs	r3, #0
 800302a:	75fb      	strb	r3, [r7, #23]
 800302c:	e015      	b.n	800305a <line_h+0x9e>
					for(j=x0;j<=x1;j++)
 800302e:	79fb      	ldrb	r3, [r7, #7]
 8003030:	75bb      	strb	r3, [r7, #22]
 8003032:	e00b      	b.n	800304c <line_h+0x90>
						draw_pixel(j,start+i,1);
 8003034:	7c7a      	ldrb	r2, [r7, #17]
 8003036:	7dfb      	ldrb	r3, [r7, #23]
 8003038:	4413      	add	r3, r2
 800303a:	b2d9      	uxtb	r1, r3
 800303c:	7dbb      	ldrb	r3, [r7, #22]
 800303e:	2201      	movs	r2, #1
 8003040:	4618      	mov	r0, r3
 8003042:	f7ff fde7 	bl	8002c14 <draw_pixel>
					for(j=x0;j<=x1;j++)
 8003046:	7dbb      	ldrb	r3, [r7, #22]
 8003048:	3301      	adds	r3, #1
 800304a:	75bb      	strb	r3, [r7, #22]
 800304c:	7dba      	ldrb	r2, [r7, #22]
 800304e:	79bb      	ldrb	r3, [r7, #6]
 8003050:	429a      	cmp	r2, r3
 8003052:	d9ef      	bls.n	8003034 <line_h+0x78>
				for(i=0;i<width;i++)
 8003054:	7dfb      	ldrb	r3, [r7, #23]
 8003056:	3301      	adds	r3, #1
 8003058:	75fb      	strb	r3, [r7, #23]
 800305a:	7dfa      	ldrb	r2, [r7, #23]
 800305c:	793b      	ldrb	r3, [r7, #4]
 800305e:	429a      	cmp	r2, r3
 8003060:	d3e5      	bcc.n	800302e <line_h+0x72>
				uint8_t start = y0-width/2;
				for(i=0;i<width;i++)
					for(j=x0;j<=x1;j++)
						draw_pixel(j,start+i,1);
			}
			break;
 8003062:	e0c7      	b.n	80031f4 <line_h+0x238>
				uint8_t start = y0-width/2;
 8003064:	793b      	ldrb	r3, [r7, #4]
 8003066:	085b      	lsrs	r3, r3, #1
 8003068:	b2db      	uxtb	r3, r3
 800306a:	797a      	ldrb	r2, [r7, #5]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	74bb      	strb	r3, [r7, #18]
				for(i=0;i<width;i++)
 8003070:	2300      	movs	r3, #0
 8003072:	75fb      	strb	r3, [r7, #23]
 8003074:	e015      	b.n	80030a2 <line_h+0xe6>
					for(j=x0;j<=x1;j++)
 8003076:	79fb      	ldrb	r3, [r7, #7]
 8003078:	75bb      	strb	r3, [r7, #22]
 800307a:	e00b      	b.n	8003094 <line_h+0xd8>
						draw_pixel(j,start+i,1);
 800307c:	7cba      	ldrb	r2, [r7, #18]
 800307e:	7dfb      	ldrb	r3, [r7, #23]
 8003080:	4413      	add	r3, r2
 8003082:	b2d9      	uxtb	r1, r3
 8003084:	7dbb      	ldrb	r3, [r7, #22]
 8003086:	2201      	movs	r2, #1
 8003088:	4618      	mov	r0, r3
 800308a:	f7ff fdc3 	bl	8002c14 <draw_pixel>
					for(j=x0;j<=x1;j++)
 800308e:	7dbb      	ldrb	r3, [r7, #22]
 8003090:	3301      	adds	r3, #1
 8003092:	75bb      	strb	r3, [r7, #22]
 8003094:	7dba      	ldrb	r2, [r7, #22]
 8003096:	79bb      	ldrb	r3, [r7, #6]
 8003098:	429a      	cmp	r2, r3
 800309a:	d9ef      	bls.n	800307c <line_h+0xc0>
				for(i=0;i<width;i++)
 800309c:	7dfb      	ldrb	r3, [r7, #23]
 800309e:	3301      	adds	r3, #1
 80030a0:	75fb      	strb	r3, [r7, #23]
 80030a2:	7dfa      	ldrb	r2, [r7, #23]
 80030a4:	793b      	ldrb	r3, [r7, #4]
 80030a6:	429a      	cmp	r2, r3
 80030a8:	d3e5      	bcc.n	8003076 <line_h+0xba>
			break;
 80030aa:	e0a3      	b.n	80031f4 <line_h+0x238>

		case erase :
			if(width%2)
 80030ac:	793b      	ldrb	r3, [r7, #4]
 80030ae:	f003 0301 	and.w	r3, r3, #1
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d027      	beq.n	8003108 <line_h+0x14c>
			{
				uint8_t start = y0-(width-1)/2;
 80030b8:	793b      	ldrb	r3, [r7, #4]
 80030ba:	3b01      	subs	r3, #1
 80030bc:	0fda      	lsrs	r2, r3, #31
 80030be:	4413      	add	r3, r2
 80030c0:	105b      	asrs	r3, r3, #1
 80030c2:	425b      	negs	r3, r3
 80030c4:	b2da      	uxtb	r2, r3
 80030c6:	797b      	ldrb	r3, [r7, #5]
 80030c8:	4413      	add	r3, r2
 80030ca:	73fb      	strb	r3, [r7, #15]
				for(i=0;i<width;i++)
 80030cc:	2300      	movs	r3, #0
 80030ce:	75fb      	strb	r3, [r7, #23]
 80030d0:	e015      	b.n	80030fe <line_h+0x142>
					for(j=x0;j<=x1;j++)
 80030d2:	79fb      	ldrb	r3, [r7, #7]
 80030d4:	75bb      	strb	r3, [r7, #22]
 80030d6:	e00b      	b.n	80030f0 <line_h+0x134>
						draw_pixel(j,start+i,0);
 80030d8:	7bfa      	ldrb	r2, [r7, #15]
 80030da:	7dfb      	ldrb	r3, [r7, #23]
 80030dc:	4413      	add	r3, r2
 80030de:	b2d9      	uxtb	r1, r3
 80030e0:	7dbb      	ldrb	r3, [r7, #22]
 80030e2:	2200      	movs	r2, #0
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7ff fd95 	bl	8002c14 <draw_pixel>
					for(j=x0;j<=x1;j++)
 80030ea:	7dbb      	ldrb	r3, [r7, #22]
 80030ec:	3301      	adds	r3, #1
 80030ee:	75bb      	strb	r3, [r7, #22]
 80030f0:	7dba      	ldrb	r2, [r7, #22]
 80030f2:	79bb      	ldrb	r3, [r7, #6]
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d9ef      	bls.n	80030d8 <line_h+0x11c>
				for(i=0;i<width;i++)
 80030f8:	7dfb      	ldrb	r3, [r7, #23]
 80030fa:	3301      	adds	r3, #1
 80030fc:	75fb      	strb	r3, [r7, #23]
 80030fe:	7dfa      	ldrb	r2, [r7, #23]
 8003100:	793b      	ldrb	r3, [r7, #4]
 8003102:	429a      	cmp	r2, r3
 8003104:	d3e5      	bcc.n	80030d2 <line_h+0x116>
				uint8_t start = y0-width/2;
				for(i=0;i<width;i++)
					for(j=x0;j<=x1;j++)
						draw_pixel(j,start+i,0);
			}
			break;
 8003106:	e075      	b.n	80031f4 <line_h+0x238>
				uint8_t start = y0-width/2;
 8003108:	793b      	ldrb	r3, [r7, #4]
 800310a:	085b      	lsrs	r3, r3, #1
 800310c:	b2db      	uxtb	r3, r3
 800310e:	797a      	ldrb	r2, [r7, #5]
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	743b      	strb	r3, [r7, #16]
				for(i=0;i<width;i++)
 8003114:	2300      	movs	r3, #0
 8003116:	75fb      	strb	r3, [r7, #23]
 8003118:	e015      	b.n	8003146 <line_h+0x18a>
					for(j=x0;j<=x1;j++)
 800311a:	79fb      	ldrb	r3, [r7, #7]
 800311c:	75bb      	strb	r3, [r7, #22]
 800311e:	e00b      	b.n	8003138 <line_h+0x17c>
						draw_pixel(j,start+i,0);
 8003120:	7c3a      	ldrb	r2, [r7, #16]
 8003122:	7dfb      	ldrb	r3, [r7, #23]
 8003124:	4413      	add	r3, r2
 8003126:	b2d9      	uxtb	r1, r3
 8003128:	7dbb      	ldrb	r3, [r7, #22]
 800312a:	2200      	movs	r2, #0
 800312c:	4618      	mov	r0, r3
 800312e:	f7ff fd71 	bl	8002c14 <draw_pixel>
					for(j=x0;j<=x1;j++)
 8003132:	7dbb      	ldrb	r3, [r7, #22]
 8003134:	3301      	adds	r3, #1
 8003136:	75bb      	strb	r3, [r7, #22]
 8003138:	7dba      	ldrb	r2, [r7, #22]
 800313a:	79bb      	ldrb	r3, [r7, #6]
 800313c:	429a      	cmp	r2, r3
 800313e:	d9ef      	bls.n	8003120 <line_h+0x164>
				for(i=0;i<width;i++)
 8003140:	7dfb      	ldrb	r3, [r7, #23]
 8003142:	3301      	adds	r3, #1
 8003144:	75fb      	strb	r3, [r7, #23]
 8003146:	7dfa      	ldrb	r2, [r7, #23]
 8003148:	793b      	ldrb	r3, [r7, #4]
 800314a:	429a      	cmp	r2, r3
 800314c:	d3e5      	bcc.n	800311a <line_h+0x15e>
			break;
 800314e:	e051      	b.n	80031f4 <line_h+0x238>

		case invert :
			if(width%2)
 8003150:	793b      	ldrb	r3, [r7, #4]
 8003152:	f003 0301 	and.w	r3, r3, #1
 8003156:	b2db      	uxtb	r3, r3
 8003158:	2b00      	cmp	r3, #0
 800315a:	d027      	beq.n	80031ac <line_h+0x1f0>
			{
				uint8_t start = y0-(width-1)/2;
 800315c:	793b      	ldrb	r3, [r7, #4]
 800315e:	3b01      	subs	r3, #1
 8003160:	0fda      	lsrs	r2, r3, #31
 8003162:	4413      	add	r3, r2
 8003164:	105b      	asrs	r3, r3, #1
 8003166:	425b      	negs	r3, r3
 8003168:	b2da      	uxtb	r2, r3
 800316a:	797b      	ldrb	r3, [r7, #5]
 800316c:	4413      	add	r3, r2
 800316e:	74fb      	strb	r3, [r7, #19]
				for(i=0;i<width;i++)
 8003170:	2300      	movs	r3, #0
 8003172:	75fb      	strb	r3, [r7, #23]
 8003174:	e015      	b.n	80031a2 <line_h+0x1e6>
					for(j=x0;j<=x1;j++)
 8003176:	79fb      	ldrb	r3, [r7, #7]
 8003178:	75bb      	strb	r3, [r7, #22]
 800317a:	e00b      	b.n	8003194 <line_h+0x1d8>
						invert_pixel(j,start+i);
 800317c:	7cfa      	ldrb	r2, [r7, #19]
 800317e:	7dfb      	ldrb	r3, [r7, #23]
 8003180:	4413      	add	r3, r2
 8003182:	b2da      	uxtb	r2, r3
 8003184:	7dbb      	ldrb	r3, [r7, #22]
 8003186:	4611      	mov	r1, r2
 8003188:	4618      	mov	r0, r3
 800318a:	f7ff fd95 	bl	8002cb8 <invert_pixel>
					for(j=x0;j<=x1;j++)
 800318e:	7dbb      	ldrb	r3, [r7, #22]
 8003190:	3301      	adds	r3, #1
 8003192:	75bb      	strb	r3, [r7, #22]
 8003194:	7dba      	ldrb	r2, [r7, #22]
 8003196:	79bb      	ldrb	r3, [r7, #6]
 8003198:	429a      	cmp	r2, r3
 800319a:	d9ef      	bls.n	800317c <line_h+0x1c0>
				for(i=0;i<width;i++)
 800319c:	7dfb      	ldrb	r3, [r7, #23]
 800319e:	3301      	adds	r3, #1
 80031a0:	75fb      	strb	r3, [r7, #23]
 80031a2:	7dfa      	ldrb	r2, [r7, #23]
 80031a4:	793b      	ldrb	r3, [r7, #4]
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d3e5      	bcc.n	8003176 <line_h+0x1ba>
				uint8_t start = y0-width/2;
				for(i=0;i<width;i++)
					for(j=x0;j<=x1;j++)
						invert_pixel(j,start+i);
			}
			break;
 80031aa:	e022      	b.n	80031f2 <line_h+0x236>
				uint8_t start = y0-width/2;
 80031ac:	793b      	ldrb	r3, [r7, #4]
 80031ae:	085b      	lsrs	r3, r3, #1
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	797a      	ldrb	r2, [r7, #5]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	753b      	strb	r3, [r7, #20]
				for(i=0;i<width;i++)
 80031b8:	2300      	movs	r3, #0
 80031ba:	75fb      	strb	r3, [r7, #23]
 80031bc:	e015      	b.n	80031ea <line_h+0x22e>
					for(j=x0;j<=x1;j++)
 80031be:	79fb      	ldrb	r3, [r7, #7]
 80031c0:	75bb      	strb	r3, [r7, #22]
 80031c2:	e00b      	b.n	80031dc <line_h+0x220>
						invert_pixel(j,start+i);
 80031c4:	7d3a      	ldrb	r2, [r7, #20]
 80031c6:	7dfb      	ldrb	r3, [r7, #23]
 80031c8:	4413      	add	r3, r2
 80031ca:	b2da      	uxtb	r2, r3
 80031cc:	7dbb      	ldrb	r3, [r7, #22]
 80031ce:	4611      	mov	r1, r2
 80031d0:	4618      	mov	r0, r3
 80031d2:	f7ff fd71 	bl	8002cb8 <invert_pixel>
					for(j=x0;j<=x1;j++)
 80031d6:	7dbb      	ldrb	r3, [r7, #22]
 80031d8:	3301      	adds	r3, #1
 80031da:	75bb      	strb	r3, [r7, #22]
 80031dc:	7dba      	ldrb	r2, [r7, #22]
 80031de:	79bb      	ldrb	r3, [r7, #6]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d9ef      	bls.n	80031c4 <line_h+0x208>
				for(i=0;i<width;i++)
 80031e4:	7dfb      	ldrb	r3, [r7, #23]
 80031e6:	3301      	adds	r3, #1
 80031e8:	75fb      	strb	r3, [r7, #23]
 80031ea:	7dfa      	ldrb	r2, [r7, #23]
 80031ec:	793b      	ldrb	r3, [r7, #4]
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d3e5      	bcc.n	80031be <line_h+0x202>
			break;
 80031f2:	bf00      	nop

	}
}
 80031f4:	bf00      	nop
 80031f6:	371c      	adds	r7, #28
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd90      	pop	{r4, r7, pc}

080031fc <graphics_Glyph>:


void graphics_Glyph(unsigned char left, unsigned char top,
			   unsigned char width, unsigned char height,
			   const unsigned char *glyph, unsigned char store_width)
{
 80031fc:	b590      	push	{r4, r7, lr}
 80031fe:	b087      	sub	sp, #28
 8003200:	af00      	add	r7, sp, #0
 8003202:	4604      	mov	r4, r0
 8003204:	4608      	mov	r0, r1
 8003206:	4611      	mov	r1, r2
 8003208:	461a      	mov	r2, r3
 800320a:	4623      	mov	r3, r4
 800320c:	71fb      	strb	r3, [r7, #7]
 800320e:	4603      	mov	r3, r0
 8003210:	71bb      	strb	r3, [r7, #6]
 8003212:	460b      	mov	r3, r1
 8003214:	717b      	strb	r3, [r7, #5]
 8003216:	4613      	mov	r3, r2
 8003218:	713b      	strb	r3, [r7, #4]
	unsigned char x,b,glyph_idx, bitmask;
	int8_t y;
	const unsigned char *glyph_scan = glyph;
 800321a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800321c:	613b      	str	r3, [r7, #16]

	for (x=0; x<width; x++)
 800321e:	2300      	movs	r3, #0
 8003220:	75fb      	strb	r3, [r7, #23]
 8003222:	e04d      	b.n	80032c0 <graphics_Glyph+0xc4>
	{
		for (y=0; y<height; y++)
 8003224:	2300      	movs	r3, #0
 8003226:	75bb      	strb	r3, [r7, #22]
 8003228:	e042      	b.n	80032b0 <graphics_Glyph+0xb4>
		{
			glyph_idx = (x / 8) + y*store_width;
 800322a:	7dfb      	ldrb	r3, [r7, #23]
 800322c:	08db      	lsrs	r3, r3, #3
 800322e:	b2da      	uxtb	r2, r3
 8003230:	7dbb      	ldrb	r3, [r7, #22]
 8003232:	f897 102c 	ldrb.w	r1, [r7, #44]	; 0x2c
 8003236:	fb11 f303 	smulbb	r3, r1, r3
 800323a:	b2db      	uxtb	r3, r3
 800323c:	4413      	add	r3, r2
 800323e:	73fb      	strb	r3, [r7, #15]
			b = glyph_scan[glyph_idx];
 8003240:	7bfb      	ldrb	r3, [r7, #15]
 8003242:	693a      	ldr	r2, [r7, #16]
 8003244:	4413      	add	r3, r2
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	73bb      	strb	r3, [r7, #14]
			bitmask = 1<<(7-(x % 8));
 800324a:	7dfb      	ldrb	r3, [r7, #23]
 800324c:	43db      	mvns	r3, r3
 800324e:	f003 0307 	and.w	r3, r3, #7
 8003252:	2201      	movs	r2, #1
 8003254:	fa02 f303 	lsl.w	r3, r2, r3
 8003258:	737b      	strb	r3, [r7, #13]
			if (b & bitmask)
 800325a:	7bba      	ldrb	r2, [r7, #14]
 800325c:	7b7b      	ldrb	r3, [r7, #13]
 800325e:	4013      	ands	r3, r2
 8003260:	b2db      	uxtb	r3, r3
 8003262:	2b00      	cmp	r3, #0
 8003264:	d00f      	beq.n	8003286 <graphics_Glyph+0x8a>
				draw_pixel(left-width+x,top+y,1);
 8003266:	79fa      	ldrb	r2, [r7, #7]
 8003268:	797b      	ldrb	r3, [r7, #5]
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	b2da      	uxtb	r2, r3
 800326e:	7dfb      	ldrb	r3, [r7, #23]
 8003270:	4413      	add	r3, r2
 8003272:	b2d8      	uxtb	r0, r3
 8003274:	7dba      	ldrb	r2, [r7, #22]
 8003276:	79bb      	ldrb	r3, [r7, #6]
 8003278:	4413      	add	r3, r2
 800327a:	b2db      	uxtb	r3, r3
 800327c:	2201      	movs	r2, #1
 800327e:	4619      	mov	r1, r3
 8003280:	f7ff fcc8 	bl	8002c14 <draw_pixel>
 8003284:	e00e      	b.n	80032a4 <graphics_Glyph+0xa8>
			else
				draw_pixel(left-width+x,top+y,0);
 8003286:	79fa      	ldrb	r2, [r7, #7]
 8003288:	797b      	ldrb	r3, [r7, #5]
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	b2da      	uxtb	r2, r3
 800328e:	7dfb      	ldrb	r3, [r7, #23]
 8003290:	4413      	add	r3, r2
 8003292:	b2d8      	uxtb	r0, r3
 8003294:	7dba      	ldrb	r2, [r7, #22]
 8003296:	79bb      	ldrb	r3, [r7, #6]
 8003298:	4413      	add	r3, r2
 800329a:	b2db      	uxtb	r3, r3
 800329c:	2200      	movs	r2, #0
 800329e:	4619      	mov	r1, r3
 80032a0:	f7ff fcb8 	bl	8002c14 <draw_pixel>
		for (y=0; y<height; y++)
 80032a4:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	3301      	adds	r3, #1
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	75bb      	strb	r3, [r7, #22]
 80032b0:	f997 2016 	ldrsb.w	r2, [r7, #22]
 80032b4:	793b      	ldrb	r3, [r7, #4]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	dbb7      	blt.n	800322a <graphics_Glyph+0x2e>
	for (x=0; x<width; x++)
 80032ba:	7dfb      	ldrb	r3, [r7, #23]
 80032bc:	3301      	adds	r3, #1
 80032be:	75fb      	strb	r3, [r7, #23]
 80032c0:	7dfa      	ldrb	r2, [r7, #23]
 80032c2:	797b      	ldrb	r3, [r7, #5]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d3ad      	bcc.n	8003224 <graphics_Glyph+0x28>
		}
	}
}
 80032c8:	bf00      	nop
 80032ca:	bf00      	nop
 80032cc:	371c      	adds	r7, #28
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd90      	pop	{r4, r7, pc}
	...

080032d4 <graphics_text>:

void graphics_text(unsigned char left, unsigned char top, unsigned char font, char *str)
{
 80032d4:	b590      	push	{r4, r7, lr}
 80032d6:	b089      	sub	sp, #36	; 0x24
 80032d8:	af02      	add	r7, sp, #8
 80032da:	603b      	str	r3, [r7, #0]
 80032dc:	4603      	mov	r3, r0
 80032de:	71fb      	strb	r3, [r7, #7]
 80032e0:	460b      	mov	r3, r1
 80032e2:	71bb      	strb	r3, [r7, #6]
 80032e4:	4613      	mov	r3, r2
 80032e6:	717b      	strb	r3, [r7, #5]
	unsigned char x = left;
 80032e8:	79fb      	ldrb	r3, [r7, #7]
 80032ea:	75fb      	strb	r3, [r7, #23]
 	unsigned char width;
	unsigned char height;
	unsigned char store_width;
	const unsigned char *glyph_ptr;

  while(*str != 0x00)
 80032ec:	e081      	b.n	80033f2 <graphics_text+0x11e>
  {

		glyph = (unsigned char)*str;
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	781b      	ldrb	r3, [r3, #0]
 80032f2:	75bb      	strb	r3, [r7, #22]

		/* check to make sure the symbol is a legal one */
		/* if not then just replace it with the default character */
		if((glyph < fonts[font].glyph_beg) || (glyph > fonts[font].glyph_end))
 80032f4:	797a      	ldrb	r2, [r7, #5]
 80032f6:	4944      	ldr	r1, [pc, #272]	; (8003408 <graphics_text+0x134>)
 80032f8:	4613      	mov	r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	4413      	add	r3, r2
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	440b      	add	r3, r1
 8003302:	3310      	adds	r3, #16
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	7dba      	ldrb	r2, [r7, #22]
 8003308:	429a      	cmp	r2, r3
 800330a:	d30b      	bcc.n	8003324 <graphics_text+0x50>
 800330c:	797a      	ldrb	r2, [r7, #5]
 800330e:	493e      	ldr	r1, [pc, #248]	; (8003408 <graphics_text+0x134>)
 8003310:	4613      	mov	r3, r2
 8003312:	009b      	lsls	r3, r3, #2
 8003314:	4413      	add	r3, r2
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	440b      	add	r3, r1
 800331a:	3311      	adds	r3, #17
 800331c:	781b      	ldrb	r3, [r3, #0]
 800331e:	7dba      	ldrb	r2, [r7, #22]
 8003320:	429a      	cmp	r2, r3
 8003322:	d909      	bls.n	8003338 <graphics_text+0x64>
		{
			glyph = fonts[font].glyph_def;
 8003324:	797a      	ldrb	r2, [r7, #5]
 8003326:	4938      	ldr	r1, [pc, #224]	; (8003408 <graphics_text+0x134>)
 8003328:	4613      	mov	r3, r2
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	4413      	add	r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	440b      	add	r3, r1
 8003332:	3312      	adds	r3, #18
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	75bb      	strb	r3, [r7, #22]
		}


		/* make zero based index into the font data arrays */
		glyph -= fonts[font].glyph_beg;
 8003338:	797a      	ldrb	r2, [r7, #5]
 800333a:	4933      	ldr	r1, [pc, #204]	; (8003408 <graphics_text+0x134>)
 800333c:	4613      	mov	r3, r2
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	4413      	add	r3, r2
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	440b      	add	r3, r1
 8003346:	3310      	adds	r3, #16
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	7dba      	ldrb	r2, [r7, #22]
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	75bb      	strb	r3, [r7, #22]
		width = fonts[font].fixed_width;	/* check if it is a fixed width */
 8003350:	797a      	ldrb	r2, [r7, #5]
 8003352:	492d      	ldr	r1, [pc, #180]	; (8003408 <graphics_text+0x134>)
 8003354:	4613      	mov	r3, r2
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	4413      	add	r3, r2
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	440b      	add	r3, r1
 800335e:	3308      	adds	r3, #8
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	757b      	strb	r3, [r7, #21]
		if(width == 0)
 8003364:	7d7b      	ldrb	r3, [r7, #21]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d10c      	bne.n	8003384 <graphics_text+0xb0>
		{
			width=fonts[font].width_table[glyph];	/* get the variable width instead */
 800336a:	797a      	ldrb	r2, [r7, #5]
 800336c:	4926      	ldr	r1, [pc, #152]	; (8003408 <graphics_text+0x134>)
 800336e:	4613      	mov	r3, r2
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	4413      	add	r3, r2
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	440b      	add	r3, r1
 8003378:	330c      	adds	r3, #12
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	7dbb      	ldrb	r3, [r7, #22]
 800337e:	4413      	add	r3, r2
 8003380:	781b      	ldrb	r3, [r3, #0]
 8003382:	757b      	strb	r3, [r7, #21]
		}

		height = fonts[font].glyph_height;
 8003384:	797a      	ldrb	r2, [r7, #5]
 8003386:	4920      	ldr	r1, [pc, #128]	; (8003408 <graphics_text+0x134>)
 8003388:	4613      	mov	r3, r2
 800338a:	009b      	lsls	r3, r3, #2
 800338c:	4413      	add	r3, r2
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	440b      	add	r3, r1
 8003392:	3301      	adds	r3, #1
 8003394:	781b      	ldrb	r3, [r3, #0]
 8003396:	753b      	strb	r3, [r7, #20]
		store_width = fonts[font].store_width;
 8003398:	797a      	ldrb	r2, [r7, #5]
 800339a:	491b      	ldr	r1, [pc, #108]	; (8003408 <graphics_text+0x134>)
 800339c:	4613      	mov	r3, r2
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	4413      	add	r3, r2
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	440b      	add	r3, r1
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	74fb      	strb	r3, [r7, #19]

		glyph_ptr = fonts[font].glyph_table + ((unsigned int)glyph * (unsigned int)store_width * (unsigned int)height);
 80033aa:	797a      	ldrb	r2, [r7, #5]
 80033ac:	4916      	ldr	r1, [pc, #88]	; (8003408 <graphics_text+0x134>)
 80033ae:	4613      	mov	r3, r2
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	4413      	add	r3, r2
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	440b      	add	r3, r1
 80033b8:	3304      	adds	r3, #4
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	7dbb      	ldrb	r3, [r7, #22]
 80033be:	7cf9      	ldrb	r1, [r7, #19]
 80033c0:	fb01 f303 	mul.w	r3, r1, r3
 80033c4:	7d39      	ldrb	r1, [r7, #20]
 80033c6:	fb01 f303 	mul.w	r3, r1, r3
 80033ca:	4413      	add	r3, r2
 80033cc:	60fb      	str	r3, [r7, #12]


		x+=width;
 80033ce:	7dfa      	ldrb	r2, [r7, #23]
 80033d0:	7d7b      	ldrb	r3, [r7, #21]
 80033d2:	4413      	add	r3, r2
 80033d4:	75fb      	strb	r3, [r7, #23]
		graphics_Glyph(x,top,width,height,glyph_ptr,store_width);  /* plug symbol into buffer */
 80033d6:	7d3c      	ldrb	r4, [r7, #20]
 80033d8:	7d7a      	ldrb	r2, [r7, #21]
 80033da:	79b9      	ldrb	r1, [r7, #6]
 80033dc:	7df8      	ldrb	r0, [r7, #23]
 80033de:	7cfb      	ldrb	r3, [r7, #19]
 80033e0:	9301      	str	r3, [sp, #4]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	9300      	str	r3, [sp, #0]
 80033e6:	4623      	mov	r3, r4
 80033e8:	f7ff ff08 	bl	80031fc <graphics_Glyph>
		str++;								/* point to next character in string */
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	3301      	adds	r3, #1
 80033f0:	603b      	str	r3, [r7, #0]
  while(*str != 0x00)
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	f47f af79 	bne.w	80032ee <graphics_text+0x1a>
	}

}
 80033fc:	bf00      	nop
 80033fe:	bf00      	nop
 8003400:	371c      	adds	r7, #28
 8003402:	46bd      	mov	sp, r7
 8003404:	bd90      	pop	{r4, r7, pc}
 8003406:	bf00      	nop
 8003408:	0800ab7c 	.word	0x0800ab7c

0800340c <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
 8003412:	4603      	mov	r3, r0
 8003414:	80fb      	strh	r3, [r7, #6]

    if (GPIO_Pin==S_In_Pin)
 8003416:	88fb      	ldrh	r3, [r7, #6]
 8003418:	2b08      	cmp	r3, #8
 800341a:	d102      	bne.n	8003422 <HAL_GPIO_EXTI_Callback+0x16>
    {
        inside = 1;
 800341c:	4b07      	ldr	r3, [pc, #28]	; (800343c <HAL_GPIO_EXTI_Callback+0x30>)
 800341e:	2201      	movs	r2, #1
 8003420:	601a      	str	r2, [r3, #0]
    }
    if (GPIO_Pin==S_Out_Pin)
 8003422:	88fb      	ldrh	r3, [r7, #6]
 8003424:	2b02      	cmp	r3, #2
 8003426:	d102      	bne.n	800342e <HAL_GPIO_EXTI_Callback+0x22>
    {
        outside = 1;
 8003428:	4b05      	ldr	r3, [pc, #20]	; (8003440 <HAL_GPIO_EXTI_Callback+0x34>)
 800342a:	2201      	movs	r2, #1
 800342c:	601a      	str	r2, [r3, #0]
    }
}
 800342e:	bf00      	nop
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop
 800343c:	200008c0 	.word	0x200008c0
 8003440:	200008c4 	.word	0x200008c4

08003444 <debouncer>:

int debouncer(volatile int* button_int, GPIO_TypeDef* GPIO_port, uint16_t GPIO_number){ // Bounce Control
 8003444:	b580      	push	{r7, lr}
 8003446:	b084      	sub	sp, #16
 8003448:	af00      	add	r7, sp, #0
 800344a:	60f8      	str	r0, [r7, #12]
 800344c:	60b9      	str	r1, [r7, #8]
 800344e:	4613      	mov	r3, r2
 8003450:	80fb      	strh	r3, [r7, #6]

	static uint8_t button_count=0;
	static int counter=0;

	if (*button_int==1)
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2b01      	cmp	r3, #1
 8003458:	d13b      	bne.n	80034d2 <debouncer+0x8e>
	{
		if (button_count==0)
 800345a:	4b20      	ldr	r3, [pc, #128]	; (80034dc <debouncer+0x98>)
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d10b      	bne.n	800347a <debouncer+0x36>
		{
			counter=HAL_GetTick();
 8003462:	f002 fa73 	bl	800594c <HAL_GetTick>
 8003466:	4603      	mov	r3, r0
 8003468:	461a      	mov	r2, r3
 800346a:	4b1d      	ldr	r3, [pc, #116]	; (80034e0 <debouncer+0x9c>)
 800346c:	601a      	str	r2, [r3, #0]
			button_count++;
 800346e:	4b1b      	ldr	r3, [pc, #108]	; (80034dc <debouncer+0x98>)
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	3301      	adds	r3, #1
 8003474:	b2da      	uxtb	r2, r3
 8003476:	4b19      	ldr	r3, [pc, #100]	; (80034dc <debouncer+0x98>)
 8003478:	701a      	strb	r2, [r3, #0]
		}
		if (HAL_GetTick()-counter>=20)
 800347a:	f002 fa67 	bl	800594c <HAL_GetTick>
 800347e:	4603      	mov	r3, r0
 8003480:	4a17      	ldr	r2, [pc, #92]	; (80034e0 <debouncer+0x9c>)
 8003482:	6812      	ldr	r2, [r2, #0]
 8003484:	1a9b      	subs	r3, r3, r2
 8003486:	2b13      	cmp	r3, #19
 8003488:	d923      	bls.n	80034d2 <debouncer+0x8e>
		{
			counter=HAL_GetTick();
 800348a:	f002 fa5f 	bl	800594c <HAL_GetTick>
 800348e:	4603      	mov	r3, r0
 8003490:	461a      	mov	r2, r3
 8003492:	4b13      	ldr	r3, [pc, #76]	; (80034e0 <debouncer+0x9c>)
 8003494:	601a      	str	r2, [r3, #0]
			if (HAL_GPIO_ReadPin(GPIO_port, GPIO_number)!=1)
 8003496:	88fb      	ldrh	r3, [r7, #6]
 8003498:	4619      	mov	r1, r3
 800349a:	68b8      	ldr	r0, [r7, #8]
 800349c:	f003 f992 	bl	80067c4 <HAL_GPIO_ReadPin>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d003      	beq.n	80034ae <debouncer+0x6a>
			{
				button_count=1;
 80034a6:	4b0d      	ldr	r3, [pc, #52]	; (80034dc <debouncer+0x98>)
 80034a8:	2201      	movs	r2, #1
 80034aa:	701a      	strb	r2, [r3, #0]
 80034ac:	e005      	b.n	80034ba <debouncer+0x76>
			}
			else
			{
				button_count++;
 80034ae:	4b0b      	ldr	r3, [pc, #44]	; (80034dc <debouncer+0x98>)
 80034b0:	781b      	ldrb	r3, [r3, #0]
 80034b2:	3301      	adds	r3, #1
 80034b4:	b2da      	uxtb	r2, r3
 80034b6:	4b09      	ldr	r3, [pc, #36]	; (80034dc <debouncer+0x98>)
 80034b8:	701a      	strb	r2, [r3, #0]
			}
			if (button_count==4 ) // Debounce Period
 80034ba:	4b08      	ldr	r3, [pc, #32]	; (80034dc <debouncer+0x98>)
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	2b04      	cmp	r3, #4
 80034c0:	d107      	bne.n	80034d2 <debouncer+0x8e>
			{
				button_count=0;
 80034c2:	4b06      	ldr	r3, [pc, #24]	; (80034dc <debouncer+0x98>)
 80034c4:	2200      	movs	r2, #0
 80034c6:	701a      	strb	r2, [r3, #0]
				*button_int=0;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2200      	movs	r2, #0
 80034cc:	601a      	str	r2, [r3, #0]
				return 1;
 80034ce:	2301      	movs	r3, #1
 80034d0:	e000      	b.n	80034d4 <debouncer+0x90>
			}
		}
	}
	return 0;
 80034d2:	2300      	movs	r3, #0
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	3710      	adds	r7, #16
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	20000908 	.word	0x20000908
 80034e0:	2000090c 	.word	0x2000090c

080034e4 <delay>:


/*----------- Delay (ms) -----------*/
void delay(uint16_t time){
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	4603      	mov	r3, r0
 80034ec:	80fb      	strh	r3, [r7, #6]

	__HAL_TIM_SET_COUNTER(&htim6,0);
 80034ee:	4b09      	ldr	r3, [pc, #36]	; (8003514 <delay+0x30>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	2200      	movs	r2, #0
 80034f4:	625a      	str	r2, [r3, #36]	; 0x24
	while((__HAL_TIM_GET_COUNTER(&htim6))<time);
 80034f6:	bf00      	nop
 80034f8:	4b06      	ldr	r3, [pc, #24]	; (8003514 <delay+0x30>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80034fe:	88fb      	ldrh	r3, [r7, #6]
 8003500:	429a      	cmp	r2, r3
 8003502:	d3f9      	bcc.n	80034f8 <delay+0x14>
}
 8003504:	bf00      	nop
 8003506:	bf00      	nop
 8003508:	370c      	adds	r7, #12
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	20000f14 	.word	0x20000f14

08003518 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003518:	b5b0      	push	{r4, r5, r7, lr}
 800351a:	b098      	sub	sp, #96	; 0x60
 800351c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800351e:	f002 f9af 	bl	8005880 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003522:	f000 fd5b 	bl	8003fdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003526:	f001 fae5 	bl	8004af4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800352a:	f001 fa65 	bl	80049f8 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 800352e:	f001 fab7 	bl	8004aa0 <MX_USART6_UART_Init>
  MX_TIM5_Init();
 8003532:	f001 f929 	bl	8004788 <MX_TIM5_Init>
  MX_TIM1_Init();
 8003536:	f000 fedf 	bl	80042f8 <MX_TIM1_Init>
  MX_TIM4_Init();
 800353a:	f001 f8af 	bl	800469c <MX_TIM4_Init>
  MX_TIM2_Init();
 800353e:	f000 ff93 	bl	8004468 <MX_TIM2_Init>
  MX_TIM3_Init();
 8003542:	f001 f81d 	bl	8004580 <MX_TIM3_Init>
  MX_TIM8_Init();
 8003546:	f001 f9a3 	bl	8004890 <MX_TIM8_Init>
  MX_TIM9_Init();
 800354a:	f001 f9f1 	bl	8004930 <MX_TIM9_Init>
  MX_TIM6_Init();
 800354e:	f001 f969 	bl	8004824 <MX_TIM6_Init>
  MX_ADC1_Init();
 8003552:	f000 fdad 	bl	80040b0 <MX_ADC1_Init>
  MX_ADC2_Init();
 8003556:	f000 fdfd 	bl	8004154 <MX_ADC2_Init>
  MX_ADC3_Init();
 800355a:	f000 fe4d 	bl	80041f8 <MX_ADC3_Init>
  MX_USART3_UART_Init();
 800355e:	f001 fa75 	bl	8004a4c <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8003562:	f000 fe9b 	bl	800429c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  // RGB Gaming LED
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003566:	2100      	movs	r1, #0
 8003568:	484a      	ldr	r0, [pc, #296]	; (8003694 <main+0x17c>)
 800356a:	f004 fb47 	bl	8007bfc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800356e:	2104      	movs	r1, #4
 8003570:	4848      	ldr	r0, [pc, #288]	; (8003694 <main+0x17c>)
 8003572:	f004 fb43 	bl	8007bfc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8003576:	2108      	movs	r1, #8
 8003578:	4846      	ldr	r0, [pc, #280]	; (8003694 <main+0x17c>)
 800357a:	f004 fb3f 	bl	8007bfc <HAL_TIM_PWM_Start>

  // Parcel Servo
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800357e:	2100      	movs	r1, #0
 8003580:	4845      	ldr	r0, [pc, #276]	; (8003698 <main+0x180>)
 8003582:	f004 fb3b 	bl	8007bfc <HAL_TIM_PWM_Start>

  // Garage Servo
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8003586:	2104      	movs	r1, #4
 8003588:	4843      	ldr	r0, [pc, #268]	; (8003698 <main+0x180>)
 800358a:	f004 fb37 	bl	8007bfc <HAL_TIM_PWM_Start>

  // Awning Servo
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800358e:	2108      	movs	r1, #8
 8003590:	4841      	ldr	r0, [pc, #260]	; (8003698 <main+0x180>)
 8003592:	f004 fb33 	bl	8007bfc <HAL_TIM_PWM_Start>

  // Living Room Servo
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8003596:	210c      	movs	r1, #12
 8003598:	4840      	ldr	r0, [pc, #256]	; (800369c <main+0x184>)
 800359a:	f004 fb2f 	bl	8007bfc <HAL_TIM_PWM_Start>

  // Bedroom Servo
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800359e:	2104      	movs	r1, #4
 80035a0:	483e      	ldr	r0, [pc, #248]	; (800369c <main+0x184>)
 80035a2:	f004 fb2b 	bl	8007bfc <HAL_TIM_PWM_Start>

  // Office Servo
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80035a6:	2108      	movs	r1, #8
 80035a8:	483c      	ldr	r0, [pc, #240]	; (800369c <main+0x184>)
 80035aa:	f004 fb27 	bl	8007bfc <HAL_TIM_PWM_Start>

  // Living Room DC Motor
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 80035ae:	2100      	movs	r1, #0
 80035b0:	483b      	ldr	r0, [pc, #236]	; (80036a0 <main+0x188>)
 80035b2:	f004 fb23 	bl	8007bfc <HAL_TIM_PWM_Start>

  // Buzzer
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80035b6:	2100      	movs	r1, #0
 80035b8:	483a      	ldr	r0, [pc, #232]	; (80036a4 <main+0x18c>)
 80035ba:	f004 fb1f 	bl	8007bfc <HAL_TIM_PWM_Start>

  /*----------- DHT22 Sensor-----------*/
  HAL_TIM_Base_Start(&htim6);
 80035be:	483a      	ldr	r0, [pc, #232]	; (80036a8 <main+0x190>)
 80035c0:	f004 fa5a 	bl	8007a78 <HAL_TIM_Base_Start>

  /*----------- LDR & HW390 & Rain Initialization  -----------*/
  HAL_ADC_Start(&hadc1); // LDR
 80035c4:	4839      	ldr	r0, [pc, #228]	; (80036ac <main+0x194>)
 80035c6:	f002 fa35 	bl	8005a34 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2); // HW-390
 80035ca:	4839      	ldr	r0, [pc, #228]	; (80036b0 <main+0x198>)
 80035cc:	f002 fa32 	bl	8005a34 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3); // Rain
 80035d0:	4838      	ldr	r0, [pc, #224]	; (80036b4 <main+0x19c>)
 80035d2:	f002 fa2f 	bl	8005a34 <HAL_ADC_Start>

  //__HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
  ESP_Init("iPhone Carmela","pistacho");
 80035d6:	4938      	ldr	r1, [pc, #224]	; (80036b8 <main+0x1a0>)
 80035d8:	4838      	ldr	r0, [pc, #224]	; (80036bc <main+0x1a4>)
 80035da:	f7fd fdbd 	bl	8001158 <ESP_Init>

  // OLED Thermostat
  oled_init(); // Initialize OLED
 80035de:	f001 fc29 	bl	8004e34 <oled_init>

  // Frame
  line_h(0, 127, 1, 2, 1);
 80035e2:	2301      	movs	r3, #1
 80035e4:	9300      	str	r3, [sp, #0]
 80035e6:	2302      	movs	r3, #2
 80035e8:	2201      	movs	r2, #1
 80035ea:	217f      	movs	r1, #127	; 0x7f
 80035ec:	2000      	movs	r0, #0
 80035ee:	f7ff fce5 	bl	8002fbc <line_h>
  line_h(0, 127, 30, 2, 1);
 80035f2:	2301      	movs	r3, #1
 80035f4:	9300      	str	r3, [sp, #0]
 80035f6:	2302      	movs	r3, #2
 80035f8:	221e      	movs	r2, #30
 80035fa:	217f      	movs	r1, #127	; 0x7f
 80035fc:	2000      	movs	r0, #0
 80035fe:	f7ff fcdd 	bl	8002fbc <line_h>
  line_v(0, 31, 1, 2, 1);
 8003602:	2301      	movs	r3, #1
 8003604:	9300      	str	r3, [sp, #0]
 8003606:	2302      	movs	r3, #2
 8003608:	2201      	movs	r2, #1
 800360a:	211f      	movs	r1, #31
 800360c:	2000      	movs	r0, #0
 800360e:	f7ff fbb5 	bl	8002d7c <line_v>
  line_v(0, 31, 127, 2, 1);
 8003612:	2301      	movs	r3, #1
 8003614:	9300      	str	r3, [sp, #0]
 8003616:	2302      	movs	r3, #2
 8003618:	227f      	movs	r2, #127	; 0x7f
 800361a:	211f      	movs	r1, #31
 800361c:	2000      	movs	r0, #0
 800361e:	f7ff fbad 	bl	8002d7c <line_v>

  // Line
  line_h(5, 122, 15, 1, 1);
 8003622:	2301      	movs	r3, #1
 8003624:	9300      	str	r3, [sp, #0]
 8003626:	2301      	movs	r3, #1
 8003628:	220f      	movs	r2, #15
 800362a:	217a      	movs	r1, #122	; 0x7a
 800362c:	2005      	movs	r0, #5
 800362e:	f7ff fcc5 	bl	8002fbc <line_h>

  graphics_text(7, 5, FONT_SEVEN_DOT, "IN");
 8003632:	4b23      	ldr	r3, [pc, #140]	; (80036c0 <main+0x1a8>)
 8003634:	2202      	movs	r2, #2
 8003636:	2105      	movs	r1, #5
 8003638:	2007      	movs	r0, #7
 800363a:	f7ff fe4b 	bl	80032d4 <graphics_text>
  graphics_text(7, 19, FONT_SEVEN_DOT, "OUT");
 800363e:	4b21      	ldr	r3, [pc, #132]	; (80036c4 <main+0x1ac>)
 8003640:	2202      	movs	r2, #2
 8003642:	2113      	movs	r1, #19
 8003644:	2007      	movs	r0, #7
 8003646:	f7ff fe45 	bl	80032d4 <graphics_text>

  oled_update(); // Update OLED
 800364a:	f001 fb9f 	bl	8004d8c <oled_update>
  while (1){
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  	ESP_messageHandler();
 800364e:	f7fd feaf 	bl	80013b0 <ESP_messageHandler>

		// Vehicle Doorbell
		if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_0) == 0){
 8003652:	2101      	movs	r1, #1
 8003654:	481c      	ldr	r0, [pc, #112]	; (80036c8 <main+0x1b0>)
 8003656:	f003 f8b5 	bl	80067c4 <HAL_GPIO_ReadPin>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d154      	bne.n	800370a <main+0x1f2>

			//int known;
			//known = readRFID();
			if(readRFID() == 1){
 8003660:	f7fe fe86 	bl	8002370 <readRFID>
 8003664:	4603      	mov	r3, r0
 8003666:	2b01      	cmp	r3, #1
 8003668:	d134      	bne.n	80036d4 <main+0x1bc>
				char kn[15] = "OPENING DOOR \n\n";
 800366a:	4b18      	ldr	r3, [pc, #96]	; (80036cc <main+0x1b4>)
 800366c:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8003670:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003672:	c407      	stmia	r4!, {r0, r1, r2}
 8003674:	8023      	strh	r3, [r4, #0]
 8003676:	3402      	adds	r4, #2
 8003678:	0c1b      	lsrs	r3, r3, #16
 800367a:	7023      	strb	r3, [r4, #0]
				HAL_UART_Transmit(&huart6, (uint8_t *) kn, 15, HAL_MAX_DELAY);
 800367c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8003680:	f04f 33ff 	mov.w	r3, #4294967295
 8003684:	220f      	movs	r2, #15
 8003686:	4812      	ldr	r0, [pc, #72]	; (80036d0 <main+0x1b8>)
 8003688:	f005 f935 	bl	80088f6 <HAL_UART_Transmit>

				actParcelRFID();
 800368c:	f7fe fefa 	bl	8002484 <actParcelRFID>
 8003690:	e03b      	b.n	800370a <main+0x1f2>
 8003692:	bf00      	nop
 8003694:	20000f5c 	.word	0x20000f5c
 8003698:	20001030 	.word	0x20001030
 800369c:	20000e3c 	.word	0x20000e3c
 80036a0:	20000fa4 	.word	0x20000fa4
 80036a4:	20000cc4 	.word	0x20000cc4
 80036a8:	20000f14 	.word	0x20000f14
 80036ac:	20000e84 	.word	0x20000e84
 80036b0:	20000d58 	.word	0x20000d58
 80036b4:	20000ecc 	.word	0x20000ecc
 80036b8:	0800aaf8 	.word	0x0800aaf8
 80036bc:	0800ab04 	.word	0x0800ab04
 80036c0:	0800ab14 	.word	0x0800ab14
 80036c4:	0800ab18 	.word	0x0800ab18
 80036c8:	40021000 	.word	0x40021000
 80036cc:	0800ab58 	.word	0x0800ab58
 80036d0:	20000fec 	.word	0x20000fec
			}
			else if(readRFID() == 0){
 80036d4:	f7fe fe4c 	bl	8002370 <readRFID>
 80036d8:	4603      	mov	r3, r0
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d115      	bne.n	800370a <main+0x1f2>
				char unkn[19] = "CALLING THE BELL \n\n";
 80036de:	4ba5      	ldr	r3, [pc, #660]	; (8003974 <main+0x45c>)
 80036e0:	f107 041c 	add.w	r4, r7, #28
 80036e4:	461d      	mov	r5, r3
 80036e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80036e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80036ea:	682b      	ldr	r3, [r5, #0]
 80036ec:	461a      	mov	r2, r3
 80036ee:	8022      	strh	r2, [r4, #0]
 80036f0:	3402      	adds	r4, #2
 80036f2:	0c1b      	lsrs	r3, r3, #16
 80036f4:	7023      	strb	r3, [r4, #0]
				HAL_UART_Transmit(&huart6, (uint8_t *) unkn, 19, HAL_MAX_DELAY);
 80036f6:	f107 011c 	add.w	r1, r7, #28
 80036fa:	f04f 33ff 	mov.w	r3, #4294967295
 80036fe:	2213      	movs	r2, #19
 8003700:	489d      	ldr	r0, [pc, #628]	; (8003978 <main+0x460>)
 8003702:	f005 f8f8 	bl	80088f6 <HAL_UART_Transmit>

				playBell();
 8003706:	f7fd fb55 	bl	8000db4 <playBell>
			}
		}

		// People Doorbell
		if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 0){
 800370a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800370e:	489b      	ldr	r0, [pc, #620]	; (800397c <main+0x464>)
 8003710:	f003 f858 	bl	80067c4 <HAL_GPIO_ReadPin>
 8003714:	4603      	mov	r3, r0
 8003716:	2b00      	cmp	r3, #0
 8003718:	d101      	bne.n	800371e <main+0x206>

				playBell();
 800371a:	f7fd fb4b 	bl	8000db4 <playBell>
		}

		// Alarm Stop
		if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15) == 0){
 800371e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003722:	4896      	ldr	r0, [pc, #600]	; (800397c <main+0x464>)
 8003724:	f003 f84e 	bl	80067c4 <HAL_GPIO_ReadPin>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d103      	bne.n	8003736 <main+0x21e>

			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 800372e:	4b94      	ldr	r3, [pc, #592]	; (8003980 <main+0x468>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	2200      	movs	r2, #0
 8003734:	635a      	str	r2, [r3, #52]	; 0x34
		}

		// Alarm
		if (debouncer(&inside, S_In_GPIO_Port, S_In_Pin)){
 8003736:	2208      	movs	r2, #8
 8003738:	4992      	ldr	r1, [pc, #584]	; (8003984 <main+0x46c>)
 800373a:	4893      	ldr	r0, [pc, #588]	; (8003988 <main+0x470>)
 800373c:	f7ff fe82 	bl	8003444 <debouncer>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d005      	beq.n	8003752 <main+0x23a>

			if(vSecurity[0] == '1') playAlarm();
 8003746:	4b91      	ldr	r3, [pc, #580]	; (800398c <main+0x474>)
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	2b31      	cmp	r3, #49	; 0x31
 800374c:	d101      	bne.n	8003752 <main+0x23a>
 800374e:	f7fd fb67 	bl	8000e20 <playAlarm>
		}
		if (debouncer(&outside, S_Out_GPIO_Port, S_Out_Pin)){
 8003752:	2202      	movs	r2, #2
 8003754:	498b      	ldr	r1, [pc, #556]	; (8003984 <main+0x46c>)
 8003756:	488e      	ldr	r0, [pc, #568]	; (8003990 <main+0x478>)
 8003758:	f7ff fe74 	bl	8003444 <debouncer>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d005      	beq.n	800376e <main+0x256>

			if(vSecurity[1] == '1') playAlarm();
 8003762:	4b8a      	ldr	r3, [pc, #552]	; (800398c <main+0x474>)
 8003764:	785b      	ldrb	r3, [r3, #1]
 8003766:	2b31      	cmp	r3, #49	; 0x31
 8003768:	d101      	bne.n	800376e <main+0x256>
 800376a:	f7fd fb59 	bl	8000e20 <playAlarm>
		}

		// PARCEL DOOR (90)
		if(vWindow[0]=='1' || vOutside[4]=='1') __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 86);
 800376e:	4b89      	ldr	r3, [pc, #548]	; (8003994 <main+0x47c>)
 8003770:	781b      	ldrb	r3, [r3, #0]
 8003772:	2b31      	cmp	r3, #49	; 0x31
 8003774:	d003      	beq.n	800377e <main+0x266>
 8003776:	4b88      	ldr	r3, [pc, #544]	; (8003998 <main+0x480>)
 8003778:	791b      	ldrb	r3, [r3, #4]
 800377a:	2b31      	cmp	r3, #49	; 0x31
 800377c:	d103      	bne.n	8003786 <main+0x26e>
 800377e:	4b87      	ldr	r3, [pc, #540]	; (800399c <main+0x484>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2256      	movs	r2, #86	; 0x56
 8003784:	635a      	str	r2, [r3, #52]	; 0x34
		if(vWindow[0]=='0' || vOutside[4]=='0') __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 94);
 8003786:	4b83      	ldr	r3, [pc, #524]	; (8003994 <main+0x47c>)
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	2b30      	cmp	r3, #48	; 0x30
 800378c:	d003      	beq.n	8003796 <main+0x27e>
 800378e:	4b82      	ldr	r3, [pc, #520]	; (8003998 <main+0x480>)
 8003790:	791b      	ldrb	r3, [r3, #4]
 8003792:	2b30      	cmp	r3, #48	; 0x30
 8003794:	d103      	bne.n	800379e <main+0x286>
 8003796:	4b81      	ldr	r3, [pc, #516]	; (800399c <main+0x484>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	225e      	movs	r2, #94	; 0x5e
 800379c:	635a      	str	r2, [r3, #52]	; 0x34

		// GARAGE DOOR (90)
		if(vWindow[1]=='1' || vGarage[1] == '1') __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 92); // Faster at 30
 800379e:	4b7d      	ldr	r3, [pc, #500]	; (8003994 <main+0x47c>)
 80037a0:	785b      	ldrb	r3, [r3, #1]
 80037a2:	2b31      	cmp	r3, #49	; 0x31
 80037a4:	d003      	beq.n	80037ae <main+0x296>
 80037a6:	4b7e      	ldr	r3, [pc, #504]	; (80039a0 <main+0x488>)
 80037a8:	785b      	ldrb	r3, [r3, #1]
 80037aa:	2b31      	cmp	r3, #49	; 0x31
 80037ac:	d103      	bne.n	80037b6 <main+0x29e>
 80037ae:	4b7b      	ldr	r3, [pc, #492]	; (800399c <main+0x484>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	225c      	movs	r2, #92	; 0x5c
 80037b4:	639a      	str	r2, [r3, #56]	; 0x38
		if(vWindow[1]=='0' || vGarage[1] == '0') __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 96);
 80037b6:	4b77      	ldr	r3, [pc, #476]	; (8003994 <main+0x47c>)
 80037b8:	785b      	ldrb	r3, [r3, #1]
 80037ba:	2b30      	cmp	r3, #48	; 0x30
 80037bc:	d003      	beq.n	80037c6 <main+0x2ae>
 80037be:	4b78      	ldr	r3, [pc, #480]	; (80039a0 <main+0x488>)
 80037c0:	785b      	ldrb	r3, [r3, #1]
 80037c2:	2b30      	cmp	r3, #48	; 0x30
 80037c4:	d103      	bne.n	80037ce <main+0x2b6>
 80037c6:	4b75      	ldr	r3, [pc, #468]	; (800399c <main+0x484>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2260      	movs	r2, #96	; 0x60
 80037cc:	639a      	str	r2, [r3, #56]	; 0x38

		// PARCEL LIMIT SWITCH
		if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_4) == 0){
 80037ce:	2110      	movs	r1, #16
 80037d0:	486c      	ldr	r0, [pc, #432]	; (8003984 <main+0x46c>)
 80037d2:	f002 fff7 	bl	80067c4 <HAL_GPIO_ReadPin>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d127      	bne.n	800382c <main+0x314>

			if (vWindow[0]=='1' || vOutside[4]=='1'){
 80037dc:	4b6d      	ldr	r3, [pc, #436]	; (8003994 <main+0x47c>)
 80037de:	781b      	ldrb	r3, [r3, #0]
 80037e0:	2b31      	cmp	r3, #49	; 0x31
 80037e2:	d003      	beq.n	80037ec <main+0x2d4>
 80037e4:	4b6c      	ldr	r3, [pc, #432]	; (8003998 <main+0x480>)
 80037e6:	791b      	ldrb	r3, [r3, #4]
 80037e8:	2b31      	cmp	r3, #49	; 0x31
 80037ea:	d106      	bne.n	80037fa <main+0x2e2>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 94); // Parcel Servo
 80037ec:	4b6b      	ldr	r3, [pc, #428]	; (800399c <main+0x484>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	225e      	movs	r2, #94	; 0x5e
 80037f2:	635a      	str	r2, [r3, #52]	; 0x34
				HAL_Delay(200);
 80037f4:	20c8      	movs	r0, #200	; 0xc8
 80037f6:	f002 f8b5 	bl	8005964 <HAL_Delay>
			}
			if (vWindow[0]=='0' || vOutside[4]=='0'){
 80037fa:	4b66      	ldr	r3, [pc, #408]	; (8003994 <main+0x47c>)
 80037fc:	781b      	ldrb	r3, [r3, #0]
 80037fe:	2b30      	cmp	r3, #48	; 0x30
 8003800:	d003      	beq.n	800380a <main+0x2f2>
 8003802:	4b65      	ldr	r3, [pc, #404]	; (8003998 <main+0x480>)
 8003804:	791b      	ldrb	r3, [r3, #4]
 8003806:	2b30      	cmp	r3, #48	; 0x30
 8003808:	d106      	bne.n	8003818 <main+0x300>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 86); // Parcel Servo
 800380a:	4b64      	ldr	r3, [pc, #400]	; (800399c <main+0x484>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	2256      	movs	r2, #86	; 0x56
 8003810:	635a      	str	r2, [r3, #52]	; 0x34
				HAL_Delay(200);
 8003812:	20c8      	movs	r0, #200	; 0xc8
 8003814:	f002 f8a6 	bl	8005964 <HAL_Delay>
			}
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 90); // Parcel Servo
 8003818:	4b60      	ldr	r3, [pc, #384]	; (800399c <main+0x484>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	225a      	movs	r2, #90	; 0x5a
 800381e:	635a      	str	r2, [r3, #52]	; 0x34
			vWindow[0]='x'; // Parcel Servo
 8003820:	4b5c      	ldr	r3, [pc, #368]	; (8003994 <main+0x47c>)
 8003822:	2278      	movs	r2, #120	; 0x78
 8003824:	701a      	strb	r2, [r3, #0]
			vOutside[4]='x'; // Parcel Servo
 8003826:	4b5c      	ldr	r3, [pc, #368]	; (8003998 <main+0x480>)
 8003828:	2278      	movs	r2, #120	; 0x78
 800382a:	711a      	strb	r2, [r3, #4]
		}

		// GARAGE LIMIT SWITCH
		if(HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_4) == 0){
 800382c:	2110      	movs	r1, #16
 800382e:	4855      	ldr	r0, [pc, #340]	; (8003984 <main+0x46c>)
 8003830:	f002 ffc8 	bl	80067c4 <HAL_GPIO_ReadPin>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d129      	bne.n	800388e <main+0x376>

			if (vWindow[1]=='1' || vGarage[1]=='1'){
 800383a:	4b56      	ldr	r3, [pc, #344]	; (8003994 <main+0x47c>)
 800383c:	785b      	ldrb	r3, [r3, #1]
 800383e:	2b31      	cmp	r3, #49	; 0x31
 8003840:	d003      	beq.n	800384a <main+0x332>
 8003842:	4b57      	ldr	r3, [pc, #348]	; (80039a0 <main+0x488>)
 8003844:	785b      	ldrb	r3, [r3, #1]
 8003846:	2b31      	cmp	r3, #49	; 0x31
 8003848:	d107      	bne.n	800385a <main+0x342>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 96); // Garage Servo
 800384a:	4b54      	ldr	r3, [pc, #336]	; (800399c <main+0x484>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	2260      	movs	r2, #96	; 0x60
 8003850:	639a      	str	r2, [r3, #56]	; 0x38
				HAL_Delay(400);
 8003852:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8003856:	f002 f885 	bl	8005964 <HAL_Delay>
			}
			if (vWindow[1]=='0' || vGarage[1]=='0'){
 800385a:	4b4e      	ldr	r3, [pc, #312]	; (8003994 <main+0x47c>)
 800385c:	785b      	ldrb	r3, [r3, #1]
 800385e:	2b30      	cmp	r3, #48	; 0x30
 8003860:	d003      	beq.n	800386a <main+0x352>
 8003862:	4b4f      	ldr	r3, [pc, #316]	; (80039a0 <main+0x488>)
 8003864:	785b      	ldrb	r3, [r3, #1]
 8003866:	2b30      	cmp	r3, #48	; 0x30
 8003868:	d107      	bne.n	800387a <main+0x362>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 92); // Garage Servo
 800386a:	4b4c      	ldr	r3, [pc, #304]	; (800399c <main+0x484>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	225c      	movs	r2, #92	; 0x5c
 8003870:	639a      	str	r2, [r3, #56]	; 0x38
				HAL_Delay(400);
 8003872:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8003876:	f002 f875 	bl	8005964 <HAL_Delay>
			}
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 94); // Garage Servo
 800387a:	4b48      	ldr	r3, [pc, #288]	; (800399c <main+0x484>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	225e      	movs	r2, #94	; 0x5e
 8003880:	639a      	str	r2, [r3, #56]	; 0x38
			vWindow[1]='x'; // Garage Servo
 8003882:	4b44      	ldr	r3, [pc, #272]	; (8003994 <main+0x47c>)
 8003884:	2278      	movs	r2, #120	; 0x78
 8003886:	705a      	strb	r2, [r3, #1]
			vGarage[1]='x'; // Garage Servo
 8003888:	4b45      	ldr	r3, [pc, #276]	; (80039a0 <main+0x488>)
 800388a:	2278      	movs	r2, #120	; 0x78
 800388c:	705a      	strb	r2, [r3, #1]
		}

		// CLOTHES LINE AWNING (90)
		if(vOutside[0]=='1'){
 800388e:	4b42      	ldr	r3, [pc, #264]	; (8003998 <main+0x480>)
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	2b31      	cmp	r3, #49	; 0x31
 8003894:	d10e      	bne.n	80038b4 <main+0x39c>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 91);
 8003896:	4b41      	ldr	r3, [pc, #260]	; (800399c <main+0x484>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	225b      	movs	r2, #91	; 0x5b
 800389c:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_Delay(1400);
 800389e:	f44f 60af 	mov.w	r0, #1400	; 0x578
 80038a2:	f002 f85f 	bl	8005964 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 90);
 80038a6:	4b3d      	ldr	r3, [pc, #244]	; (800399c <main+0x484>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	225a      	movs	r2, #90	; 0x5a
 80038ac:	63da      	str	r2, [r3, #60]	; 0x3c
			awning = 1;
 80038ae:	4b3d      	ldr	r3, [pc, #244]	; (80039a4 <main+0x48c>)
 80038b0:	2201      	movs	r2, #1
 80038b2:	601a      	str	r2, [r3, #0]
		}
		if(vOutside[0]=='0'){
 80038b4:	4b38      	ldr	r3, [pc, #224]	; (8003998 <main+0x480>)
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	2b30      	cmp	r3, #48	; 0x30
 80038ba:	d10e      	bne.n	80038da <main+0x3c2>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 88);
 80038bc:	4b37      	ldr	r3, [pc, #220]	; (800399c <main+0x484>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	2258      	movs	r2, #88	; 0x58
 80038c2:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_Delay(1650);
 80038c4:	f240 6072 	movw	r0, #1650	; 0x672
 80038c8:	f002 f84c 	bl	8005964 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 90);
 80038cc:	4b33      	ldr	r3, [pc, #204]	; (800399c <main+0x484>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	225a      	movs	r2, #90	; 0x5a
 80038d2:	63da      	str	r2, [r3, #60]	; 0x3c
			awning = 0;
 80038d4:	4b33      	ldr	r3, [pc, #204]	; (80039a4 <main+0x48c>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	601a      	str	r2, [r3, #0]
		}
		vOutside[0]='x';
 80038da:	4b2f      	ldr	r3, [pc, #188]	; (8003998 <main+0x480>)
 80038dc:	2278      	movs	r2, #120	; 0x78
 80038de:	701a      	strb	r2, [r3, #0]
		}
		vWindow[2]='x';
		vLiving[5]='x';*/

		// BEDROOM WINDOW (90)
		if(vWindow[3]=='1' || vBedroom[3]=='1') {
 80038e0:	4b2c      	ldr	r3, [pc, #176]	; (8003994 <main+0x47c>)
 80038e2:	78db      	ldrb	r3, [r3, #3]
 80038e4:	2b31      	cmp	r3, #49	; 0x31
 80038e6:	d003      	beq.n	80038f0 <main+0x3d8>
 80038e8:	4b2f      	ldr	r3, [pc, #188]	; (80039a8 <main+0x490>)
 80038ea:	78db      	ldrb	r3, [r3, #3]
 80038ec:	2b31      	cmp	r3, #49	; 0x31
 80038ee:	d10b      	bne.n	8003908 <main+0x3f0>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 94);// 92
 80038f0:	4b2e      	ldr	r3, [pc, #184]	; (80039ac <main+0x494>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	225e      	movs	r2, #94	; 0x5e
 80038f6:	639a      	str	r2, [r3, #56]	; 0x38
			HAL_Delay(6000);
 80038f8:	f241 7070 	movw	r0, #6000	; 0x1770
 80038fc:	f002 f832 	bl	8005964 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 90);//90
 8003900:	4b2a      	ldr	r3, [pc, #168]	; (80039ac <main+0x494>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	225a      	movs	r2, #90	; 0x5a
 8003906:	639a      	str	r2, [r3, #56]	; 0x38
		}
		if(vWindow[3]=='0' || vBedroom[3]=='0') {
 8003908:	4b22      	ldr	r3, [pc, #136]	; (8003994 <main+0x47c>)
 800390a:	78db      	ldrb	r3, [r3, #3]
 800390c:	2b30      	cmp	r3, #48	; 0x30
 800390e:	d003      	beq.n	8003918 <main+0x400>
 8003910:	4b25      	ldr	r3, [pc, #148]	; (80039a8 <main+0x490>)
 8003912:	78db      	ldrb	r3, [r3, #3]
 8003914:	2b30      	cmp	r3, #48	; 0x30
 8003916:	d10b      	bne.n	8003930 <main+0x418>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 86);// 89
 8003918:	4b24      	ldr	r3, [pc, #144]	; (80039ac <main+0x494>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	2256      	movs	r2, #86	; 0x56
 800391e:	639a      	str	r2, [r3, #56]	; 0x38
			HAL_Delay(6000);
 8003920:	f241 7070 	movw	r0, #6000	; 0x1770
 8003924:	f002 f81e 	bl	8005964 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 90);// 90
 8003928:	4b20      	ldr	r3, [pc, #128]	; (80039ac <main+0x494>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	225a      	movs	r2, #90	; 0x5a
 800392e:	639a      	str	r2, [r3, #56]	; 0x38
		}
		vWindow[3]='x';
 8003930:	4b18      	ldr	r3, [pc, #96]	; (8003994 <main+0x47c>)
 8003932:	2278      	movs	r2, #120	; 0x78
 8003934:	70da      	strb	r2, [r3, #3]
		vBedroom[3]='x';
 8003936:	4b1c      	ldr	r3, [pc, #112]	; (80039a8 <main+0x490>)
 8003938:	2278      	movs	r2, #120	; 0x78
 800393a:	70da      	strb	r2, [r3, #3]

		// OFFICE WINDOW (90)
		if(vWindow[4]=='1' || vOffice[11]=='1') {
 800393c:	4b15      	ldr	r3, [pc, #84]	; (8003994 <main+0x47c>)
 800393e:	791b      	ldrb	r3, [r3, #4]
 8003940:	2b31      	cmp	r3, #49	; 0x31
 8003942:	d003      	beq.n	800394c <main+0x434>
 8003944:	4b1a      	ldr	r3, [pc, #104]	; (80039b0 <main+0x498>)
 8003946:	7adb      	ldrb	r3, [r3, #11]
 8003948:	2b31      	cmp	r3, #49	; 0x31
 800394a:	d10b      	bne.n	8003964 <main+0x44c>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 86);//91
 800394c:	4b17      	ldr	r3, [pc, #92]	; (80039ac <main+0x494>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2256      	movs	r2, #86	; 0x56
 8003952:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_Delay(7000);
 8003954:	f641 3058 	movw	r0, #7000	; 0x1b58
 8003958:	f002 f804 	bl	8005964 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 90);//90
 800395c:	4b13      	ldr	r3, [pc, #76]	; (80039ac <main+0x494>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	225a      	movs	r2, #90	; 0x5a
 8003962:	63da      	str	r2, [r3, #60]	; 0x3c
		}
		if(vWindow[4]=='0' || vOffice[11]=='0') {
 8003964:	4b0b      	ldr	r3, [pc, #44]	; (8003994 <main+0x47c>)
 8003966:	791b      	ldrb	r3, [r3, #4]
 8003968:	2b30      	cmp	r3, #48	; 0x30
 800396a:	d024      	beq.n	80039b6 <main+0x49e>
 800396c:	4b10      	ldr	r3, [pc, #64]	; (80039b0 <main+0x498>)
 800396e:	7adb      	ldrb	r3, [r3, #11]
 8003970:	2b30      	cmp	r3, #48	; 0x30
 8003972:	e01f      	b.n	80039b4 <main+0x49c>
 8003974:	0800ab68 	.word	0x0800ab68
 8003978:	20000fec 	.word	0x20000fec
 800397c:	40020800 	.word	0x40020800
 8003980:	20000cc4 	.word	0x20000cc4
 8003984:	40021000 	.word	0x40021000
 8003988:	200008c0 	.word	0x200008c0
 800398c:	20000980 	.word	0x20000980
 8003990:	200008c4 	.word	0x200008c4
 8003994:	20000934 	.word	0x20000934
 8003998:	2000096c 	.word	0x2000096c
 800399c:	20001030 	.word	0x20001030
 80039a0:	20000978 	.word	0x20000978
 80039a4:	200008e0 	.word	0x200008e0
 80039a8:	20000984 	.word	0x20000984
 80039ac:	20000e3c 	.word	0x20000e3c
 80039b0:	20000960 	.word	0x20000960
 80039b4:	d10b      	bne.n	80039ce <main+0x4b6>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 92);//88
 80039b6:	4b5a      	ldr	r3, [pc, #360]	; (8003b20 <main+0x608>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	225c      	movs	r2, #92	; 0x5c
 80039bc:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_Delay(4500);
 80039be:	f241 1094 	movw	r0, #4500	; 0x1194
 80039c2:	f001 ffcf 	bl	8005964 <HAL_Delay>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 90);//90
 80039c6:	4b56      	ldr	r3, [pc, #344]	; (8003b20 <main+0x608>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	225a      	movs	r2, #90	; 0x5a
 80039cc:	63da      	str	r2, [r3, #60]	; 0x3c
		}
		vWindow[4]='x';
 80039ce:	4b55      	ldr	r3, [pc, #340]	; (8003b24 <main+0x60c>)
 80039d0:	2278      	movs	r2, #120	; 0x78
 80039d2:	711a      	strb	r2, [r3, #4]
		vOffice[11]='x';
 80039d4:	4b54      	ldr	r3, [pc, #336]	; (8003b28 <main+0x610>)
 80039d6:	2278      	movs	r2, #120	; 0x78
 80039d8:	72da      	strb	r2, [r3, #11]


		// SETTINGS
		f_on = temp_value(vSettings[0], vSettings[1], vSettings[2]);
 80039da:	4b54      	ldr	r3, [pc, #336]	; (8003b2c <main+0x614>)
 80039dc:	781b      	ldrb	r3, [r3, #0]
 80039de:	4a53      	ldr	r2, [pc, #332]	; (8003b2c <main+0x614>)
 80039e0:	7851      	ldrb	r1, [r2, #1]
 80039e2:	4a52      	ldr	r2, [pc, #328]	; (8003b2c <main+0x614>)
 80039e4:	7892      	ldrb	r2, [r2, #2]
 80039e6:	4618      	mov	r0, r3
 80039e8:	f7fe fd86 	bl	80024f8 <temp_value>
 80039ec:	eef0 7a40 	vmov.f32	s15, s0
 80039f0:	4b4f      	ldr	r3, [pc, #316]	; (8003b30 <main+0x618>)
 80039f2:	edc3 7a00 	vstr	s15, [r3]
		f_off = temp_value(vSettings[3], vSettings[4], vSettings[5]);
 80039f6:	4b4d      	ldr	r3, [pc, #308]	; (8003b2c <main+0x614>)
 80039f8:	78db      	ldrb	r3, [r3, #3]
 80039fa:	4a4c      	ldr	r2, [pc, #304]	; (8003b2c <main+0x614>)
 80039fc:	7911      	ldrb	r1, [r2, #4]
 80039fe:	4a4b      	ldr	r2, [pc, #300]	; (8003b2c <main+0x614>)
 8003a00:	7952      	ldrb	r2, [r2, #5]
 8003a02:	4618      	mov	r0, r3
 8003a04:	f7fe fd78 	bl	80024f8 <temp_value>
 8003a08:	eef0 7a40 	vmov.f32	s15, s0
 8003a0c:	4b49      	ldr	r3, [pc, #292]	; (8003b34 <main+0x61c>)
 8003a0e:	edc3 7a00 	vstr	s15, [r3]
		h_on = temp_value(vSettings[6], vSettings[7], vSettings[8]);
 8003a12:	4b46      	ldr	r3, [pc, #280]	; (8003b2c <main+0x614>)
 8003a14:	799b      	ldrb	r3, [r3, #6]
 8003a16:	4a45      	ldr	r2, [pc, #276]	; (8003b2c <main+0x614>)
 8003a18:	79d1      	ldrb	r1, [r2, #7]
 8003a1a:	4a44      	ldr	r2, [pc, #272]	; (8003b2c <main+0x614>)
 8003a1c:	7a12      	ldrb	r2, [r2, #8]
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7fe fd6a 	bl	80024f8 <temp_value>
 8003a24:	eef0 7a40 	vmov.f32	s15, s0
 8003a28:	4b43      	ldr	r3, [pc, #268]	; (8003b38 <main+0x620>)
 8003a2a:	edc3 7a00 	vstr	s15, [r3]
		h_off = temp_value(vSettings[9], vSettings[10], vSettings[11]);
 8003a2e:	4b3f      	ldr	r3, [pc, #252]	; (8003b2c <main+0x614>)
 8003a30:	7a5b      	ldrb	r3, [r3, #9]
 8003a32:	4a3e      	ldr	r2, [pc, #248]	; (8003b2c <main+0x614>)
 8003a34:	7a91      	ldrb	r1, [r2, #10]
 8003a36:	4a3d      	ldr	r2, [pc, #244]	; (8003b2c <main+0x614>)
 8003a38:	7ad2      	ldrb	r2, [r2, #11]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f7fe fd5c 	bl	80024f8 <temp_value>
 8003a40:	eef0 7a40 	vmov.f32	s15, s0
 8003a44:	4b3d      	ldr	r3, [pc, #244]	; (8003b3c <main+0x624>)
 8003a46:	edc3 7a00 	vstr	s15, [r3]

		rh_min = rh_value(vSettings[12], vSettings[13]);
 8003a4a:	4b38      	ldr	r3, [pc, #224]	; (8003b2c <main+0x614>)
 8003a4c:	7b1b      	ldrb	r3, [r3, #12]
 8003a4e:	4a37      	ldr	r2, [pc, #220]	; (8003b2c <main+0x614>)
 8003a50:	7b52      	ldrb	r2, [r2, #13]
 8003a52:	4611      	mov	r1, r2
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7fe fcfd 	bl	8002454 <rh_value>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	4a38      	ldr	r2, [pc, #224]	; (8003b40 <main+0x628>)
 8003a5e:	6013      	str	r3, [r2, #0]
		rh_max = rh_value(vSettings[14], vSettings[15]);
 8003a60:	4b32      	ldr	r3, [pc, #200]	; (8003b2c <main+0x614>)
 8003a62:	7b9b      	ldrb	r3, [r3, #14]
 8003a64:	4a31      	ldr	r2, [pc, #196]	; (8003b2c <main+0x614>)
 8003a66:	7bd2      	ldrb	r2, [r2, #15]
 8003a68:	4611      	mov	r1, r2
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7fe fcf2 	bl	8002454 <rh_value>
 8003a70:	4603      	mov	r3, r0
 8003a72:	4a34      	ldr	r2, [pc, #208]	; (8003b44 <main+0x62c>)
 8003a74:	6013      	str	r3, [r2, #0]


		/*----------- Sensor Reading -----------*/

		// LDR
		if(HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK)
 8003a76:	f04f 31ff 	mov.w	r1, #4294967295
 8003a7a:	4833      	ldr	r0, [pc, #204]	; (8003b48 <main+0x630>)
 8003a7c:	f002 f8ac 	bl	8005bd8 <HAL_ADC_PollForConversion>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d106      	bne.n	8003a94 <main+0x57c>
			LDR_value = HAL_ADC_GetValue(&hadc1);
 8003a86:	4830      	ldr	r0, [pc, #192]	; (8003b48 <main+0x630>)
 8003a88:	f002 f931 	bl	8005cee <HAL_ADC_GetValue>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	b29a      	uxth	r2, r3
 8003a90:	4b2e      	ldr	r3, [pc, #184]	; (8003b4c <main+0x634>)
 8003a92:	801a      	strh	r2, [r3, #0]

		ldr(LDR_value);
 8003a94:	4b2d      	ldr	r3, [pc, #180]	; (8003b4c <main+0x634>)
 8003a96:	881b      	ldrh	r3, [r3, #0]
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f7fe fbf1 	bl	8002280 <ldr>

		// Rain
		if(HAL_ADC_PollForConversion(&hadc3, HAL_MAX_DELAY) == HAL_OK)
 8003a9e:	f04f 31ff 	mov.w	r1, #4294967295
 8003aa2:	482b      	ldr	r0, [pc, #172]	; (8003b50 <main+0x638>)
 8003aa4:	f002 f898 	bl	8005bd8 <HAL_ADC_PollForConversion>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d106      	bne.n	8003abc <main+0x5a4>
			Rain_read = HAL_ADC_GetValue(&hadc3);
 8003aae:	4828      	ldr	r0, [pc, #160]	; (8003b50 <main+0x638>)
 8003ab0:	f002 f91d 	bl	8005cee <HAL_ADC_GetValue>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	b29a      	uxth	r2, r3
 8003ab8:	4b26      	ldr	r3, [pc, #152]	; (8003b54 <main+0x63c>)
 8003aba:	801a      	strh	r2, [r3, #0]

		Rain = 100 - ((100*Rain_read)/255);
 8003abc:	4b25      	ldr	r3, [pc, #148]	; (8003b54 <main+0x63c>)
 8003abe:	881b      	ldrh	r3, [r3, #0]
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	2364      	movs	r3, #100	; 0x64
 8003ac4:	fb03 f302 	mul.w	r3, r3, r2
 8003ac8:	4a23      	ldr	r2, [pc, #140]	; (8003b58 <main+0x640>)
 8003aca:	fb82 1203 	smull	r1, r2, r2, r3
 8003ace:	441a      	add	r2, r3
 8003ad0:	11d2      	asrs	r2, r2, #7
 8003ad2:	17db      	asrs	r3, r3, #31
 8003ad4:	1a9b      	subs	r3, r3, r2
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	3364      	adds	r3, #100	; 0x64
 8003ada:	b29a      	uxth	r2, r3
 8003adc:	4b1f      	ldr	r3, [pc, #124]	; (8003b5c <main+0x644>)
 8003ade:	801a      	strh	r2, [r3, #0]

		if(vOutside[5] == '1'){
 8003ae0:	4b1f      	ldr	r3, [pc, #124]	; (8003b60 <main+0x648>)
 8003ae2:	795b      	ldrb	r3, [r3, #5]
 8003ae4:	2b31      	cmp	r3, #49	; 0x31
 8003ae6:	d15f      	bne.n	8003ba8 <main+0x690>
			// There are clothes and it is raining (closed awning)
			if (Rain>5 && vOutside[6] == '1' && awning == 0){
 8003ae8:	4b1c      	ldr	r3, [pc, #112]	; (8003b5c <main+0x644>)
 8003aea:	881b      	ldrh	r3, [r3, #0]
 8003aec:	2b05      	cmp	r3, #5
 8003aee:	d93d      	bls.n	8003b6c <main+0x654>
 8003af0:	4b1b      	ldr	r3, [pc, #108]	; (8003b60 <main+0x648>)
 8003af2:	799b      	ldrb	r3, [r3, #6]
 8003af4:	2b31      	cmp	r3, #49	; 0x31
 8003af6:	d139      	bne.n	8003b6c <main+0x654>
 8003af8:	4b1a      	ldr	r3, [pc, #104]	; (8003b64 <main+0x64c>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d135      	bne.n	8003b6c <main+0x654>

				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 91); // Open awning
 8003b00:	4b19      	ldr	r3, [pc, #100]	; (8003b68 <main+0x650>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	225b      	movs	r2, #91	; 0x5b
 8003b06:	63da      	str	r2, [r3, #60]	; 0x3c
				HAL_Delay(3000);
 8003b08:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003b0c:	f001 ff2a 	bl	8005964 <HAL_Delay>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 90);
 8003b10:	4b15      	ldr	r3, [pc, #84]	; (8003b68 <main+0x650>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	225a      	movs	r2, #90	; 0x5a
 8003b16:	63da      	str	r2, [r3, #60]	; 0x3c
				awning = 1;
 8003b18:	4b12      	ldr	r3, [pc, #72]	; (8003b64 <main+0x64c>)
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	601a      	str	r2, [r3, #0]
 8003b1e:	e040      	b.n	8003ba2 <main+0x68a>
 8003b20:	20000e3c 	.word	0x20000e3c
 8003b24:	20000934 	.word	0x20000934
 8003b28:	20000960 	.word	0x20000960
 8003b2c:	2000091c 	.word	0x2000091c
 8003b30:	200008c8 	.word	0x200008c8
 8003b34:	200008cc 	.word	0x200008cc
 8003b38:	200008d0 	.word	0x200008d0
 8003b3c:	200008d4 	.word	0x200008d4
 8003b40:	200008d8 	.word	0x200008d8
 8003b44:	200008dc 	.word	0x200008dc
 8003b48:	20000e84 	.word	0x20000e84
 8003b4c:	200008ec 	.word	0x200008ec
 8003b50:	20000ecc 	.word	0x20000ecc
 8003b54:	200008f2 	.word	0x200008f2
 8003b58:	80808081 	.word	0x80808081
 8003b5c:	200008f4 	.word	0x200008f4
 8003b60:	2000096c 	.word	0x2000096c
 8003b64:	200008e0 	.word	0x200008e0
 8003b68:	20001030 	.word	0x20001030

			// There are clothes and it is raining (opened awning)
			// There are not clothes and it is raining (closed awning)

			// There are not clothes and it is raining (opened awning)
			else if (Rain>5 && vOutside[6] == '0' && awning == 1){
 8003b6c:	4bbd      	ldr	r3, [pc, #756]	; (8003e64 <main+0x94c>)
 8003b6e:	881b      	ldrh	r3, [r3, #0]
 8003b70:	2b05      	cmp	r3, #5
 8003b72:	d916      	bls.n	8003ba2 <main+0x68a>
 8003b74:	4bbc      	ldr	r3, [pc, #752]	; (8003e68 <main+0x950>)
 8003b76:	799b      	ldrb	r3, [r3, #6]
 8003b78:	2b30      	cmp	r3, #48	; 0x30
 8003b7a:	d112      	bne.n	8003ba2 <main+0x68a>
 8003b7c:	4bbb      	ldr	r3, [pc, #748]	; (8003e6c <main+0x954>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d10e      	bne.n	8003ba2 <main+0x68a>

				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 88); // Close awning
 8003b84:	4bba      	ldr	r3, [pc, #744]	; (8003e70 <main+0x958>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	2258      	movs	r2, #88	; 0x58
 8003b8a:	63da      	str	r2, [r3, #60]	; 0x3c
				HAL_Delay(3000);
 8003b8c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003b90:	f001 fee8 	bl	8005964 <HAL_Delay>
				__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 90);
 8003b94:	4bb6      	ldr	r3, [pc, #728]	; (8003e70 <main+0x958>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	225a      	movs	r2, #90	; 0x5a
 8003b9a:	63da      	str	r2, [r3, #60]	; 0x3c
				awning = 0;
 8003b9c:	4bb3      	ldr	r3, [pc, #716]	; (8003e6c <main+0x954>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	601a      	str	r2, [r3, #0]
			}

			// There are clothes and it is not raining (awning does not matter)
			// There are not clothes and it is not raining (awning does not matter)

			vOutside[0]='x';
 8003ba2:	4bb1      	ldr	r3, [pc, #708]	; (8003e68 <main+0x950>)
 8003ba4:	2278      	movs	r2, #120	; 0x78
 8003ba6:	701a      	strb	r2, [r3, #0]
		}

		// HW-390
		if(HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY) == HAL_OK)
 8003ba8:	f04f 31ff 	mov.w	r1, #4294967295
 8003bac:	48b1      	ldr	r0, [pc, #708]	; (8003e74 <main+0x95c>)
 8003bae:	f002 f813 	bl	8005bd8 <HAL_ADC_PollForConversion>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d106      	bne.n	8003bc6 <main+0x6ae>
			Hygro_read = HAL_ADC_GetValue(&hadc2);
 8003bb8:	48ae      	ldr	r0, [pc, #696]	; (8003e74 <main+0x95c>)
 8003bba:	f002 f898 	bl	8005cee <HAL_ADC_GetValue>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	b29a      	uxth	r2, r3
 8003bc2:	4bad      	ldr	r3, [pc, #692]	; (8003e78 <main+0x960>)
 8003bc4:	801a      	strh	r2, [r3, #0]

		Hygro = 100 - ((100*Hygro_read)/255);
 8003bc6:	4bac      	ldr	r3, [pc, #688]	; (8003e78 <main+0x960>)
 8003bc8:	881b      	ldrh	r3, [r3, #0]
 8003bca:	461a      	mov	r2, r3
 8003bcc:	2364      	movs	r3, #100	; 0x64
 8003bce:	fb03 f302 	mul.w	r3, r3, r2
 8003bd2:	4aaa      	ldr	r2, [pc, #680]	; (8003e7c <main+0x964>)
 8003bd4:	fb82 1203 	smull	r1, r2, r2, r3
 8003bd8:	441a      	add	r2, r3
 8003bda:	11d2      	asrs	r2, r2, #7
 8003bdc:	17db      	asrs	r3, r3, #31
 8003bde:	1a9b      	subs	r3, r3, r2
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	3364      	adds	r3, #100	; 0x64
 8003be4:	b29a      	uxth	r2, r3
 8003be6:	4ba6      	ldr	r3, [pc, #664]	; (8003e80 <main+0x968>)
 8003be8:	801a      	strh	r2, [r3, #0]
			}
			else HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET); // Water
		}*/

		//DHT22
		if(readDHT != 0){
 8003bea:	4ba6      	ldr	r3, [pc, #664]	; (8003e84 <main+0x96c>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	f000 810d 	beq.w	8003e0e <main+0x8f6>

		  	// Inside
		  	DHT22_getData(&DHT22_inside);
 8003bf4:	48a4      	ldr	r0, [pc, #656]	; (8003e88 <main+0x970>)
 8003bf6:	f7fd fa21 	bl	800103c <DHT22_getData>
		  	RHInside = DHT22_inside.Humidity;
 8003bfa:	4ba3      	ldr	r3, [pc, #652]	; (8003e88 <main+0x970>)
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	4aa3      	ldr	r2, [pc, #652]	; (8003e8c <main+0x974>)
 8003c00:	6013      	str	r3, [r2, #0]
		  	TempInside = DHT22_inside.Temperature;
 8003c02:	4ba1      	ldr	r3, [pc, #644]	; (8003e88 <main+0x970>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4aa2      	ldr	r2, [pc, #648]	; (8003e90 <main+0x978>)
 8003c08:	6013      	str	r3, [r2, #0]

		    int in_rh_unit = RHInside;
 8003c0a:	4ba0      	ldr	r3, [pc, #640]	; (8003e8c <main+0x974>)
 8003c0c:	edd3 7a00 	vldr	s15, [r3]
 8003c10:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c14:	ee17 3a90 	vmov	r3, s15
 8003c18:	657b      	str	r3, [r7, #84]	; 0x54
		    int in_rh_dec = (RHInside-in_rh_unit)*10;
 8003c1a:	4b9c      	ldr	r3, [pc, #624]	; (8003e8c <main+0x974>)
 8003c1c:	ed93 7a00 	vldr	s14, [r3]
 8003c20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c22:	ee07 3a90 	vmov	s15, r3
 8003c26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c2e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003c32:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c36:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c3a:	ee17 3a90 	vmov	r3, s15
 8003c3e:	653b      	str	r3, [r7, #80]	; 0x50
		    char c_in_rh_unit[2];
		    char c_in_rh_dec[1];
		    itoa(in_rh_unit, c_in_rh_unit, 10);
 8003c40:	f107 0318 	add.w	r3, r7, #24
 8003c44:	220a      	movs	r2, #10
 8003c46:	4619      	mov	r1, r3
 8003c48:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8003c4a:	f005 fe57 	bl	80098fc <itoa>
		    itoa(in_rh_dec, c_in_rh_dec, 10);
 8003c4e:	f107 0314 	add.w	r3, r7, #20
 8003c52:	220a      	movs	r2, #10
 8003c54:	4619      	mov	r1, r3
 8003c56:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8003c58:	f005 fe50 	bl	80098fc <itoa>

		    int in_temp_unit = TempInside;
 8003c5c:	4b8c      	ldr	r3, [pc, #560]	; (8003e90 <main+0x978>)
 8003c5e:	edd3 7a00 	vldr	s15, [r3]
 8003c62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c66:	ee17 3a90 	vmov	r3, s15
 8003c6a:	64fb      	str	r3, [r7, #76]	; 0x4c
		    int in_temp_dec = (TempInside-in_temp_unit)*10;
 8003c6c:	4b88      	ldr	r3, [pc, #544]	; (8003e90 <main+0x978>)
 8003c6e:	ed93 7a00 	vldr	s14, [r3]
 8003c72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c74:	ee07 3a90 	vmov	s15, r3
 8003c78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c80:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003c84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c8c:	ee17 3a90 	vmov	r3, s15
 8003c90:	64bb      	str	r3, [r7, #72]	; 0x48
		    char c_in_temp_unit[2];
		    char c_in_temp_dec[1];
		    itoa(in_temp_unit, c_in_temp_unit, 10);
 8003c92:	f107 0310 	add.w	r3, r7, #16
 8003c96:	220a      	movs	r2, #10
 8003c98:	4619      	mov	r1, r3
 8003c9a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003c9c:	f005 fe2e 	bl	80098fc <itoa>
		    itoa(in_temp_dec, c_in_temp_dec, 10);
 8003ca0:	f107 030c 	add.w	r3, r7, #12
 8003ca4:	220a      	movs	r2, #10
 8003ca6:	4619      	mov	r1, r3
 8003ca8:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003caa:	f005 fe27 	bl	80098fc <itoa>

		    clear();
 8003cae:	f7ff f83d 	bl	8002d2c <clear>

		    // Frame
		    line_h(0, 127, 1, 2, 1);
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	9300      	str	r3, [sp, #0]
 8003cb6:	2302      	movs	r3, #2
 8003cb8:	2201      	movs	r2, #1
 8003cba:	217f      	movs	r1, #127	; 0x7f
 8003cbc:	2000      	movs	r0, #0
 8003cbe:	f7ff f97d 	bl	8002fbc <line_h>
		    line_h(0, 127, 30, 2, 1);
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	9300      	str	r3, [sp, #0]
 8003cc6:	2302      	movs	r3, #2
 8003cc8:	221e      	movs	r2, #30
 8003cca:	217f      	movs	r1, #127	; 0x7f
 8003ccc:	2000      	movs	r0, #0
 8003cce:	f7ff f975 	bl	8002fbc <line_h>
		    line_v(0, 31, 1, 2, 1);
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	9300      	str	r3, [sp, #0]
 8003cd6:	2302      	movs	r3, #2
 8003cd8:	2201      	movs	r2, #1
 8003cda:	211f      	movs	r1, #31
 8003cdc:	2000      	movs	r0, #0
 8003cde:	f7ff f84d 	bl	8002d7c <line_v>
		    line_v(0, 31, 127, 2, 1);
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	9300      	str	r3, [sp, #0]
 8003ce6:	2302      	movs	r3, #2
 8003ce8:	227f      	movs	r2, #127	; 0x7f
 8003cea:	211f      	movs	r1, #31
 8003cec:	2000      	movs	r0, #0
 8003cee:	f7ff f845 	bl	8002d7c <line_v>

		    // Line
		    line_h(5, 122, 15, 1, 1);
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	9300      	str	r3, [sp, #0]
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	220f      	movs	r2, #15
 8003cfa:	217a      	movs	r1, #122	; 0x7a
 8003cfc:	2005      	movs	r0, #5
 8003cfe:	f7ff f95d 	bl	8002fbc <line_h>

		    graphics_text(7, 5, FONT_SEVEN_DOT, "IN");
 8003d02:	4b64      	ldr	r3, [pc, #400]	; (8003e94 <main+0x97c>)
 8003d04:	2202      	movs	r2, #2
 8003d06:	2105      	movs	r1, #5
 8003d08:	2007      	movs	r0, #7
 8003d0a:	f7ff fae3 	bl	80032d4 <graphics_text>
		    graphics_text(7, 19, FONT_SEVEN_DOT, "OUT");
 8003d0e:	4b62      	ldr	r3, [pc, #392]	; (8003e98 <main+0x980>)
 8003d10:	2202      	movs	r2, #2
 8003d12:	2113      	movs	r1, #19
 8003d14:	2007      	movs	r0, #7
 8003d16:	f7ff fadd 	bl	80032d4 <graphics_text>

		    // Data
		    graphics_text(44, 6, FONT_SIX_DOT, "RH      .");
 8003d1a:	4b60      	ldr	r3, [pc, #384]	; (8003e9c <main+0x984>)
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	2106      	movs	r1, #6
 8003d20:	202c      	movs	r0, #44	; 0x2c
 8003d22:	f7ff fad7 	bl	80032d4 <graphics_text>
		    graphics_text(56, 6, FONT_SIX_DOT, c_in_rh_unit);
 8003d26:	f107 0318 	add.w	r3, r7, #24
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	2106      	movs	r1, #6
 8003d2e:	2038      	movs	r0, #56	; 0x38
 8003d30:	f7ff fad0 	bl	80032d4 <graphics_text>
		    graphics_text(68, 6, FONT_SIX_DOT, c_in_rh_dec);
 8003d34:	f107 0314 	add.w	r3, r7, #20
 8003d38:	2201      	movs	r2, #1
 8003d3a:	2106      	movs	r1, #6
 8003d3c:	2044      	movs	r0, #68	; 0x44
 8003d3e:	f7ff fac9 	bl	80032d4 <graphics_text>
		    graphics_text(75, 6, FONT_SIX_DOT, "%");
 8003d42:	4b57      	ldr	r3, [pc, #348]	; (8003ea0 <main+0x988>)
 8003d44:	2201      	movs	r2, #1
 8003d46:	2106      	movs	r1, #6
 8003d48:	204b      	movs	r0, #75	; 0x4b
 8003d4a:	f7ff fac3 	bl	80032d4 <graphics_text>

		    graphics_text(90, 6, FONT_SIX_DOT, "T      .");
 8003d4e:	4b55      	ldr	r3, [pc, #340]	; (8003ea4 <main+0x98c>)
 8003d50:	2201      	movs	r2, #1
 8003d52:	2106      	movs	r1, #6
 8003d54:	205a      	movs	r0, #90	; 0x5a
 8003d56:	f7ff fabd 	bl	80032d4 <graphics_text>
		    graphics_text(98, 6, FONT_SIX_DOT, c_in_temp_unit);
 8003d5a:	f107 0310 	add.w	r3, r7, #16
 8003d5e:	2201      	movs	r2, #1
 8003d60:	2106      	movs	r1, #6
 8003d62:	2062      	movs	r0, #98	; 0x62
 8003d64:	f7ff fab6 	bl	80032d4 <graphics_text>
		    graphics_text(110, 6, FONT_SIX_DOT, c_in_temp_dec);
 8003d68:	f107 030c 	add.w	r3, r7, #12
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	2106      	movs	r1, #6
 8003d70:	206e      	movs	r0, #110	; 0x6e
 8003d72:	f7ff faaf 	bl	80032d4 <graphics_text>
		    graphics_text(117, 6, FONT_SIX_DOT, "C");
 8003d76:	4b4c      	ldr	r3, [pc, #304]	; (8003ea8 <main+0x990>)
 8003d78:	2201      	movs	r2, #1
 8003d7a:	2106      	movs	r1, #6
 8003d7c:	2075      	movs	r0, #117	; 0x75
 8003d7e:	f7ff faa9 	bl	80032d4 <graphics_text>

			// Exterior
			DHT22_getData(&DHT22_outside);
 8003d82:	484a      	ldr	r0, [pc, #296]	; (8003eac <main+0x994>)
 8003d84:	f7fd f95a 	bl	800103c <DHT22_getData>
		  	RHOutside = DHT22_outside.Humidity;
 8003d88:	4b48      	ldr	r3, [pc, #288]	; (8003eac <main+0x994>)
 8003d8a:	edd3 7a01 	vldr	s15, [r3, #4]
 8003d8e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d92:	ee17 2a90 	vmov	r2, s15
 8003d96:	4b46      	ldr	r3, [pc, #280]	; (8003eb0 <main+0x998>)
 8003d98:	601a      	str	r2, [r3, #0]
		  	TempOutside = DHT22_outside.Temperature;
 8003d9a:	4b44      	ldr	r3, [pc, #272]	; (8003eac <main+0x994>)
 8003d9c:	edd3 7a00 	vldr	s15, [r3]
 8003da0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003da4:	ee17 2a90 	vmov	r2, s15
 8003da8:	4b42      	ldr	r3, [pc, #264]	; (8003eb4 <main+0x99c>)
 8003daa:	601a      	str	r2, [r3, #0]

		    int out_rh_unit = RHOutside;
 8003dac:	4b40      	ldr	r3, [pc, #256]	; (8003eb0 <main+0x998>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	647b      	str	r3, [r7, #68]	; 0x44
		    char c_out_rh_unit[2];
		    itoa(out_rh_unit, c_out_rh_unit, 10);
 8003db2:	f107 0308 	add.w	r3, r7, #8
 8003db6:	220a      	movs	r2, #10
 8003db8:	4619      	mov	r1, r3
 8003dba:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003dbc:	f005 fd9e 	bl	80098fc <itoa>

		    int out_temp_unit = TempOutside;
 8003dc0:	4b3c      	ldr	r3, [pc, #240]	; (8003eb4 <main+0x99c>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	643b      	str	r3, [r7, #64]	; 0x40
		    char c_out_temp_unit[2];
		    itoa(out_temp_unit, c_out_temp_unit, 10);
 8003dc6:	1d3b      	adds	r3, r7, #4
 8003dc8:	220a      	movs	r2, #10
 8003dca:	4619      	mov	r1, r3
 8003dcc:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8003dce:	f005 fd95 	bl	80098fc <itoa>

		    graphics_text(44, 20, FONT_SIX_DOT, "RH      .0 %");
 8003dd2:	4b39      	ldr	r3, [pc, #228]	; (8003eb8 <main+0x9a0>)
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	2114      	movs	r1, #20
 8003dd8:	202c      	movs	r0, #44	; 0x2c
 8003dda:	f7ff fa7b 	bl	80032d4 <graphics_text>
		    graphics_text(56, 20, FONT_SIX_DOT, c_out_rh_unit);
 8003dde:	f107 0308 	add.w	r3, r7, #8
 8003de2:	2201      	movs	r2, #1
 8003de4:	2114      	movs	r1, #20
 8003de6:	2038      	movs	r0, #56	; 0x38
 8003de8:	f7ff fa74 	bl	80032d4 <graphics_text>

		    graphics_text(90, 20, FONT_SIX_DOT, "T      .0 C");
 8003dec:	4b33      	ldr	r3, [pc, #204]	; (8003ebc <main+0x9a4>)
 8003dee:	2201      	movs	r2, #1
 8003df0:	2114      	movs	r1, #20
 8003df2:	205a      	movs	r0, #90	; 0x5a
 8003df4:	f7ff fa6e 	bl	80032d4 <graphics_text>
		    graphics_text(98, 20, FONT_SIX_DOT, c_out_temp_unit);
 8003df8:	1d3b      	adds	r3, r7, #4
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	2114      	movs	r1, #20
 8003dfe:	2062      	movs	r0, #98	; 0x62
 8003e00:	f7ff fa68 	bl	80032d4 <graphics_text>


		    oled_update(); // Update OLED
 8003e04:	f000 ffc2 	bl	8004d8c <oled_update>

		  	readDHT = 0;
 8003e08:	4b1e      	ldr	r3, [pc, #120]	; (8003e84 <main+0x96c>)
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	601a      	str	r2, [r3, #0]
		}

		if(vWeather[2] == '1'){
 8003e0e:	4b2c      	ldr	r3, [pc, #176]	; (8003ec0 <main+0x9a8>)
 8003e10:	789b      	ldrb	r3, [r3, #2]
 8003e12:	2b31      	cmp	r3, #49	; 0x31
 8003e14:	f040 8096 	bne.w	8003f44 <main+0xa2c>
			// Fan is turned off and it reach the maximum temperature or it is turned off and it does not reach the minimum temperature
			if ((!fan && (TempInside>f_on)) || (fan && (TempInside>f_off))){
 8003e18:	4b2a      	ldr	r3, [pc, #168]	; (8003ec4 <main+0x9ac>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d10a      	bne.n	8003e36 <main+0x91e>
 8003e20:	4b1b      	ldr	r3, [pc, #108]	; (8003e90 <main+0x978>)
 8003e22:	ed93 7a00 	vldr	s14, [r3]
 8003e26:	4b28      	ldr	r3, [pc, #160]	; (8003ec8 <main+0x9b0>)
 8003e28:	edd3 7a00 	vldr	s15, [r3]
 8003e2c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003e30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e34:	dc0e      	bgt.n	8003e54 <main+0x93c>
 8003e36:	4b23      	ldr	r3, [pc, #140]	; (8003ec4 <main+0x9ac>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d04a      	beq.n	8003ed4 <main+0x9bc>
 8003e3e:	4b14      	ldr	r3, [pc, #80]	; (8003e90 <main+0x978>)
 8003e40:	ed93 7a00 	vldr	s14, [r3]
 8003e44:	4b21      	ldr	r3, [pc, #132]	; (8003ecc <main+0x9b4>)
 8003e46:	edd3 7a00 	vldr	s15, [r3]
 8003e4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003e4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e52:	dd3f      	ble.n	8003ed4 <main+0x9bc>
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 30); 	// Living Room Fan
 8003e54:	4b1e      	ldr	r3, [pc, #120]	; (8003ed0 <main+0x9b8>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	221e      	movs	r2, #30
 8003e5a:	641a      	str	r2, [r3, #64]	; 0x40
				fan = 1;
 8003e5c:	4b19      	ldr	r3, [pc, #100]	; (8003ec4 <main+0x9ac>)
 8003e5e:	2201      	movs	r2, #1
 8003e60:	601a      	str	r2, [r3, #0]
 8003e62:	e03e      	b.n	8003ee2 <main+0x9ca>
 8003e64:	200008f4 	.word	0x200008f4
 8003e68:	2000096c 	.word	0x2000096c
 8003e6c:	200008e0 	.word	0x200008e0
 8003e70:	20001030 	.word	0x20001030
 8003e74:	20000d58 	.word	0x20000d58
 8003e78:	200008ee 	.word	0x200008ee
 8003e7c:	80808081 	.word	0x80808081
 8003e80:	200008f0 	.word	0x200008f0
 8003e84:	2000095c 	.word	0x2000095c
 8003e88:	200010bc 	.word	0x200010bc
 8003e8c:	20000904 	.word	0x20000904
 8003e90:	20000900 	.word	0x20000900
 8003e94:	0800ab14 	.word	0x0800ab14
 8003e98:	0800ab18 	.word	0x0800ab18
 8003e9c:	0800ab1c 	.word	0x0800ab1c
 8003ea0:	0800ab28 	.word	0x0800ab28
 8003ea4:	0800ab2c 	.word	0x0800ab2c
 8003ea8:	0800ab38 	.word	0x0800ab38
 8003eac:	20000d0c 	.word	0x20000d0c
 8003eb0:	200008fc 	.word	0x200008fc
 8003eb4:	200008f8 	.word	0x200008f8
 8003eb8:	0800ab3c 	.word	0x0800ab3c
 8003ebc:	0800ab4c 	.word	0x0800ab4c
 8003ec0:	20000954 	.word	0x20000954
 8003ec4:	200008e4 	.word	0x200008e4
 8003ec8:	200008c8 	.word	0x200008c8
 8003ecc:	200008cc 	.word	0x200008cc
 8003ed0:	20000e3c 	.word	0x20000e3c
			}
			else{
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 90); 	// Living Room Fan
 8003ed4:	4b39      	ldr	r3, [pc, #228]	; (8003fbc <main+0xaa4>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	225a      	movs	r2, #90	; 0x5a
 8003eda:	641a      	str	r2, [r3, #64]	; 0x40
				fan = 0;
 8003edc:	4b38      	ldr	r3, [pc, #224]	; (8003fc0 <main+0xaa8>)
 8003ede:	2200      	movs	r2, #0
 8003ee0:	601a      	str	r2, [r3, #0]
			}

			// Heat is turned off and it does not reach the minimum temperature or it is turned on and it does not reach the maximum temperature
			if ((!heat && (TempInside<h_on)) || (heat && (TempInside<h_off))){
 8003ee2:	4b38      	ldr	r3, [pc, #224]	; (8003fc4 <main+0xaac>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d10a      	bne.n	8003f00 <main+0x9e8>
 8003eea:	4b37      	ldr	r3, [pc, #220]	; (8003fc8 <main+0xab0>)
 8003eec:	ed93 7a00 	vldr	s14, [r3]
 8003ef0:	4b36      	ldr	r3, [pc, #216]	; (8003fcc <main+0xab4>)
 8003ef2:	edd3 7a00 	vldr	s15, [r3]
 8003ef6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003efa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003efe:	d40e      	bmi.n	8003f1e <main+0xa06>
 8003f00:	4b30      	ldr	r3, [pc, #192]	; (8003fc4 <main+0xaac>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d014      	beq.n	8003f32 <main+0xa1a>
 8003f08:	4b2f      	ldr	r3, [pc, #188]	; (8003fc8 <main+0xab0>)
 8003f0a:	ed93 7a00 	vldr	s14, [r3]
 8003f0e:	4b30      	ldr	r3, [pc, #192]	; (8003fd0 <main+0xab8>)
 8003f10:	edd3 7a00 	vldr	s15, [r3]
 8003f14:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f1c:	d509      	bpl.n	8003f32 <main+0xa1a>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, SET); 	// Heat
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003f24:	482b      	ldr	r0, [pc, #172]	; (8003fd4 <main+0xabc>)
 8003f26:	f002 fc65 	bl	80067f4 <HAL_GPIO_WritePin>
				heat = 1;
 8003f2a:	4b26      	ldr	r3, [pc, #152]	; (8003fc4 <main+0xaac>)
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	601a      	str	r2, [r3, #0]
 8003f30:	e008      	b.n	8003f44 <main+0xa2c>
			}
			else{
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, RESET); 	// Heat
 8003f32:	2200      	movs	r2, #0
 8003f34:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003f38:	4826      	ldr	r0, [pc, #152]	; (8003fd4 <main+0xabc>)
 8003f3a:	f002 fc5b 	bl	80067f4 <HAL_GPIO_WritePin>
				heat = 0;
 8003f3e:	4b21      	ldr	r3, [pc, #132]	; (8003fc4 <main+0xaac>)
 8003f40:	2200      	movs	r2, #0
 8003f42:	601a      	str	r2, [r3, #0]
			}
		}

		if(vWeather[2] == '0'){
 8003f44:	4b24      	ldr	r3, [pc, #144]	; (8003fd8 <main+0xac0>)
 8003f46:	789b      	ldrb	r3, [r3, #2]
 8003f48:	2b30      	cmp	r3, #48	; 0x30
 8003f4a:	f47f ab80 	bne.w	800364e <main+0x136>
			if(vWeather[0] == '0'){
 8003f4e:	4b22      	ldr	r3, [pc, #136]	; (8003fd8 <main+0xac0>)
 8003f50:	781b      	ldrb	r3, [r3, #0]
 8003f52:	2b30      	cmp	r3, #48	; 0x30
 8003f54:	d107      	bne.n	8003f66 <main+0xa4e>
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 90);	// Fan
 8003f56:	4b19      	ldr	r3, [pc, #100]	; (8003fbc <main+0xaa4>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	225a      	movs	r2, #90	; 0x5a
 8003f5c:	641a      	str	r2, [r3, #64]	; 0x40
				fan = 0;
 8003f5e:	4b18      	ldr	r3, [pc, #96]	; (8003fc0 <main+0xaa8>)
 8003f60:	2200      	movs	r2, #0
 8003f62:	601a      	str	r2, [r3, #0]
 8003f64:	e00a      	b.n	8003f7c <main+0xa64>
			}
			else if(vWeather[0] == '1'){
 8003f66:	4b1c      	ldr	r3, [pc, #112]	; (8003fd8 <main+0xac0>)
 8003f68:	781b      	ldrb	r3, [r3, #0]
 8003f6a:	2b31      	cmp	r3, #49	; 0x31
 8003f6c:	d106      	bne.n	8003f7c <main+0xa64>
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 30);
 8003f6e:	4b13      	ldr	r3, [pc, #76]	; (8003fbc <main+0xaa4>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	221e      	movs	r2, #30
 8003f74:	641a      	str	r2, [r3, #64]	; 0x40
				fan = 1;
 8003f76:	4b12      	ldr	r3, [pc, #72]	; (8003fc0 <main+0xaa8>)
 8003f78:	2201      	movs	r2, #1
 8003f7a:	601a      	str	r2, [r3, #0]
			}

			if(vWeather[1] == '0'){
 8003f7c:	4b16      	ldr	r3, [pc, #88]	; (8003fd8 <main+0xac0>)
 8003f7e:	785b      	ldrb	r3, [r3, #1]
 8003f80:	2b30      	cmp	r3, #48	; 0x30
 8003f82:	d10a      	bne.n	8003f9a <main+0xa82>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, RESET);		// Heat
 8003f84:	2200      	movs	r2, #0
 8003f86:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003f8a:	4812      	ldr	r0, [pc, #72]	; (8003fd4 <main+0xabc>)
 8003f8c:	f002 fc32 	bl	80067f4 <HAL_GPIO_WritePin>
				heat = 0;
 8003f90:	4b0c      	ldr	r3, [pc, #48]	; (8003fc4 <main+0xaac>)
 8003f92:	2200      	movs	r2, #0
 8003f94:	601a      	str	r2, [r3, #0]
 8003f96:	f7ff bb5a 	b.w	800364e <main+0x136>
			}
			else if(vWeather[1] == '1'){
 8003f9a:	4b0f      	ldr	r3, [pc, #60]	; (8003fd8 <main+0xac0>)
 8003f9c:	785b      	ldrb	r3, [r3, #1]
 8003f9e:	2b31      	cmp	r3, #49	; 0x31
 8003fa0:	f47f ab55 	bne.w	800364e <main+0x136>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, SET);
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003faa:	480a      	ldr	r0, [pc, #40]	; (8003fd4 <main+0xabc>)
 8003fac:	f002 fc22 	bl	80067f4 <HAL_GPIO_WritePin>
				heat = 1;
 8003fb0:	4b04      	ldr	r3, [pc, #16]	; (8003fc4 <main+0xaac>)
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	601a      	str	r2, [r3, #0]
	  	ESP_messageHandler();
 8003fb6:	f7ff bb4a 	b.w	800364e <main+0x136>
 8003fba:	bf00      	nop
 8003fbc:	20000e3c 	.word	0x20000e3c
 8003fc0:	200008e4 	.word	0x200008e4
 8003fc4:	200008e8 	.word	0x200008e8
 8003fc8:	20000900 	.word	0x20000900
 8003fcc:	200008d0 	.word	0x200008d0
 8003fd0:	200008d4 	.word	0x200008d4
 8003fd4:	40020400 	.word	0x40020400
 8003fd8:	20000954 	.word	0x20000954

08003fdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b094      	sub	sp, #80	; 0x50
 8003fe0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003fe2:	f107 0320 	add.w	r3, r7, #32
 8003fe6:	2230      	movs	r2, #48	; 0x30
 8003fe8:	2100      	movs	r1, #0
 8003fea:	4618      	mov	r0, r3
 8003fec:	f005 fc88 	bl	8009900 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003ff0:	f107 030c 	add.w	r3, r7, #12
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	601a      	str	r2, [r3, #0]
 8003ff8:	605a      	str	r2, [r3, #4]
 8003ffa:	609a      	str	r2, [r3, #8]
 8003ffc:	60da      	str	r2, [r3, #12]
 8003ffe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004000:	2300      	movs	r3, #0
 8004002:	60bb      	str	r3, [r7, #8]
 8004004:	4b28      	ldr	r3, [pc, #160]	; (80040a8 <SystemClock_Config+0xcc>)
 8004006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004008:	4a27      	ldr	r2, [pc, #156]	; (80040a8 <SystemClock_Config+0xcc>)
 800400a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800400e:	6413      	str	r3, [r2, #64]	; 0x40
 8004010:	4b25      	ldr	r3, [pc, #148]	; (80040a8 <SystemClock_Config+0xcc>)
 8004012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004014:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004018:	60bb      	str	r3, [r7, #8]
 800401a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800401c:	2300      	movs	r3, #0
 800401e:	607b      	str	r3, [r7, #4]
 8004020:	4b22      	ldr	r3, [pc, #136]	; (80040ac <SystemClock_Config+0xd0>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a21      	ldr	r2, [pc, #132]	; (80040ac <SystemClock_Config+0xd0>)
 8004026:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800402a:	6013      	str	r3, [r2, #0]
 800402c:	4b1f      	ldr	r3, [pc, #124]	; (80040ac <SystemClock_Config+0xd0>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004034:	607b      	str	r3, [r7, #4]
 8004036:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004038:	2301      	movs	r3, #1
 800403a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800403c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004040:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004042:	2302      	movs	r3, #2
 8004044:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004046:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800404a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800404c:	2304      	movs	r3, #4
 800404e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8004050:	2332      	movs	r3, #50	; 0x32
 8004052:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004054:	2302      	movs	r3, #2
 8004056:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8004058:	2307      	movs	r3, #7
 800405a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800405c:	f107 0320 	add.w	r3, r7, #32
 8004060:	4618      	mov	r0, r3
 8004062:	f003 f845 	bl	80070f0 <HAL_RCC_OscConfig>
 8004066:	4603      	mov	r3, r0
 8004068:	2b00      	cmp	r3, #0
 800406a:	d001      	beq.n	8004070 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800406c:	f000 fe70 	bl	8004d50 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004070:	230f      	movs	r3, #15
 8004072:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004074:	2302      	movs	r3, #2
 8004076:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004078:	2300      	movs	r3, #0
 800407a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800407c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004080:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004082:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004086:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8004088:	f107 030c 	add.w	r3, r7, #12
 800408c:	2101      	movs	r1, #1
 800408e:	4618      	mov	r0, r3
 8004090:	f003 faa6 	bl	80075e0 <HAL_RCC_ClockConfig>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d001      	beq.n	800409e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800409a:	f000 fe59 	bl	8004d50 <Error_Handler>
  }
}
 800409e:	bf00      	nop
 80040a0:	3750      	adds	r7, #80	; 0x50
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	40023800 	.word	0x40023800
 80040ac:	40007000 	.word	0x40007000

080040b0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b084      	sub	sp, #16
 80040b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80040b6:	463b      	mov	r3, r7
 80040b8:	2200      	movs	r2, #0
 80040ba:	601a      	str	r2, [r3, #0]
 80040bc:	605a      	str	r2, [r3, #4]
 80040be:	609a      	str	r2, [r3, #8]
 80040c0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80040c2:	4b21      	ldr	r3, [pc, #132]	; (8004148 <MX_ADC1_Init+0x98>)
 80040c4:	4a21      	ldr	r2, [pc, #132]	; (800414c <MX_ADC1_Init+0x9c>)
 80040c6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80040c8:	4b1f      	ldr	r3, [pc, #124]	; (8004148 <MX_ADC1_Init+0x98>)
 80040ca:	2200      	movs	r2, #0
 80040cc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 80040ce:	4b1e      	ldr	r3, [pc, #120]	; (8004148 <MX_ADC1_Init+0x98>)
 80040d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80040d4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80040d6:	4b1c      	ldr	r3, [pc, #112]	; (8004148 <MX_ADC1_Init+0x98>)
 80040d8:	2201      	movs	r2, #1
 80040da:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80040dc:	4b1a      	ldr	r3, [pc, #104]	; (8004148 <MX_ADC1_Init+0x98>)
 80040de:	2201      	movs	r2, #1
 80040e0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80040e2:	4b19      	ldr	r3, [pc, #100]	; (8004148 <MX_ADC1_Init+0x98>)
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80040ea:	4b17      	ldr	r3, [pc, #92]	; (8004148 <MX_ADC1_Init+0x98>)
 80040ec:	2200      	movs	r2, #0
 80040ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80040f0:	4b15      	ldr	r3, [pc, #84]	; (8004148 <MX_ADC1_Init+0x98>)
 80040f2:	4a17      	ldr	r2, [pc, #92]	; (8004150 <MX_ADC1_Init+0xa0>)
 80040f4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80040f6:	4b14      	ldr	r3, [pc, #80]	; (8004148 <MX_ADC1_Init+0x98>)
 80040f8:	2200      	movs	r2, #0
 80040fa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80040fc:	4b12      	ldr	r3, [pc, #72]	; (8004148 <MX_ADC1_Init+0x98>)
 80040fe:	2201      	movs	r2, #1
 8004100:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004102:	4b11      	ldr	r3, [pc, #68]	; (8004148 <MX_ADC1_Init+0x98>)
 8004104:	2200      	movs	r2, #0
 8004106:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800410a:	4b0f      	ldr	r3, [pc, #60]	; (8004148 <MX_ADC1_Init+0x98>)
 800410c:	2200      	movs	r2, #0
 800410e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004110:	480d      	ldr	r0, [pc, #52]	; (8004148 <MX_ADC1_Init+0x98>)
 8004112:	f001 fc4b 	bl	80059ac <HAL_ADC_Init>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d001      	beq.n	8004120 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800411c:	f000 fe18 	bl	8004d50 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8004120:	2304      	movs	r3, #4
 8004122:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004124:	2301      	movs	r3, #1
 8004126:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8004128:	2307      	movs	r3, #7
 800412a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800412c:	463b      	mov	r3, r7
 800412e:	4619      	mov	r1, r3
 8004130:	4805      	ldr	r0, [pc, #20]	; (8004148 <MX_ADC1_Init+0x98>)
 8004132:	f001 fde9 	bl	8005d08 <HAL_ADC_ConfigChannel>
 8004136:	4603      	mov	r3, r0
 8004138:	2b00      	cmp	r3, #0
 800413a:	d001      	beq.n	8004140 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800413c:	f000 fe08 	bl	8004d50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004140:	bf00      	nop
 8004142:	3710      	adds	r7, #16
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}
 8004148:	20000e84 	.word	0x20000e84
 800414c:	40012000 	.word	0x40012000
 8004150:	0f000001 	.word	0x0f000001

08004154 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800415a:	463b      	mov	r3, r7
 800415c:	2200      	movs	r2, #0
 800415e:	601a      	str	r2, [r3, #0]
 8004160:	605a      	str	r2, [r3, #4]
 8004162:	609a      	str	r2, [r3, #8]
 8004164:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8004166:	4b21      	ldr	r3, [pc, #132]	; (80041ec <MX_ADC2_Init+0x98>)
 8004168:	4a21      	ldr	r2, [pc, #132]	; (80041f0 <MX_ADC2_Init+0x9c>)
 800416a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800416c:	4b1f      	ldr	r3, [pc, #124]	; (80041ec <MX_ADC2_Init+0x98>)
 800416e:	2200      	movs	r2, #0
 8004170:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_8B;
 8004172:	4b1e      	ldr	r3, [pc, #120]	; (80041ec <MX_ADC2_Init+0x98>)
 8004174:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004178:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800417a:	4b1c      	ldr	r3, [pc, #112]	; (80041ec <MX_ADC2_Init+0x98>)
 800417c:	2200      	movs	r2, #0
 800417e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8004180:	4b1a      	ldr	r3, [pc, #104]	; (80041ec <MX_ADC2_Init+0x98>)
 8004182:	2201      	movs	r2, #1
 8004184:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8004186:	4b19      	ldr	r3, [pc, #100]	; (80041ec <MX_ADC2_Init+0x98>)
 8004188:	2200      	movs	r2, #0
 800418a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800418e:	4b17      	ldr	r3, [pc, #92]	; (80041ec <MX_ADC2_Init+0x98>)
 8004190:	2200      	movs	r2, #0
 8004192:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004194:	4b15      	ldr	r3, [pc, #84]	; (80041ec <MX_ADC2_Init+0x98>)
 8004196:	4a17      	ldr	r2, [pc, #92]	; (80041f4 <MX_ADC2_Init+0xa0>)
 8004198:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800419a:	4b14      	ldr	r3, [pc, #80]	; (80041ec <MX_ADC2_Init+0x98>)
 800419c:	2200      	movs	r2, #0
 800419e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80041a0:	4b12      	ldr	r3, [pc, #72]	; (80041ec <MX_ADC2_Init+0x98>)
 80041a2:	2201      	movs	r2, #1
 80041a4:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80041a6:	4b11      	ldr	r3, [pc, #68]	; (80041ec <MX_ADC2_Init+0x98>)
 80041a8:	2200      	movs	r2, #0
 80041aa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80041ae:	4b0f      	ldr	r3, [pc, #60]	; (80041ec <MX_ADC2_Init+0x98>)
 80041b0:	2200      	movs	r2, #0
 80041b2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80041b4:	480d      	ldr	r0, [pc, #52]	; (80041ec <MX_ADC2_Init+0x98>)
 80041b6:	f001 fbf9 	bl	80059ac <HAL_ADC_Init>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d001      	beq.n	80041c4 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 80041c0:	f000 fdc6 	bl	8004d50 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80041c4:	2308      	movs	r3, #8
 80041c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80041c8:	2301      	movs	r3, #1
 80041ca:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80041cc:	2307      	movs	r3, #7
 80041ce:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80041d0:	463b      	mov	r3, r7
 80041d2:	4619      	mov	r1, r3
 80041d4:	4805      	ldr	r0, [pc, #20]	; (80041ec <MX_ADC2_Init+0x98>)
 80041d6:	f001 fd97 	bl	8005d08 <HAL_ADC_ConfigChannel>
 80041da:	4603      	mov	r3, r0
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d001      	beq.n	80041e4 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80041e0:	f000 fdb6 	bl	8004d50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80041e4:	bf00      	nop
 80041e6:	3710      	adds	r7, #16
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	20000d58 	.word	0x20000d58
 80041f0:	40012100 	.word	0x40012100
 80041f4:	0f000001 	.word	0x0f000001

080041f8 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b084      	sub	sp, #16
 80041fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80041fe:	463b      	mov	r3, r7
 8004200:	2200      	movs	r2, #0
 8004202:	601a      	str	r2, [r3, #0]
 8004204:	605a      	str	r2, [r3, #4]
 8004206:	609a      	str	r2, [r3, #8]
 8004208:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 800420a:	4b21      	ldr	r3, [pc, #132]	; (8004290 <MX_ADC3_Init+0x98>)
 800420c:	4a21      	ldr	r2, [pc, #132]	; (8004294 <MX_ADC3_Init+0x9c>)
 800420e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004210:	4b1f      	ldr	r3, [pc, #124]	; (8004290 <MX_ADC3_Init+0x98>)
 8004212:	2200      	movs	r2, #0
 8004214:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_8B;
 8004216:	4b1e      	ldr	r3, [pc, #120]	; (8004290 <MX_ADC3_Init+0x98>)
 8004218:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800421c:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 800421e:	4b1c      	ldr	r3, [pc, #112]	; (8004290 <MX_ADC3_Init+0x98>)
 8004220:	2200      	movs	r2, #0
 8004222:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8004224:	4b1a      	ldr	r3, [pc, #104]	; (8004290 <MX_ADC3_Init+0x98>)
 8004226:	2201      	movs	r2, #1
 8004228:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800422a:	4b19      	ldr	r3, [pc, #100]	; (8004290 <MX_ADC3_Init+0x98>)
 800422c:	2200      	movs	r2, #0
 800422e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004232:	4b17      	ldr	r3, [pc, #92]	; (8004290 <MX_ADC3_Init+0x98>)
 8004234:	2200      	movs	r2, #0
 8004236:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004238:	4b15      	ldr	r3, [pc, #84]	; (8004290 <MX_ADC3_Init+0x98>)
 800423a:	4a17      	ldr	r2, [pc, #92]	; (8004298 <MX_ADC3_Init+0xa0>)
 800423c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800423e:	4b14      	ldr	r3, [pc, #80]	; (8004290 <MX_ADC3_Init+0x98>)
 8004240:	2200      	movs	r2, #0
 8004242:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8004244:	4b12      	ldr	r3, [pc, #72]	; (8004290 <MX_ADC3_Init+0x98>)
 8004246:	2201      	movs	r2, #1
 8004248:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800424a:	4b11      	ldr	r3, [pc, #68]	; (8004290 <MX_ADC3_Init+0x98>)
 800424c:	2200      	movs	r2, #0
 800424e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8004252:	4b0f      	ldr	r3, [pc, #60]	; (8004290 <MX_ADC3_Init+0x98>)
 8004254:	2200      	movs	r2, #0
 8004256:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8004258:	480d      	ldr	r0, [pc, #52]	; (8004290 <MX_ADC3_Init+0x98>)
 800425a:	f001 fba7 	bl	80059ac <HAL_ADC_Init>
 800425e:	4603      	mov	r3, r0
 8004260:	2b00      	cmp	r3, #0
 8004262:	d001      	beq.n	8004268 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8004264:	f000 fd74 	bl	8004d50 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8004268:	230b      	movs	r3, #11
 800426a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800426c:	2301      	movs	r3, #1
 800426e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8004270:	2307      	movs	r3, #7
 8004272:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8004274:	463b      	mov	r3, r7
 8004276:	4619      	mov	r1, r3
 8004278:	4805      	ldr	r0, [pc, #20]	; (8004290 <MX_ADC3_Init+0x98>)
 800427a:	f001 fd45 	bl	8005d08 <HAL_ADC_ConfigChannel>
 800427e:	4603      	mov	r3, r0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d001      	beq.n	8004288 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8004284:	f000 fd64 	bl	8004d50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8004288:	bf00      	nop
 800428a:	3710      	adds	r7, #16
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}
 8004290:	20000ecc 	.word	0x20000ecc
 8004294:	40012200 	.word	0x40012200
 8004298:	0f000001 	.word	0x0f000001

0800429c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80042a0:	4b12      	ldr	r3, [pc, #72]	; (80042ec <MX_I2C1_Init+0x50>)
 80042a2:	4a13      	ldr	r2, [pc, #76]	; (80042f0 <MX_I2C1_Init+0x54>)
 80042a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80042a6:	4b11      	ldr	r3, [pc, #68]	; (80042ec <MX_I2C1_Init+0x50>)
 80042a8:	4a12      	ldr	r2, [pc, #72]	; (80042f4 <MX_I2C1_Init+0x58>)
 80042aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80042ac:	4b0f      	ldr	r3, [pc, #60]	; (80042ec <MX_I2C1_Init+0x50>)
 80042ae:	2200      	movs	r2, #0
 80042b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80042b2:	4b0e      	ldr	r3, [pc, #56]	; (80042ec <MX_I2C1_Init+0x50>)
 80042b4:	2200      	movs	r2, #0
 80042b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80042b8:	4b0c      	ldr	r3, [pc, #48]	; (80042ec <MX_I2C1_Init+0x50>)
 80042ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80042be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80042c0:	4b0a      	ldr	r3, [pc, #40]	; (80042ec <MX_I2C1_Init+0x50>)
 80042c2:	2200      	movs	r2, #0
 80042c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80042c6:	4b09      	ldr	r3, [pc, #36]	; (80042ec <MX_I2C1_Init+0x50>)
 80042c8:	2200      	movs	r2, #0
 80042ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80042cc:	4b07      	ldr	r3, [pc, #28]	; (80042ec <MX_I2C1_Init+0x50>)
 80042ce:	2200      	movs	r2, #0
 80042d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80042d2:	4b06      	ldr	r3, [pc, #24]	; (80042ec <MX_I2C1_Init+0x50>)
 80042d4:	2200      	movs	r2, #0
 80042d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80042d8:	4804      	ldr	r0, [pc, #16]	; (80042ec <MX_I2C1_Init+0x50>)
 80042da:	f002 fabd 	bl	8006858 <HAL_I2C_Init>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d001      	beq.n	80042e8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80042e4:	f000 fd34 	bl	8004d50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80042e8:	bf00      	nop
 80042ea:	bd80      	pop	{r7, pc}
 80042ec:	20000da0 	.word	0x20000da0
 80042f0:	40005400 	.word	0x40005400
 80042f4:	00061a80 	.word	0x00061a80

080042f8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b096      	sub	sp, #88	; 0x58
 80042fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80042fe:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004302:	2200      	movs	r2, #0
 8004304:	601a      	str	r2, [r3, #0]
 8004306:	605a      	str	r2, [r3, #4]
 8004308:	609a      	str	r2, [r3, #8]
 800430a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800430c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004310:	2200      	movs	r2, #0
 8004312:	601a      	str	r2, [r3, #0]
 8004314:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004316:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800431a:	2200      	movs	r2, #0
 800431c:	601a      	str	r2, [r3, #0]
 800431e:	605a      	str	r2, [r3, #4]
 8004320:	609a      	str	r2, [r3, #8]
 8004322:	60da      	str	r2, [r3, #12]
 8004324:	611a      	str	r2, [r3, #16]
 8004326:	615a      	str	r2, [r3, #20]
 8004328:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800432a:	1d3b      	adds	r3, r7, #4
 800432c:	2220      	movs	r2, #32
 800432e:	2100      	movs	r1, #0
 8004330:	4618      	mov	r0, r3
 8004332:	f005 fae5 	bl	8009900 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004336:	4b4a      	ldr	r3, [pc, #296]	; (8004460 <MX_TIM1_Init+0x168>)
 8004338:	4a4a      	ldr	r2, [pc, #296]	; (8004464 <MX_TIM1_Init+0x16c>)
 800433a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 96-1;
 800433c:	4b48      	ldr	r3, [pc, #288]	; (8004460 <MX_TIM1_Init+0x168>)
 800433e:	225f      	movs	r2, #95	; 0x5f
 8004340:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004342:	4b47      	ldr	r3, [pc, #284]	; (8004460 <MX_TIM1_Init+0x168>)
 8004344:	2200      	movs	r2, #0
 8004346:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 255-1;
 8004348:	4b45      	ldr	r3, [pc, #276]	; (8004460 <MX_TIM1_Init+0x168>)
 800434a:	22fe      	movs	r2, #254	; 0xfe
 800434c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800434e:	4b44      	ldr	r3, [pc, #272]	; (8004460 <MX_TIM1_Init+0x168>)
 8004350:	2200      	movs	r2, #0
 8004352:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004354:	4b42      	ldr	r3, [pc, #264]	; (8004460 <MX_TIM1_Init+0x168>)
 8004356:	2200      	movs	r2, #0
 8004358:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800435a:	4b41      	ldr	r3, [pc, #260]	; (8004460 <MX_TIM1_Init+0x168>)
 800435c:	2200      	movs	r2, #0
 800435e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004360:	483f      	ldr	r0, [pc, #252]	; (8004460 <MX_TIM1_Init+0x168>)
 8004362:	f003 fb39 	bl	80079d8 <HAL_TIM_Base_Init>
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	d001      	beq.n	8004370 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 800436c:	f000 fcf0 	bl	8004d50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004370:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004374:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004376:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800437a:	4619      	mov	r1, r3
 800437c:	4838      	ldr	r0, [pc, #224]	; (8004460 <MX_TIM1_Init+0x168>)
 800437e:	f003 fdc7 	bl	8007f10 <HAL_TIM_ConfigClockSource>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d001      	beq.n	800438c <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8004388:	f000 fce2 	bl	8004d50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800438c:	4834      	ldr	r0, [pc, #208]	; (8004460 <MX_TIM1_Init+0x168>)
 800438e:	f003 fbdb 	bl	8007b48 <HAL_TIM_PWM_Init>
 8004392:	4603      	mov	r3, r0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d001      	beq.n	800439c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8004398:	f000 fcda 	bl	8004d50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800439c:	2300      	movs	r3, #0
 800439e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80043a0:	2300      	movs	r3, #0
 80043a2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80043a4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80043a8:	4619      	mov	r1, r3
 80043aa:	482d      	ldr	r0, [pc, #180]	; (8004460 <MX_TIM1_Init+0x168>)
 80043ac:	f004 f988 	bl	80086c0 <HAL_TIMEx_MasterConfigSynchronization>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d001      	beq.n	80043ba <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 80043b6:	f000 fccb 	bl	8004d50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80043ba:	2360      	movs	r3, #96	; 0x60
 80043bc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80043be:	2300      	movs	r3, #0
 80043c0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80043c2:	2300      	movs	r3, #0
 80043c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80043c6:	2300      	movs	r3, #0
 80043c8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80043ca:	2300      	movs	r3, #0
 80043cc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80043ce:	2300      	movs	r3, #0
 80043d0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80043d2:	2300      	movs	r3, #0
 80043d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80043d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80043da:	2200      	movs	r2, #0
 80043dc:	4619      	mov	r1, r3
 80043de:	4820      	ldr	r0, [pc, #128]	; (8004460 <MX_TIM1_Init+0x168>)
 80043e0:	f003 fcd4 	bl	8007d8c <HAL_TIM_PWM_ConfigChannel>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d001      	beq.n	80043ee <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80043ea:	f000 fcb1 	bl	8004d50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80043ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80043f2:	2204      	movs	r2, #4
 80043f4:	4619      	mov	r1, r3
 80043f6:	481a      	ldr	r0, [pc, #104]	; (8004460 <MX_TIM1_Init+0x168>)
 80043f8:	f003 fcc8 	bl	8007d8c <HAL_TIM_PWM_ConfigChannel>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d001      	beq.n	8004406 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8004402:	f000 fca5 	bl	8004d50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004406:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800440a:	2208      	movs	r2, #8
 800440c:	4619      	mov	r1, r3
 800440e:	4814      	ldr	r0, [pc, #80]	; (8004460 <MX_TIM1_Init+0x168>)
 8004410:	f003 fcbc 	bl	8007d8c <HAL_TIM_PWM_ConfigChannel>
 8004414:	4603      	mov	r3, r0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d001      	beq.n	800441e <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 800441a:	f000 fc99 	bl	8004d50 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800441e:	2300      	movs	r3, #0
 8004420:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004422:	2300      	movs	r3, #0
 8004424:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004426:	2300      	movs	r3, #0
 8004428:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800442a:	2300      	movs	r3, #0
 800442c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800442e:	2300      	movs	r3, #0
 8004430:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004432:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004436:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004438:	2300      	movs	r3, #0
 800443a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800443c:	1d3b      	adds	r3, r7, #4
 800443e:	4619      	mov	r1, r3
 8004440:	4807      	ldr	r0, [pc, #28]	; (8004460 <MX_TIM1_Init+0x168>)
 8004442:	f004 f9b9 	bl	80087b8 <HAL_TIMEx_ConfigBreakDeadTime>
 8004446:	4603      	mov	r3, r0
 8004448:	2b00      	cmp	r3, #0
 800444a:	d001      	beq.n	8004450 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 800444c:	f000 fc80 	bl	8004d50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004450:	4803      	ldr	r0, [pc, #12]	; (8004460 <MX_TIM1_Init+0x168>)
 8004452:	f000 ff33 	bl	80052bc <HAL_TIM_MspPostInit>

}
 8004456:	bf00      	nop
 8004458:	3758      	adds	r7, #88	; 0x58
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	20000f5c 	.word	0x20000f5c
 8004464:	40010000 	.word	0x40010000

08004468 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b08e      	sub	sp, #56	; 0x38
 800446c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800446e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004472:	2200      	movs	r2, #0
 8004474:	601a      	str	r2, [r3, #0]
 8004476:	605a      	str	r2, [r3, #4]
 8004478:	609a      	str	r2, [r3, #8]
 800447a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800447c:	f107 0320 	add.w	r3, r7, #32
 8004480:	2200      	movs	r2, #0
 8004482:	601a      	str	r2, [r3, #0]
 8004484:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004486:	1d3b      	adds	r3, r7, #4
 8004488:	2200      	movs	r2, #0
 800448a:	601a      	str	r2, [r3, #0]
 800448c:	605a      	str	r2, [r3, #4]
 800448e:	609a      	str	r2, [r3, #8]
 8004490:	60da      	str	r2, [r3, #12]
 8004492:	611a      	str	r2, [r3, #16]
 8004494:	615a      	str	r2, [r3, #20]
 8004496:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004498:	4b38      	ldr	r3, [pc, #224]	; (800457c <MX_TIM2_Init+0x114>)
 800449a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800449e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 500-1;
 80044a0:	4b36      	ldr	r3, [pc, #216]	; (800457c <MX_TIM2_Init+0x114>)
 80044a2:	f240 12f3 	movw	r2, #499	; 0x1f3
 80044a6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80044a8:	4b34      	ldr	r3, [pc, #208]	; (800457c <MX_TIM2_Init+0x114>)
 80044aa:	2200      	movs	r2, #0
 80044ac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000-1;
 80044ae:	4b33      	ldr	r3, [pc, #204]	; (800457c <MX_TIM2_Init+0x114>)
 80044b0:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80044b4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80044b6:	4b31      	ldr	r3, [pc, #196]	; (800457c <MX_TIM2_Init+0x114>)
 80044b8:	2200      	movs	r2, #0
 80044ba:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80044bc:	4b2f      	ldr	r3, [pc, #188]	; (800457c <MX_TIM2_Init+0x114>)
 80044be:	2200      	movs	r2, #0
 80044c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80044c2:	482e      	ldr	r0, [pc, #184]	; (800457c <MX_TIM2_Init+0x114>)
 80044c4:	f003 fa88 	bl	80079d8 <HAL_TIM_Base_Init>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d001      	beq.n	80044d2 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80044ce:	f000 fc3f 	bl	8004d50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80044d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80044d6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80044d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80044dc:	4619      	mov	r1, r3
 80044de:	4827      	ldr	r0, [pc, #156]	; (800457c <MX_TIM2_Init+0x114>)
 80044e0:	f003 fd16 	bl	8007f10 <HAL_TIM_ConfigClockSource>
 80044e4:	4603      	mov	r3, r0
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d001      	beq.n	80044ee <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 80044ea:	f000 fc31 	bl	8004d50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80044ee:	4823      	ldr	r0, [pc, #140]	; (800457c <MX_TIM2_Init+0x114>)
 80044f0:	f003 fb2a 	bl	8007b48 <HAL_TIM_PWM_Init>
 80044f4:	4603      	mov	r3, r0
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d001      	beq.n	80044fe <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 80044fa:	f000 fc29 	bl	8004d50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80044fe:	2300      	movs	r3, #0
 8004500:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004502:	2300      	movs	r3, #0
 8004504:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004506:	f107 0320 	add.w	r3, r7, #32
 800450a:	4619      	mov	r1, r3
 800450c:	481b      	ldr	r0, [pc, #108]	; (800457c <MX_TIM2_Init+0x114>)
 800450e:	f004 f8d7 	bl	80086c0 <HAL_TIMEx_MasterConfigSynchronization>
 8004512:	4603      	mov	r3, r0
 8004514:	2b00      	cmp	r3, #0
 8004516:	d001      	beq.n	800451c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8004518:	f000 fc1a 	bl	8004d50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800451c:	2360      	movs	r3, #96	; 0x60
 800451e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004520:	2300      	movs	r3, #0
 8004522:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004524:	2300      	movs	r3, #0
 8004526:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004528:	2300      	movs	r3, #0
 800452a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800452c:	1d3b      	adds	r3, r7, #4
 800452e:	2200      	movs	r2, #0
 8004530:	4619      	mov	r1, r3
 8004532:	4812      	ldr	r0, [pc, #72]	; (800457c <MX_TIM2_Init+0x114>)
 8004534:	f003 fc2a 	bl	8007d8c <HAL_TIM_PWM_ConfigChannel>
 8004538:	4603      	mov	r3, r0
 800453a:	2b00      	cmp	r3, #0
 800453c:	d001      	beq.n	8004542 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800453e:	f000 fc07 	bl	8004d50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004542:	1d3b      	adds	r3, r7, #4
 8004544:	2204      	movs	r2, #4
 8004546:	4619      	mov	r1, r3
 8004548:	480c      	ldr	r0, [pc, #48]	; (800457c <MX_TIM2_Init+0x114>)
 800454a:	f003 fc1f 	bl	8007d8c <HAL_TIM_PWM_ConfigChannel>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d001      	beq.n	8004558 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8004554:	f000 fbfc 	bl	8004d50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004558:	1d3b      	adds	r3, r7, #4
 800455a:	2208      	movs	r2, #8
 800455c:	4619      	mov	r1, r3
 800455e:	4807      	ldr	r0, [pc, #28]	; (800457c <MX_TIM2_Init+0x114>)
 8004560:	f003 fc14 	bl	8007d8c <HAL_TIM_PWM_ConfigChannel>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d001      	beq.n	800456e <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 800456a:	f000 fbf1 	bl	8004d50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800456e:	4803      	ldr	r0, [pc, #12]	; (800457c <MX_TIM2_Init+0x114>)
 8004570:	f000 fea4 	bl	80052bc <HAL_TIM_MspPostInit>

}
 8004574:	bf00      	nop
 8004576:	3738      	adds	r7, #56	; 0x38
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}
 800457c:	20001030 	.word	0x20001030

08004580 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b08e      	sub	sp, #56	; 0x38
 8004584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004586:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800458a:	2200      	movs	r2, #0
 800458c:	601a      	str	r2, [r3, #0]
 800458e:	605a      	str	r2, [r3, #4]
 8004590:	609a      	str	r2, [r3, #8]
 8004592:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004594:	f107 0320 	add.w	r3, r7, #32
 8004598:	2200      	movs	r2, #0
 800459a:	601a      	str	r2, [r3, #0]
 800459c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800459e:	1d3b      	adds	r3, r7, #4
 80045a0:	2200      	movs	r2, #0
 80045a2:	601a      	str	r2, [r3, #0]
 80045a4:	605a      	str	r2, [r3, #4]
 80045a6:	609a      	str	r2, [r3, #8]
 80045a8:	60da      	str	r2, [r3, #12]
 80045aa:	611a      	str	r2, [r3, #16]
 80045ac:	615a      	str	r2, [r3, #20]
 80045ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80045b0:	4b38      	ldr	r3, [pc, #224]	; (8004694 <MX_TIM3_Init+0x114>)
 80045b2:	4a39      	ldr	r2, [pc, #228]	; (8004698 <MX_TIM3_Init+0x118>)
 80045b4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 500-1;
 80045b6:	4b37      	ldr	r3, [pc, #220]	; (8004694 <MX_TIM3_Init+0x114>)
 80045b8:	f240 12f3 	movw	r2, #499	; 0x1f3
 80045bc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045be:	4b35      	ldr	r3, [pc, #212]	; (8004694 <MX_TIM3_Init+0x114>)
 80045c0:	2200      	movs	r2, #0
 80045c2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000-1;
 80045c4:	4b33      	ldr	r3, [pc, #204]	; (8004694 <MX_TIM3_Init+0x114>)
 80045c6:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80045ca:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80045cc:	4b31      	ldr	r3, [pc, #196]	; (8004694 <MX_TIM3_Init+0x114>)
 80045ce:	2200      	movs	r2, #0
 80045d0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80045d2:	4b30      	ldr	r3, [pc, #192]	; (8004694 <MX_TIM3_Init+0x114>)
 80045d4:	2200      	movs	r2, #0
 80045d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80045d8:	482e      	ldr	r0, [pc, #184]	; (8004694 <MX_TIM3_Init+0x114>)
 80045da:	f003 f9fd 	bl	80079d8 <HAL_TIM_Base_Init>
 80045de:	4603      	mov	r3, r0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d001      	beq.n	80045e8 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80045e4:	f000 fbb4 	bl	8004d50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80045e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80045ec:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80045ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80045f2:	4619      	mov	r1, r3
 80045f4:	4827      	ldr	r0, [pc, #156]	; (8004694 <MX_TIM3_Init+0x114>)
 80045f6:	f003 fc8b 	bl	8007f10 <HAL_TIM_ConfigClockSource>
 80045fa:	4603      	mov	r3, r0
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d001      	beq.n	8004604 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8004600:	f000 fba6 	bl	8004d50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004604:	4823      	ldr	r0, [pc, #140]	; (8004694 <MX_TIM3_Init+0x114>)
 8004606:	f003 fa9f 	bl	8007b48 <HAL_TIM_PWM_Init>
 800460a:	4603      	mov	r3, r0
 800460c:	2b00      	cmp	r3, #0
 800460e:	d001      	beq.n	8004614 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8004610:	f000 fb9e 	bl	8004d50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004614:	2300      	movs	r3, #0
 8004616:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004618:	2300      	movs	r3, #0
 800461a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800461c:	f107 0320 	add.w	r3, r7, #32
 8004620:	4619      	mov	r1, r3
 8004622:	481c      	ldr	r0, [pc, #112]	; (8004694 <MX_TIM3_Init+0x114>)
 8004624:	f004 f84c 	bl	80086c0 <HAL_TIMEx_MasterConfigSynchronization>
 8004628:	4603      	mov	r3, r0
 800462a:	2b00      	cmp	r3, #0
 800462c:	d001      	beq.n	8004632 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800462e:	f000 fb8f 	bl	8004d50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004632:	2360      	movs	r3, #96	; 0x60
 8004634:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004636:	2300      	movs	r3, #0
 8004638:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800463a:	2300      	movs	r3, #0
 800463c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800463e:	2300      	movs	r3, #0
 8004640:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004642:	1d3b      	adds	r3, r7, #4
 8004644:	2204      	movs	r2, #4
 8004646:	4619      	mov	r1, r3
 8004648:	4812      	ldr	r0, [pc, #72]	; (8004694 <MX_TIM3_Init+0x114>)
 800464a:	f003 fb9f 	bl	8007d8c <HAL_TIM_PWM_ConfigChannel>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d001      	beq.n	8004658 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8004654:	f000 fb7c 	bl	8004d50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004658:	1d3b      	adds	r3, r7, #4
 800465a:	2208      	movs	r2, #8
 800465c:	4619      	mov	r1, r3
 800465e:	480d      	ldr	r0, [pc, #52]	; (8004694 <MX_TIM3_Init+0x114>)
 8004660:	f003 fb94 	bl	8007d8c <HAL_TIM_PWM_ConfigChannel>
 8004664:	4603      	mov	r3, r0
 8004666:	2b00      	cmp	r3, #0
 8004668:	d001      	beq.n	800466e <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800466a:	f000 fb71 	bl	8004d50 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800466e:	1d3b      	adds	r3, r7, #4
 8004670:	220c      	movs	r2, #12
 8004672:	4619      	mov	r1, r3
 8004674:	4807      	ldr	r0, [pc, #28]	; (8004694 <MX_TIM3_Init+0x114>)
 8004676:	f003 fb89 	bl	8007d8c <HAL_TIM_PWM_ConfigChannel>
 800467a:	4603      	mov	r3, r0
 800467c:	2b00      	cmp	r3, #0
 800467e:	d001      	beq.n	8004684 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8004680:	f000 fb66 	bl	8004d50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004684:	4803      	ldr	r0, [pc, #12]	; (8004694 <MX_TIM3_Init+0x114>)
 8004686:	f000 fe19 	bl	80052bc <HAL_TIM_MspPostInit>

}
 800468a:	bf00      	nop
 800468c:	3738      	adds	r7, #56	; 0x38
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}
 8004692:	bf00      	nop
 8004694:	20000e3c 	.word	0x20000e3c
 8004698:	40000400 	.word	0x40000400

0800469c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b08e      	sub	sp, #56	; 0x38
 80046a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80046a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80046a6:	2200      	movs	r2, #0
 80046a8:	601a      	str	r2, [r3, #0]
 80046aa:	605a      	str	r2, [r3, #4]
 80046ac:	609a      	str	r2, [r3, #8]
 80046ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80046b0:	f107 0320 	add.w	r3, r7, #32
 80046b4:	2200      	movs	r2, #0
 80046b6:	601a      	str	r2, [r3, #0]
 80046b8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80046ba:	1d3b      	adds	r3, r7, #4
 80046bc:	2200      	movs	r2, #0
 80046be:	601a      	str	r2, [r3, #0]
 80046c0:	605a      	str	r2, [r3, #4]
 80046c2:	609a      	str	r2, [r3, #8]
 80046c4:	60da      	str	r2, [r3, #12]
 80046c6:	611a      	str	r2, [r3, #16]
 80046c8:	615a      	str	r2, [r3, #20]
 80046ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80046cc:	4b2c      	ldr	r3, [pc, #176]	; (8004780 <MX_TIM4_Init+0xe4>)
 80046ce:	4a2d      	ldr	r2, [pc, #180]	; (8004784 <MX_TIM4_Init+0xe8>)
 80046d0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 96-1;
 80046d2:	4b2b      	ldr	r3, [pc, #172]	; (8004780 <MX_TIM4_Init+0xe4>)
 80046d4:	225f      	movs	r2, #95	; 0x5f
 80046d6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046d8:	4b29      	ldr	r3, [pc, #164]	; (8004780 <MX_TIM4_Init+0xe4>)
 80046da:	2200      	movs	r2, #0
 80046dc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20;
 80046de:	4b28      	ldr	r3, [pc, #160]	; (8004780 <MX_TIM4_Init+0xe4>)
 80046e0:	2214      	movs	r2, #20
 80046e2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80046e4:	4b26      	ldr	r3, [pc, #152]	; (8004780 <MX_TIM4_Init+0xe4>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80046ea:	4b25      	ldr	r3, [pc, #148]	; (8004780 <MX_TIM4_Init+0xe4>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80046f0:	4823      	ldr	r0, [pc, #140]	; (8004780 <MX_TIM4_Init+0xe4>)
 80046f2:	f003 f971 	bl	80079d8 <HAL_TIM_Base_Init>
 80046f6:	4603      	mov	r3, r0
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d001      	beq.n	8004700 <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 80046fc:	f000 fb28 	bl	8004d50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004700:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004704:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004706:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800470a:	4619      	mov	r1, r3
 800470c:	481c      	ldr	r0, [pc, #112]	; (8004780 <MX_TIM4_Init+0xe4>)
 800470e:	f003 fbff 	bl	8007f10 <HAL_TIM_ConfigClockSource>
 8004712:	4603      	mov	r3, r0
 8004714:	2b00      	cmp	r3, #0
 8004716:	d001      	beq.n	800471c <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 8004718:	f000 fb1a 	bl	8004d50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800471c:	4818      	ldr	r0, [pc, #96]	; (8004780 <MX_TIM4_Init+0xe4>)
 800471e:	f003 fa13 	bl	8007b48 <HAL_TIM_PWM_Init>
 8004722:	4603      	mov	r3, r0
 8004724:	2b00      	cmp	r3, #0
 8004726:	d001      	beq.n	800472c <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8004728:	f000 fb12 	bl	8004d50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800472c:	2300      	movs	r3, #0
 800472e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004730:	2300      	movs	r3, #0
 8004732:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004734:	f107 0320 	add.w	r3, r7, #32
 8004738:	4619      	mov	r1, r3
 800473a:	4811      	ldr	r0, [pc, #68]	; (8004780 <MX_TIM4_Init+0xe4>)
 800473c:	f003 ffc0 	bl	80086c0 <HAL_TIMEx_MasterConfigSynchronization>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d001      	beq.n	800474a <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 8004746:	f000 fb03 	bl	8004d50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800474a:	2360      	movs	r3, #96	; 0x60
 800474c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800474e:	2300      	movs	r3, #0
 8004750:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004752:	2300      	movs	r3, #0
 8004754:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004756:	2300      	movs	r3, #0
 8004758:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800475a:	1d3b      	adds	r3, r7, #4
 800475c:	2200      	movs	r2, #0
 800475e:	4619      	mov	r1, r3
 8004760:	4807      	ldr	r0, [pc, #28]	; (8004780 <MX_TIM4_Init+0xe4>)
 8004762:	f003 fb13 	bl	8007d8c <HAL_TIM_PWM_ConfigChannel>
 8004766:	4603      	mov	r3, r0
 8004768:	2b00      	cmp	r3, #0
 800476a:	d001      	beq.n	8004770 <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 800476c:	f000 faf0 	bl	8004d50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8004770:	4803      	ldr	r0, [pc, #12]	; (8004780 <MX_TIM4_Init+0xe4>)
 8004772:	f000 fda3 	bl	80052bc <HAL_TIM_MspPostInit>

}
 8004776:	bf00      	nop
 8004778:	3738      	adds	r7, #56	; 0x38
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}
 800477e:	bf00      	nop
 8004780:	20000cc4 	.word	0x20000cc4
 8004784:	40000800 	.word	0x40000800

08004788 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b086      	sub	sp, #24
 800478c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800478e:	f107 0308 	add.w	r3, r7, #8
 8004792:	2200      	movs	r2, #0
 8004794:	601a      	str	r2, [r3, #0]
 8004796:	605a      	str	r2, [r3, #4]
 8004798:	609a      	str	r2, [r3, #8]
 800479a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800479c:	463b      	mov	r3, r7
 800479e:	2200      	movs	r2, #0
 80047a0:	601a      	str	r2, [r3, #0]
 80047a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80047a4:	4b1d      	ldr	r3, [pc, #116]	; (800481c <MX_TIM5_Init+0x94>)
 80047a6:	4a1e      	ldr	r2, [pc, #120]	; (8004820 <MX_TIM5_Init+0x98>)
 80047a8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 96-1;
 80047aa:	4b1c      	ldr	r3, [pc, #112]	; (800481c <MX_TIM5_Init+0x94>)
 80047ac:	225f      	movs	r2, #95	; 0x5f
 80047ae:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80047b0:	4b1a      	ldr	r3, [pc, #104]	; (800481c <MX_TIM5_Init+0x94>)
 80047b2:	2200      	movs	r2, #0
 80047b4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 2000-1;
 80047b6:	4b19      	ldr	r3, [pc, #100]	; (800481c <MX_TIM5_Init+0x94>)
 80047b8:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80047bc:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80047be:	4b17      	ldr	r3, [pc, #92]	; (800481c <MX_TIM5_Init+0x94>)
 80047c0:	2200      	movs	r2, #0
 80047c2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80047c4:	4b15      	ldr	r3, [pc, #84]	; (800481c <MX_TIM5_Init+0x94>)
 80047c6:	2200      	movs	r2, #0
 80047c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80047ca:	4814      	ldr	r0, [pc, #80]	; (800481c <MX_TIM5_Init+0x94>)
 80047cc:	f003 f904 	bl	80079d8 <HAL_TIM_Base_Init>
 80047d0:	4603      	mov	r3, r0
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d001      	beq.n	80047da <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 80047d6:	f000 fabb 	bl	8004d50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80047da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80047de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80047e0:	f107 0308 	add.w	r3, r7, #8
 80047e4:	4619      	mov	r1, r3
 80047e6:	480d      	ldr	r0, [pc, #52]	; (800481c <MX_TIM5_Init+0x94>)
 80047e8:	f003 fb92 	bl	8007f10 <HAL_TIM_ConfigClockSource>
 80047ec:	4603      	mov	r3, r0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d001      	beq.n	80047f6 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 80047f2:	f000 faad 	bl	8004d50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047f6:	2300      	movs	r3, #0
 80047f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047fa:	2300      	movs	r3, #0
 80047fc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80047fe:	463b      	mov	r3, r7
 8004800:	4619      	mov	r1, r3
 8004802:	4806      	ldr	r0, [pc, #24]	; (800481c <MX_TIM5_Init+0x94>)
 8004804:	f003 ff5c 	bl	80086c0 <HAL_TIMEx_MasterConfigSynchronization>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d001      	beq.n	8004812 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 800480e:	f000 fa9f 	bl	8004d50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8004812:	bf00      	nop
 8004814:	3718      	adds	r7, #24
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	20000df4 	.word	0x20000df4
 8004820:	40000c00 	.word	0x40000c00

08004824 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b082      	sub	sp, #8
 8004828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800482a:	463b      	mov	r3, r7
 800482c:	2200      	movs	r2, #0
 800482e:	601a      	str	r2, [r3, #0]
 8004830:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004832:	4b15      	ldr	r3, [pc, #84]	; (8004888 <MX_TIM6_Init+0x64>)
 8004834:	4a15      	ldr	r2, [pc, #84]	; (800488c <MX_TIM6_Init+0x68>)
 8004836:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 50-1;
 8004838:	4b13      	ldr	r3, [pc, #76]	; (8004888 <MX_TIM6_Init+0x64>)
 800483a:	2231      	movs	r2, #49	; 0x31
 800483c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800483e:	4b12      	ldr	r3, [pc, #72]	; (8004888 <MX_TIM6_Init+0x64>)
 8004840:	2200      	movs	r2, #0
 8004842:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 0xffff-1;
 8004844:	4b10      	ldr	r3, [pc, #64]	; (8004888 <MX_TIM6_Init+0x64>)
 8004846:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800484a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800484c:	4b0e      	ldr	r3, [pc, #56]	; (8004888 <MX_TIM6_Init+0x64>)
 800484e:	2200      	movs	r2, #0
 8004850:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004852:	480d      	ldr	r0, [pc, #52]	; (8004888 <MX_TIM6_Init+0x64>)
 8004854:	f003 f8c0 	bl	80079d8 <HAL_TIM_Base_Init>
 8004858:	4603      	mov	r3, r0
 800485a:	2b00      	cmp	r3, #0
 800485c:	d001      	beq.n	8004862 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800485e:	f000 fa77 	bl	8004d50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004862:	2300      	movs	r3, #0
 8004864:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004866:	2300      	movs	r3, #0
 8004868:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800486a:	463b      	mov	r3, r7
 800486c:	4619      	mov	r1, r3
 800486e:	4806      	ldr	r0, [pc, #24]	; (8004888 <MX_TIM6_Init+0x64>)
 8004870:	f003 ff26 	bl	80086c0 <HAL_TIMEx_MasterConfigSynchronization>
 8004874:	4603      	mov	r3, r0
 8004876:	2b00      	cmp	r3, #0
 8004878:	d001      	beq.n	800487e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800487a:	f000 fa69 	bl	8004d50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800487e:	bf00      	nop
 8004880:	3708      	adds	r7, #8
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
 8004886:	bf00      	nop
 8004888:	20000f14 	.word	0x20000f14
 800488c:	40001000 	.word	0x40001000

08004890 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b086      	sub	sp, #24
 8004894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004896:	f107 0308 	add.w	r3, r7, #8
 800489a:	2200      	movs	r2, #0
 800489c:	601a      	str	r2, [r3, #0]
 800489e:	605a      	str	r2, [r3, #4]
 80048a0:	609a      	str	r2, [r3, #8]
 80048a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80048a4:	463b      	mov	r3, r7
 80048a6:	2200      	movs	r2, #0
 80048a8:	601a      	str	r2, [r3, #0]
 80048aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80048ac:	4b1e      	ldr	r3, [pc, #120]	; (8004928 <MX_TIM8_Init+0x98>)
 80048ae:	4a1f      	ldr	r2, [pc, #124]	; (800492c <MX_TIM8_Init+0x9c>)
 80048b0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80048b2:	4b1d      	ldr	r3, [pc, #116]	; (8004928 <MX_TIM8_Init+0x98>)
 80048b4:	2200      	movs	r2, #0
 80048b6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048b8:	4b1b      	ldr	r3, [pc, #108]	; (8004928 <MX_TIM8_Init+0x98>)
 80048ba:	2200      	movs	r2, #0
 80048bc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80048be:	4b1a      	ldr	r3, [pc, #104]	; (8004928 <MX_TIM8_Init+0x98>)
 80048c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80048c4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80048c6:	4b18      	ldr	r3, [pc, #96]	; (8004928 <MX_TIM8_Init+0x98>)
 80048c8:	2200      	movs	r2, #0
 80048ca:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80048cc:	4b16      	ldr	r3, [pc, #88]	; (8004928 <MX_TIM8_Init+0x98>)
 80048ce:	2200      	movs	r2, #0
 80048d0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80048d2:	4b15      	ldr	r3, [pc, #84]	; (8004928 <MX_TIM8_Init+0x98>)
 80048d4:	2200      	movs	r2, #0
 80048d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80048d8:	4813      	ldr	r0, [pc, #76]	; (8004928 <MX_TIM8_Init+0x98>)
 80048da:	f003 f87d 	bl	80079d8 <HAL_TIM_Base_Init>
 80048de:	4603      	mov	r3, r0
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d001      	beq.n	80048e8 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 80048e4:	f000 fa34 	bl	8004d50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80048e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80048ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80048ee:	f107 0308 	add.w	r3, r7, #8
 80048f2:	4619      	mov	r1, r3
 80048f4:	480c      	ldr	r0, [pc, #48]	; (8004928 <MX_TIM8_Init+0x98>)
 80048f6:	f003 fb0b 	bl	8007f10 <HAL_TIM_ConfigClockSource>
 80048fa:	4603      	mov	r3, r0
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d001      	beq.n	8004904 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 8004900:	f000 fa26 	bl	8004d50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004904:	2300      	movs	r3, #0
 8004906:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004908:	2300      	movs	r3, #0
 800490a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800490c:	463b      	mov	r3, r7
 800490e:	4619      	mov	r1, r3
 8004910:	4805      	ldr	r0, [pc, #20]	; (8004928 <MX_TIM8_Init+0x98>)
 8004912:	f003 fed5 	bl	80086c0 <HAL_TIMEx_MasterConfigSynchronization>
 8004916:	4603      	mov	r3, r0
 8004918:	2b00      	cmp	r3, #0
 800491a:	d001      	beq.n	8004920 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 800491c:	f000 fa18 	bl	8004d50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8004920:	bf00      	nop
 8004922:	3718      	adds	r7, #24
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}
 8004928:	20000c7c 	.word	0x20000c7c
 800492c:	40010400 	.word	0x40010400

08004930 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b08c      	sub	sp, #48	; 0x30
 8004934:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004936:	f107 0320 	add.w	r3, r7, #32
 800493a:	2200      	movs	r2, #0
 800493c:	601a      	str	r2, [r3, #0]
 800493e:	605a      	str	r2, [r3, #4]
 8004940:	609a      	str	r2, [r3, #8]
 8004942:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004944:	1d3b      	adds	r3, r7, #4
 8004946:	2200      	movs	r2, #0
 8004948:	601a      	str	r2, [r3, #0]
 800494a:	605a      	str	r2, [r3, #4]
 800494c:	609a      	str	r2, [r3, #8]
 800494e:	60da      	str	r2, [r3, #12]
 8004950:	611a      	str	r2, [r3, #16]
 8004952:	615a      	str	r2, [r3, #20]
 8004954:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8004956:	4b26      	ldr	r3, [pc, #152]	; (80049f0 <MX_TIM9_Init+0xc0>)
 8004958:	4a26      	ldr	r2, [pc, #152]	; (80049f4 <MX_TIM9_Init+0xc4>)
 800495a:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 500-1;
 800495c:	4b24      	ldr	r3, [pc, #144]	; (80049f0 <MX_TIM9_Init+0xc0>)
 800495e:	f240 12f3 	movw	r2, #499	; 0x1f3
 8004962:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004964:	4b22      	ldr	r3, [pc, #136]	; (80049f0 <MX_TIM9_Init+0xc0>)
 8004966:	2200      	movs	r2, #0
 8004968:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 2000-1;
 800496a:	4b21      	ldr	r3, [pc, #132]	; (80049f0 <MX_TIM9_Init+0xc0>)
 800496c:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8004970:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004972:	4b1f      	ldr	r3, [pc, #124]	; (80049f0 <MX_TIM9_Init+0xc0>)
 8004974:	2200      	movs	r2, #0
 8004976:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004978:	4b1d      	ldr	r3, [pc, #116]	; (80049f0 <MX_TIM9_Init+0xc0>)
 800497a:	2200      	movs	r2, #0
 800497c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800497e:	481c      	ldr	r0, [pc, #112]	; (80049f0 <MX_TIM9_Init+0xc0>)
 8004980:	f003 f82a 	bl	80079d8 <HAL_TIM_Base_Init>
 8004984:	4603      	mov	r3, r0
 8004986:	2b00      	cmp	r3, #0
 8004988:	d001      	beq.n	800498e <MX_TIM9_Init+0x5e>
  {
    Error_Handler();
 800498a:	f000 f9e1 	bl	8004d50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800498e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004992:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8004994:	f107 0320 	add.w	r3, r7, #32
 8004998:	4619      	mov	r1, r3
 800499a:	4815      	ldr	r0, [pc, #84]	; (80049f0 <MX_TIM9_Init+0xc0>)
 800499c:	f003 fab8 	bl	8007f10 <HAL_TIM_ConfigClockSource>
 80049a0:	4603      	mov	r3, r0
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d001      	beq.n	80049aa <MX_TIM9_Init+0x7a>
  {
    Error_Handler();
 80049a6:	f000 f9d3 	bl	8004d50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 80049aa:	4811      	ldr	r0, [pc, #68]	; (80049f0 <MX_TIM9_Init+0xc0>)
 80049ac:	f003 f8cc 	bl	8007b48 <HAL_TIM_PWM_Init>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d001      	beq.n	80049ba <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 80049b6:	f000 f9cb 	bl	8004d50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80049ba:	2360      	movs	r3, #96	; 0x60
 80049bc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80049be:	2300      	movs	r3, #0
 80049c0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80049c2:	2300      	movs	r3, #0
 80049c4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80049c6:	2300      	movs	r3, #0
 80049c8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80049ca:	1d3b      	adds	r3, r7, #4
 80049cc:	2200      	movs	r2, #0
 80049ce:	4619      	mov	r1, r3
 80049d0:	4807      	ldr	r0, [pc, #28]	; (80049f0 <MX_TIM9_Init+0xc0>)
 80049d2:	f003 f9db 	bl	8007d8c <HAL_TIM_PWM_ConfigChannel>
 80049d6:	4603      	mov	r3, r0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d001      	beq.n	80049e0 <MX_TIM9_Init+0xb0>
  {
    Error_Handler();
 80049dc:	f000 f9b8 	bl	8004d50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 80049e0:	4803      	ldr	r0, [pc, #12]	; (80049f0 <MX_TIM9_Init+0xc0>)
 80049e2:	f000 fc6b 	bl	80052bc <HAL_TIM_MspPostInit>

}
 80049e6:	bf00      	nop
 80049e8:	3730      	adds	r7, #48	; 0x30
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	20000fa4 	.word	0x20000fa4
 80049f4:	40014000 	.word	0x40014000

080049f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80049fc:	4b11      	ldr	r3, [pc, #68]	; (8004a44 <MX_USART2_UART_Init+0x4c>)
 80049fe:	4a12      	ldr	r2, [pc, #72]	; (8004a48 <MX_USART2_UART_Init+0x50>)
 8004a00:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004a02:	4b10      	ldr	r3, [pc, #64]	; (8004a44 <MX_USART2_UART_Init+0x4c>)
 8004a04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004a08:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004a0a:	4b0e      	ldr	r3, [pc, #56]	; (8004a44 <MX_USART2_UART_Init+0x4c>)
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004a10:	4b0c      	ldr	r3, [pc, #48]	; (8004a44 <MX_USART2_UART_Init+0x4c>)
 8004a12:	2200      	movs	r2, #0
 8004a14:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004a16:	4b0b      	ldr	r3, [pc, #44]	; (8004a44 <MX_USART2_UART_Init+0x4c>)
 8004a18:	2200      	movs	r2, #0
 8004a1a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004a1c:	4b09      	ldr	r3, [pc, #36]	; (8004a44 <MX_USART2_UART_Init+0x4c>)
 8004a1e:	220c      	movs	r2, #12
 8004a20:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004a22:	4b08      	ldr	r3, [pc, #32]	; (8004a44 <MX_USART2_UART_Init+0x4c>)
 8004a24:	2200      	movs	r2, #0
 8004a26:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a28:	4b06      	ldr	r3, [pc, #24]	; (8004a44 <MX_USART2_UART_Init+0x4c>)
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004a2e:	4805      	ldr	r0, [pc, #20]	; (8004a44 <MX_USART2_UART_Init+0x4c>)
 8004a30:	f003 ff14 	bl	800885c <HAL_UART_Init>
 8004a34:	4603      	mov	r3, r0
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d001      	beq.n	8004a3e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004a3a:	f000 f989 	bl	8004d50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004a3e:	bf00      	nop
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	bf00      	nop
 8004a44:	20001078 	.word	0x20001078
 8004a48:	40004400 	.word	0x40004400

08004a4c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004a50:	4b11      	ldr	r3, [pc, #68]	; (8004a98 <MX_USART3_UART_Init+0x4c>)
 8004a52:	4a12      	ldr	r2, [pc, #72]	; (8004a9c <MX_USART3_UART_Init+0x50>)
 8004a54:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8004a56:	4b10      	ldr	r3, [pc, #64]	; (8004a98 <MX_USART3_UART_Init+0x4c>)
 8004a58:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004a5c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004a5e:	4b0e      	ldr	r3, [pc, #56]	; (8004a98 <MX_USART3_UART_Init+0x4c>)
 8004a60:	2200      	movs	r2, #0
 8004a62:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004a64:	4b0c      	ldr	r3, [pc, #48]	; (8004a98 <MX_USART3_UART_Init+0x4c>)
 8004a66:	2200      	movs	r2, #0
 8004a68:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004a6a:	4b0b      	ldr	r3, [pc, #44]	; (8004a98 <MX_USART3_UART_Init+0x4c>)
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004a70:	4b09      	ldr	r3, [pc, #36]	; (8004a98 <MX_USART3_UART_Init+0x4c>)
 8004a72:	220c      	movs	r2, #12
 8004a74:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004a76:	4b08      	ldr	r3, [pc, #32]	; (8004a98 <MX_USART3_UART_Init+0x4c>)
 8004a78:	2200      	movs	r2, #0
 8004a7a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004a7c:	4b06      	ldr	r3, [pc, #24]	; (8004a98 <MX_USART3_UART_Init+0x4c>)
 8004a7e:	2200      	movs	r2, #0
 8004a80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004a82:	4805      	ldr	r0, [pc, #20]	; (8004a98 <MX_USART3_UART_Init+0x4c>)
 8004a84:	f003 feea 	bl	800885c <HAL_UART_Init>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d001      	beq.n	8004a92 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8004a8e:	f000 f95f 	bl	8004d50 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004a92:	bf00      	nop
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	20000d14 	.word	0x20000d14
 8004a9c:	40004800 	.word	0x40004800

08004aa0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8004aa4:	4b11      	ldr	r3, [pc, #68]	; (8004aec <MX_USART6_UART_Init+0x4c>)
 8004aa6:	4a12      	ldr	r2, [pc, #72]	; (8004af0 <MX_USART6_UART_Init+0x50>)
 8004aa8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8004aaa:	4b10      	ldr	r3, [pc, #64]	; (8004aec <MX_USART6_UART_Init+0x4c>)
 8004aac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004ab0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8004ab2:	4b0e      	ldr	r3, [pc, #56]	; (8004aec <MX_USART6_UART_Init+0x4c>)
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8004ab8:	4b0c      	ldr	r3, [pc, #48]	; (8004aec <MX_USART6_UART_Init+0x4c>)
 8004aba:	2200      	movs	r2, #0
 8004abc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8004abe:	4b0b      	ldr	r3, [pc, #44]	; (8004aec <MX_USART6_UART_Init+0x4c>)
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8004ac4:	4b09      	ldr	r3, [pc, #36]	; (8004aec <MX_USART6_UART_Init+0x4c>)
 8004ac6:	220c      	movs	r2, #12
 8004ac8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004aca:	4b08      	ldr	r3, [pc, #32]	; (8004aec <MX_USART6_UART_Init+0x4c>)
 8004acc:	2200      	movs	r2, #0
 8004ace:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004ad0:	4b06      	ldr	r3, [pc, #24]	; (8004aec <MX_USART6_UART_Init+0x4c>)
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8004ad6:	4805      	ldr	r0, [pc, #20]	; (8004aec <MX_USART6_UART_Init+0x4c>)
 8004ad8:	f003 fec0 	bl	800885c <HAL_UART_Init>
 8004adc:	4603      	mov	r3, r0
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d001      	beq.n	8004ae6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8004ae2:	f000 f935 	bl	8004d50 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8004ae6:	bf00      	nop
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	bf00      	nop
 8004aec:	20000fec 	.word	0x20000fec
 8004af0:	40011400 	.word	0x40011400

08004af4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b08c      	sub	sp, #48	; 0x30
 8004af8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004afa:	f107 031c 	add.w	r3, r7, #28
 8004afe:	2200      	movs	r2, #0
 8004b00:	601a      	str	r2, [r3, #0]
 8004b02:	605a      	str	r2, [r3, #4]
 8004b04:	609a      	str	r2, [r3, #8]
 8004b06:	60da      	str	r2, [r3, #12]
 8004b08:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	61bb      	str	r3, [r7, #24]
 8004b0e:	4b8a      	ldr	r3, [pc, #552]	; (8004d38 <MX_GPIO_Init+0x244>)
 8004b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b12:	4a89      	ldr	r2, [pc, #548]	; (8004d38 <MX_GPIO_Init+0x244>)
 8004b14:	f043 0310 	orr.w	r3, r3, #16
 8004b18:	6313      	str	r3, [r2, #48]	; 0x30
 8004b1a:	4b87      	ldr	r3, [pc, #540]	; (8004d38 <MX_GPIO_Init+0x244>)
 8004b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b1e:	f003 0310 	and.w	r3, r3, #16
 8004b22:	61bb      	str	r3, [r7, #24]
 8004b24:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b26:	2300      	movs	r3, #0
 8004b28:	617b      	str	r3, [r7, #20]
 8004b2a:	4b83      	ldr	r3, [pc, #524]	; (8004d38 <MX_GPIO_Init+0x244>)
 8004b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b2e:	4a82      	ldr	r2, [pc, #520]	; (8004d38 <MX_GPIO_Init+0x244>)
 8004b30:	f043 0304 	orr.w	r3, r3, #4
 8004b34:	6313      	str	r3, [r2, #48]	; 0x30
 8004b36:	4b80      	ldr	r3, [pc, #512]	; (8004d38 <MX_GPIO_Init+0x244>)
 8004b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b3a:	f003 0304 	and.w	r3, r3, #4
 8004b3e:	617b      	str	r3, [r7, #20]
 8004b40:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004b42:	2300      	movs	r3, #0
 8004b44:	613b      	str	r3, [r7, #16]
 8004b46:	4b7c      	ldr	r3, [pc, #496]	; (8004d38 <MX_GPIO_Init+0x244>)
 8004b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b4a:	4a7b      	ldr	r2, [pc, #492]	; (8004d38 <MX_GPIO_Init+0x244>)
 8004b4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b50:	6313      	str	r3, [r2, #48]	; 0x30
 8004b52:	4b79      	ldr	r3, [pc, #484]	; (8004d38 <MX_GPIO_Init+0x244>)
 8004b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b5a:	613b      	str	r3, [r7, #16]
 8004b5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b5e:	2300      	movs	r3, #0
 8004b60:	60fb      	str	r3, [r7, #12]
 8004b62:	4b75      	ldr	r3, [pc, #468]	; (8004d38 <MX_GPIO_Init+0x244>)
 8004b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b66:	4a74      	ldr	r2, [pc, #464]	; (8004d38 <MX_GPIO_Init+0x244>)
 8004b68:	f043 0301 	orr.w	r3, r3, #1
 8004b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8004b6e:	4b72      	ldr	r3, [pc, #456]	; (8004d38 <MX_GPIO_Init+0x244>)
 8004b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b72:	f003 0301 	and.w	r3, r3, #1
 8004b76:	60fb      	str	r3, [r7, #12]
 8004b78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	60bb      	str	r3, [r7, #8]
 8004b7e:	4b6e      	ldr	r3, [pc, #440]	; (8004d38 <MX_GPIO_Init+0x244>)
 8004b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b82:	4a6d      	ldr	r2, [pc, #436]	; (8004d38 <MX_GPIO_Init+0x244>)
 8004b84:	f043 0302 	orr.w	r3, r3, #2
 8004b88:	6313      	str	r3, [r2, #48]	; 0x30
 8004b8a:	4b6b      	ldr	r3, [pc, #428]	; (8004d38 <MX_GPIO_Init+0x244>)
 8004b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b8e:	f003 0302 	and.w	r3, r3, #2
 8004b92:	60bb      	str	r3, [r7, #8]
 8004b94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004b96:	2300      	movs	r3, #0
 8004b98:	607b      	str	r3, [r7, #4]
 8004b9a:	4b67      	ldr	r3, [pc, #412]	; (8004d38 <MX_GPIO_Init+0x244>)
 8004b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b9e:	4a66      	ldr	r2, [pc, #408]	; (8004d38 <MX_GPIO_Init+0x244>)
 8004ba0:	f043 0308 	orr.w	r3, r3, #8
 8004ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8004ba6:	4b64      	ldr	r3, [pc, #400]	; (8004d38 <MX_GPIO_Init+0x244>)
 8004ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004baa:	f003 0308 	and.w	r3, r3, #8
 8004bae:	607b      	str	r3, [r7, #4]
 8004bb0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, WiFi_OK_Pin|L_Kitchen_Pin|L_Garage_Pin|L_ClothesLine_Pin, GPIO_PIN_RESET);
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	f641 4101 	movw	r1, #7169	; 0x1c01
 8004bb8:	4860      	ldr	r0, [pc, #384]	; (8004d3c <MX_GPIO_Init+0x248>)
 8004bba:	f001 fe1b 	bl	80067f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DHT22_In_Pin|DHT22_Out_Pin, GPIO_PIN_RESET);
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8004bc4:	485e      	ldr	r0, [pc, #376]	; (8004d40 <MX_GPIO_Init+0x24c>)
 8004bc6:	f001 fe15 	bl	80067f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Water_Pin|Heat_Pin|L_Mirror_Pin|L_Left_Pin
 8004bca:	2200      	movs	r2, #0
 8004bcc:	f24a 01f8 	movw	r1, #41208	; 0xa0f8
 8004bd0:	485c      	ldr	r0, [pc, #368]	; (8004d44 <MX_GPIO_Init+0x250>)
 8004bd2:	f001 fe0f 	bl	80067f4 <HAL_GPIO_WritePin>
                          |L_Office_Pin|L_Right_Pin|L_TV_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L_Sink_GPIO_Port, L_Sink_Pin, GPIO_PIN_RESET);
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004bdc:	485a      	ldr	r0, [pc, #360]	; (8004d48 <MX_GPIO_Init+0x254>)
 8004bde:	f001 fe09 	bl	80067f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, L_Hall_Pin|L_Dining_Pin|L_Garden_Pin|L_Living_Pin
 8004be2:	2200      	movs	r2, #0
 8004be4:	21ff      	movs	r1, #255	; 0xff
 8004be6:	4859      	ldr	r0, [pc, #356]	; (8004d4c <MX_GPIO_Init+0x258>)
 8004be8:	f001 fe04 	bl	80067f4 <HAL_GPIO_WritePin>
                          |L_Porch_Pin|L_Relax_Pin|L_Bathroom_Pin|L_Bedroom_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : S_In_Pin Garaje_Limit_Pin Parcel_Limit_Pin S_Out_Pin */
  GPIO_InitStruct.Pin = S_In_Pin|Garaje_Limit_Pin|Parcel_Limit_Pin|S_Out_Pin;
 8004bec:	235a      	movs	r3, #90	; 0x5a
 8004bee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004bf0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8004bf4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004bfa:	f107 031c 	add.w	r3, r7, #28
 8004bfe:	4619      	mov	r1, r3
 8004c00:	484f      	ldr	r0, [pc, #316]	; (8004d40 <MX_GPIO_Init+0x24c>)
 8004c02:	f001 fc43 	bl	800648c <HAL_GPIO_Init>

  /*Configure GPIO pins : B_People_Bell_Pin B_Stop_Pin */
  GPIO_InitStruct.Pin = B_People_Bell_Pin|B_Stop_Pin;
 8004c06:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8004c0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004c0c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004c10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c12:	2300      	movs	r3, #0
 8004c14:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c16:	f107 031c 	add.w	r3, r7, #28
 8004c1a:	4619      	mov	r1, r3
 8004c1c:	4847      	ldr	r0, [pc, #284]	; (8004d3c <MX_GPIO_Init+0x248>)
 8004c1e:	f001 fc35 	bl	800648c <HAL_GPIO_Init>

  /*Configure GPIO pins : WiFi_OK_Pin L_Kitchen_Pin L_Garage_Pin L_ClothesLine_Pin */
  GPIO_InitStruct.Pin = WiFi_OK_Pin|L_Kitchen_Pin|L_Garage_Pin|L_ClothesLine_Pin;
 8004c22:	f641 4301 	movw	r3, #7169	; 0x1c01
 8004c26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c30:	2300      	movs	r3, #0
 8004c32:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c34:	f107 031c 	add.w	r3, r7, #28
 8004c38:	4619      	mov	r1, r3
 8004c3a:	4840      	ldr	r0, [pc, #256]	; (8004d3c <MX_GPIO_Init+0x248>)
 8004c3c:	f001 fc26 	bl	800648c <HAL_GPIO_Init>

  /*Configure GPIO pins : DHT22_In_Pin DHT22_Out_Pin */
  GPIO_InitStruct.Pin = DHT22_In_Pin|DHT22_Out_Pin;
 8004c40:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8004c44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c46:	2301      	movs	r3, #1
 8004c48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004c52:	f107 031c 	add.w	r3, r7, #28
 8004c56:	4619      	mov	r1, r3
 8004c58:	4839      	ldr	r0, [pc, #228]	; (8004d40 <MX_GPIO_Init+0x24c>)
 8004c5a:	f001 fc17 	bl	800648c <HAL_GPIO_Init>

  /*Configure GPIO pins : Water_Pin Heat_Pin L_Mirror_Pin L_Left_Pin
                           L_Office_Pin L_Right_Pin L_TV_Pin */
  GPIO_InitStruct.Pin = Water_Pin|Heat_Pin|L_Mirror_Pin|L_Left_Pin
 8004c5e:	f24a 03f8 	movw	r3, #41208	; 0xa0f8
 8004c62:	61fb      	str	r3, [r7, #28]
                          |L_Office_Pin|L_Right_Pin|L_TV_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c64:	2301      	movs	r3, #1
 8004c66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c70:	f107 031c 	add.w	r3, r7, #28
 8004c74:	4619      	mov	r1, r3
 8004c76:	4833      	ldr	r0, [pc, #204]	; (8004d44 <MX_GPIO_Init+0x250>)
 8004c78:	f001 fc08 	bl	800648c <HAL_GPIO_Init>

  /*Configure GPIO pin : L_Sink_Pin */
  GPIO_InitStruct.Pin = L_Sink_Pin;
 8004c7c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c82:	2301      	movs	r3, #1
 8004c84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c86:	2300      	movs	r3, #0
 8004c88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(L_Sink_GPIO_Port, &GPIO_InitStruct);
 8004c8e:	f107 031c 	add.w	r3, r7, #28
 8004c92:	4619      	mov	r1, r3
 8004c94:	482c      	ldr	r0, [pc, #176]	; (8004d48 <MX_GPIO_Init+0x254>)
 8004c96:	f001 fbf9 	bl	800648c <HAL_GPIO_Init>

  /*Configure GPIO pins : L_Hall_Pin L_Dining_Pin L_Garden_Pin L_Living_Pin
                           L_Porch_Pin L_Relax_Pin L_Bathroom_Pin L_Bedroom_Pin */
  GPIO_InitStruct.Pin = L_Hall_Pin|L_Dining_Pin|L_Garden_Pin|L_Living_Pin
 8004c9a:	23ff      	movs	r3, #255	; 0xff
 8004c9c:	61fb      	str	r3, [r7, #28]
                          |L_Porch_Pin|L_Relax_Pin|L_Bathroom_Pin|L_Bedroom_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004caa:	f107 031c 	add.w	r3, r7, #28
 8004cae:	4619      	mov	r1, r3
 8004cb0:	4826      	ldr	r0, [pc, #152]	; (8004d4c <MX_GPIO_Init+0x258>)
 8004cb2:	f001 fbeb 	bl	800648c <HAL_GPIO_Init>

  /*Configure GPIO pin : B_Vehicle_Bell_Pin */
  GPIO_InitStruct.Pin = B_Vehicle_Bell_Pin;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004cba:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8004cbe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B_Vehicle_Bell_GPIO_Port, &GPIO_InitStruct);
 8004cc4:	f107 031c 	add.w	r3, r7, #28
 8004cc8:	4619      	mov	r1, r3
 8004cca:	481d      	ldr	r0, [pc, #116]	; (8004d40 <MX_GPIO_Init+0x24c>)
 8004ccc:	f001 fbde 	bl	800648c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	2100      	movs	r1, #0
 8004cd4:	2006      	movs	r0, #6
 8004cd6:	f001 fb10 	bl	80062fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8004cda:	2006      	movs	r0, #6
 8004cdc:	f001 fb29 	bl	8006332 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	2100      	movs	r1, #0
 8004ce4:	2007      	movs	r0, #7
 8004ce6:	f001 fb08 	bl	80062fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8004cea:	2007      	movs	r0, #7
 8004cec:	f001 fb21 	bl	8006332 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	2100      	movs	r1, #0
 8004cf4:	2009      	movs	r0, #9
 8004cf6:	f001 fb00 	bl	80062fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8004cfa:	2009      	movs	r0, #9
 8004cfc:	f001 fb19 	bl	8006332 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8004d00:	2200      	movs	r2, #0
 8004d02:	2100      	movs	r1, #0
 8004d04:	200a      	movs	r0, #10
 8004d06:	f001 faf8 	bl	80062fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8004d0a:	200a      	movs	r0, #10
 8004d0c:	f001 fb11 	bl	8006332 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004d10:	2200      	movs	r2, #0
 8004d12:	2100      	movs	r1, #0
 8004d14:	2017      	movs	r0, #23
 8004d16:	f001 faf0 	bl	80062fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004d1a:	2017      	movs	r0, #23
 8004d1c:	f001 fb09 	bl	8006332 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004d20:	2200      	movs	r2, #0
 8004d22:	2100      	movs	r1, #0
 8004d24:	2028      	movs	r0, #40	; 0x28
 8004d26:	f001 fae8 	bl	80062fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004d2a:	2028      	movs	r0, #40	; 0x28
 8004d2c:	f001 fb01 	bl	8006332 <HAL_NVIC_EnableIRQ>

}
 8004d30:	bf00      	nop
 8004d32:	3730      	adds	r7, #48	; 0x30
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	40023800 	.word	0x40023800
 8004d3c:	40020800 	.word	0x40020800
 8004d40:	40021000 	.word	0x40021000
 8004d44:	40020400 	.word	0x40020400
 8004d48:	40020000 	.word	0x40020000
 8004d4c:	40020c00 	.word	0x40020c00

08004d50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004d50:	b480      	push	{r7}
 8004d52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004d54:	b672      	cpsid	i
}
 8004d56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004d58:	e7fe      	b.n	8004d58 <Error_Handler+0x8>
	...

08004d5c <ssd1306_command>:
extern I2C_HandleTypeDef hi2c1;

extern uint8_t gddram[4][128];

void ssd1306_command(uint8_t byte)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b086      	sub	sp, #24
 8004d60:	af02      	add	r7, sp, #8
 8004d62:	4603      	mov	r3, r0
 8004d64:	71fb      	strb	r3, [r7, #7]
   uint8_t buffer[2];
	buffer[0] = 0x00;
 8004d66:	2300      	movs	r3, #0
 8004d68:	733b      	strb	r3, [r7, #12]
	buffer[1] = byte;
 8004d6a:	79fb      	ldrb	r3, [r7, #7]
 8004d6c:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Master_Transmit(&hi2c1,0x78,buffer,2,50);
 8004d6e:	f107 020c 	add.w	r2, r7, #12
 8004d72:	2332      	movs	r3, #50	; 0x32
 8004d74:	9300      	str	r3, [sp, #0]
 8004d76:	2302      	movs	r3, #2
 8004d78:	2178      	movs	r1, #120	; 0x78
 8004d7a:	4803      	ldr	r0, [pc, #12]	; (8004d88 <ssd1306_command+0x2c>)
 8004d7c:	f001 feb0 	bl	8006ae0 <HAL_I2C_Master_Transmit>
	//HAL_I2C_Master_Transmit(&hi2c1,0x78,&buffer[1],1,50);

}
 8004d80:	bf00      	nop
 8004d82:	3710      	adds	r7, #16
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	20000da0 	.word	0x20000da0

08004d8c <oled_update>:

void oled_update(void)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b088      	sub	sp, #32
 8004d90:	af02      	add	r7, sp, #8
  ssd1306_command(SSD1306_COLUMNADDR);
 8004d92:	2021      	movs	r0, #33	; 0x21
 8004d94:	f7ff ffe2 	bl	8004d5c <ssd1306_command>
  ssd1306_command(0);   // Column start address (0 = reset)
 8004d98:	2000      	movs	r0, #0
 8004d9a:	f7ff ffdf 	bl	8004d5c <ssd1306_command>
  ssd1306_command(SSD1306_LCDWIDTH-1); // Column end address (127 = reset)
 8004d9e:	207f      	movs	r0, #127	; 0x7f
 8004da0:	f7ff ffdc 	bl	8004d5c <ssd1306_command>

  ssd1306_command(SSD1306_PAGEADDR);
 8004da4:	2022      	movs	r0, #34	; 0x22
 8004da6:	f7ff ffd9 	bl	8004d5c <ssd1306_command>
  ssd1306_command(0); // Page start address (0 = reset)
 8004daa:	2000      	movs	r0, #0
 8004dac:	f7ff ffd6 	bl	8004d5c <ssd1306_command>
  ssd1306_command(3); // Page end address
 8004db0:	2003      	movs	r0, #3
 8004db2:	f7ff ffd3 	bl	8004d5c <ssd1306_command>

	//SEND data in 16byte packs
	uint8_t buffer[17];
	buffer[0] = 0x40;
 8004db6:	2340      	movs	r3, #64	; 0x40
 8004db8:	703b      	strb	r3, [r7, #0]
	for(uint16_t line=0; line<4; line++)
 8004dba:	2300      	movs	r3, #0
 8004dbc:	82fb      	strh	r3, [r7, #22]
 8004dbe:	e02d      	b.n	8004e1c <oled_update+0x90>
	{
		for(uint8_t x=0;x<127;x+=16)
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	757b      	strb	r3, [r7, #21]
 8004dc4:	e024      	b.n	8004e10 <oled_update+0x84>
		{
			for(uint8_t i=1;i<17;i++)
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	753b      	strb	r3, [r7, #20]
 8004dca:	e012      	b.n	8004df2 <oled_update+0x66>
			{
				buffer[i] = gddram[line][x+i-1];
 8004dcc:	8af9      	ldrh	r1, [r7, #22]
 8004dce:	7d7a      	ldrb	r2, [r7, #21]
 8004dd0:	7d3b      	ldrb	r3, [r7, #20]
 8004dd2:	4413      	add	r3, r2
 8004dd4:	1e5a      	subs	r2, r3, #1
 8004dd6:	7d3b      	ldrb	r3, [r7, #20]
 8004dd8:	4814      	ldr	r0, [pc, #80]	; (8004e2c <oled_update+0xa0>)
 8004dda:	01c9      	lsls	r1, r1, #7
 8004ddc:	4401      	add	r1, r0
 8004dde:	440a      	add	r2, r1
 8004de0:	7812      	ldrb	r2, [r2, #0]
 8004de2:	f107 0118 	add.w	r1, r7, #24
 8004de6:	440b      	add	r3, r1
 8004de8:	f803 2c18 	strb.w	r2, [r3, #-24]
			for(uint8_t i=1;i<17;i++)
 8004dec:	7d3b      	ldrb	r3, [r7, #20]
 8004dee:	3301      	adds	r3, #1
 8004df0:	753b      	strb	r3, [r7, #20]
 8004df2:	7d3b      	ldrb	r3, [r7, #20]
 8004df4:	2b10      	cmp	r3, #16
 8004df6:	d9e9      	bls.n	8004dcc <oled_update+0x40>
			}
			HAL_I2C_Master_Transmit(&hi2c1,0x78,buffer,17,1000);
 8004df8:	463a      	mov	r2, r7
 8004dfa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004dfe:	9300      	str	r3, [sp, #0]
 8004e00:	2311      	movs	r3, #17
 8004e02:	2178      	movs	r1, #120	; 0x78
 8004e04:	480a      	ldr	r0, [pc, #40]	; (8004e30 <oled_update+0xa4>)
 8004e06:	f001 fe6b 	bl	8006ae0 <HAL_I2C_Master_Transmit>
		for(uint8_t x=0;x<127;x+=16)
 8004e0a:	7d7b      	ldrb	r3, [r7, #21]
 8004e0c:	3310      	adds	r3, #16
 8004e0e:	757b      	strb	r3, [r7, #21]
 8004e10:	7d7b      	ldrb	r3, [r7, #21]
 8004e12:	2b7e      	cmp	r3, #126	; 0x7e
 8004e14:	d9d7      	bls.n	8004dc6 <oled_update+0x3a>
	for(uint16_t line=0; line<4; line++)
 8004e16:	8afb      	ldrh	r3, [r7, #22]
 8004e18:	3301      	adds	r3, #1
 8004e1a:	82fb      	strh	r3, [r7, #22]
 8004e1c:	8afb      	ldrh	r3, [r7, #22]
 8004e1e:	2b03      	cmp	r3, #3
 8004e20:	d9ce      	bls.n	8004dc0 <oled_update+0x34>
		}
	}

}
 8004e22:	bf00      	nop
 8004e24:	bf00      	nop
 8004e26:	3718      	adds	r7, #24
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}
 8004e2c:	20000a7c 	.word	0x20000a7c
 8004e30:	20000da0 	.word	0x20000da0

08004e34 <oled_init>:

void oled_init(void)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b082      	sub	sp, #8
 8004e38:	af00      	add	r7, sp, #0
	// Init sequence
  ssd1306_command(SSD1306_DISPLAYOFF);                    // 0xAE
 8004e3a:	20ae      	movs	r0, #174	; 0xae
 8004e3c:	f7ff ff8e 	bl	8004d5c <ssd1306_command>
  ssd1306_command(SSD1306_SETDISPLAYCLOCKDIV);            // 0xD5
 8004e40:	20d5      	movs	r0, #213	; 0xd5
 8004e42:	f7ff ff8b 	bl	8004d5c <ssd1306_command>
  ssd1306_command(0x80);                                  // the suggested ratio 0x80
 8004e46:	2080      	movs	r0, #128	; 0x80
 8004e48:	f7ff ff88 	bl	8004d5c <ssd1306_command>

  ssd1306_command(SSD1306_SETMULTIPLEX);                  // 0xA8
 8004e4c:	20a8      	movs	r0, #168	; 0xa8
 8004e4e:	f7ff ff85 	bl	8004d5c <ssd1306_command>
  ssd1306_command(SSD1306_LCDHEIGHT - 1);
 8004e52:	201f      	movs	r0, #31
 8004e54:	f7ff ff82 	bl	8004d5c <ssd1306_command>

  ssd1306_command(SSD1306_SETDISPLAYOFFSET);              // 0xD3
 8004e58:	20d3      	movs	r0, #211	; 0xd3
 8004e5a:	f7ff ff7f 	bl	8004d5c <ssd1306_command>
  ssd1306_command(0x0);                                   // no offset
 8004e5e:	2000      	movs	r0, #0
 8004e60:	f7ff ff7c 	bl	8004d5c <ssd1306_command>
  ssd1306_command(SSD1306_SETSTARTLINE | 0x0);            // line #0
 8004e64:	2040      	movs	r0, #64	; 0x40
 8004e66:	f7ff ff79 	bl	8004d5c <ssd1306_command>
  ssd1306_command(SSD1306_CHARGEPUMP);                    // 0x8D
 8004e6a:	208d      	movs	r0, #141	; 0x8d
 8004e6c:	f7ff ff76 	bl	8004d5c <ssd1306_command>
  if (vccstate == SSD1306_EXTERNALVCC)
    { ssd1306_command(0x10); }
  else
    { ssd1306_command(0x14); }
 8004e70:	2014      	movs	r0, #20
 8004e72:	f7ff ff73 	bl	8004d5c <ssd1306_command>
  ssd1306_command(SSD1306_MEMORYMODE);                    // 0x20
 8004e76:	2020      	movs	r0, #32
 8004e78:	f7ff ff70 	bl	8004d5c <ssd1306_command>
  ssd1306_command(0x00);                                  // 0x0 act like ks0108
 8004e7c:	2000      	movs	r0, #0
 8004e7e:	f7ff ff6d 	bl	8004d5c <ssd1306_command>
  ssd1306_command(SSD1306_SEGREMAP | 0x1);
 8004e82:	20a1      	movs	r0, #161	; 0xa1
 8004e84:	f7ff ff6a 	bl	8004d5c <ssd1306_command>
  ssd1306_command(SSD1306_COMSCANDEC);
 8004e88:	20c8      	movs	r0, #200	; 0xc8
 8004e8a:	f7ff ff67 	bl	8004d5c <ssd1306_command>

 #if defined SSD1306_128_32
  ssd1306_command(SSD1306_SETCOMPINS);                    // 0xDA
 8004e8e:	20da      	movs	r0, #218	; 0xda
 8004e90:	f7ff ff64 	bl	8004d5c <ssd1306_command>
  ssd1306_command(0x02);
 8004e94:	2002      	movs	r0, #2
 8004e96:	f7ff ff61 	bl	8004d5c <ssd1306_command>
  ssd1306_command(SSD1306_SETCONTRAST);                   // 0x81
 8004e9a:	2081      	movs	r0, #129	; 0x81
 8004e9c:	f7ff ff5e 	bl	8004d5c <ssd1306_command>
  ssd1306_command(0x8F);
 8004ea0:	208f      	movs	r0, #143	; 0x8f
 8004ea2:	f7ff ff5b 	bl	8004d5c <ssd1306_command>
  else
    { ssd1306_command(0xAF); }

#endif

  ssd1306_command(SSD1306_SETPRECHARGE);                  // 0xd9
 8004ea6:	20d9      	movs	r0, #217	; 0xd9
 8004ea8:	f7ff ff58 	bl	8004d5c <ssd1306_command>
  if (vccstate == SSD1306_EXTERNALVCC)
    { ssd1306_command(0x22); }
  else
    { ssd1306_command(0xF1); }
 8004eac:	20f1      	movs	r0, #241	; 0xf1
 8004eae:	f7ff ff55 	bl	8004d5c <ssd1306_command>
  ssd1306_command(SSD1306_SETVCOMDETECT);                 // 0xDB
 8004eb2:	20db      	movs	r0, #219	; 0xdb
 8004eb4:	f7ff ff52 	bl	8004d5c <ssd1306_command>
  ssd1306_command(0x40);
 8004eb8:	2040      	movs	r0, #64	; 0x40
 8004eba:	f7ff ff4f 	bl	8004d5c <ssd1306_command>
  ssd1306_command(SSD1306_DISPLAYALLON_RESUME);           // 0xA4
 8004ebe:	20a4      	movs	r0, #164	; 0xa4
 8004ec0:	f7ff ff4c 	bl	8004d5c <ssd1306_command>
  ssd1306_command(SSD1306_NORMALDISPLAY);                 // 0xA6
 8004ec4:	20a6      	movs	r0, #166	; 0xa6
 8004ec6:	f7ff ff49 	bl	8004d5c <ssd1306_command>

  ssd1306_command(SSD1306_DEACTIVATE_SCROLL);
 8004eca:	202e      	movs	r0, #46	; 0x2e
 8004ecc:	f7ff ff46 	bl	8004d5c <ssd1306_command>

  ssd1306_command(SSD1306_DISPLAYON);//--turn on oled panel
 8004ed0:	20af      	movs	r0, #175	; 0xaf
 8004ed2:	f7ff ff43 	bl	8004d5c <ssd1306_command>

	//init buffer
	 for(int i = 0; i<4; i++)
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	607b      	str	r3, [r7, #4]
 8004eda:	e013      	b.n	8004f04 <oled_init+0xd0>
		for(int j = 0; j<128; j++)
 8004edc:	2300      	movs	r3, #0
 8004ede:	603b      	str	r3, [r7, #0]
 8004ee0:	e00a      	b.n	8004ef8 <oled_init+0xc4>
			gddram[i][j] = 0x00;
 8004ee2:	4a0c      	ldr	r2, [pc, #48]	; (8004f14 <oled_init+0xe0>)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	01db      	lsls	r3, r3, #7
 8004ee8:	441a      	add	r2, r3
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	4413      	add	r3, r2
 8004eee:	2200      	movs	r2, #0
 8004ef0:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j<128; j++)
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	3301      	adds	r3, #1
 8004ef6:	603b      	str	r3, [r7, #0]
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	2b7f      	cmp	r3, #127	; 0x7f
 8004efc:	ddf1      	ble.n	8004ee2 <oled_init+0xae>
	 for(int i = 0; i<4; i++)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	3301      	adds	r3, #1
 8004f02:	607b      	str	r3, [r7, #4]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2b03      	cmp	r3, #3
 8004f08:	dde8      	ble.n	8004edc <oled_init+0xa8>
}
 8004f0a:	bf00      	nop
 8004f0c:	bf00      	nop
 8004f0e:	3708      	adds	r7, #8
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}
 8004f14:	20000a7c 	.word	0x20000a7c

08004f18 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b082      	sub	sp, #8
 8004f1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f1e:	2300      	movs	r3, #0
 8004f20:	607b      	str	r3, [r7, #4]
 8004f22:	4b10      	ldr	r3, [pc, #64]	; (8004f64 <HAL_MspInit+0x4c>)
 8004f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f26:	4a0f      	ldr	r2, [pc, #60]	; (8004f64 <HAL_MspInit+0x4c>)
 8004f28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f2c:	6453      	str	r3, [r2, #68]	; 0x44
 8004f2e:	4b0d      	ldr	r3, [pc, #52]	; (8004f64 <HAL_MspInit+0x4c>)
 8004f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f36:	607b      	str	r3, [r7, #4]
 8004f38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	603b      	str	r3, [r7, #0]
 8004f3e:	4b09      	ldr	r3, [pc, #36]	; (8004f64 <HAL_MspInit+0x4c>)
 8004f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f42:	4a08      	ldr	r2, [pc, #32]	; (8004f64 <HAL_MspInit+0x4c>)
 8004f44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f48:	6413      	str	r3, [r2, #64]	; 0x40
 8004f4a:	4b06      	ldr	r3, [pc, #24]	; (8004f64 <HAL_MspInit+0x4c>)
 8004f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f52:	603b      	str	r3, [r7, #0]
 8004f54:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004f56:	2007      	movs	r0, #7
 8004f58:	f001 f9c4 	bl	80062e4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004f5c:	bf00      	nop
 8004f5e:	3708      	adds	r7, #8
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd80      	pop	{r7, pc}
 8004f64:	40023800 	.word	0x40023800

08004f68 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b08e      	sub	sp, #56	; 0x38
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004f74:	2200      	movs	r2, #0
 8004f76:	601a      	str	r2, [r3, #0]
 8004f78:	605a      	str	r2, [r3, #4]
 8004f7a:	609a      	str	r2, [r3, #8]
 8004f7c:	60da      	str	r2, [r3, #12]
 8004f7e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a45      	ldr	r2, [pc, #276]	; (800509c <HAL_ADC_MspInit+0x134>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d128      	bne.n	8004fdc <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	623b      	str	r3, [r7, #32]
 8004f8e:	4b44      	ldr	r3, [pc, #272]	; (80050a0 <HAL_ADC_MspInit+0x138>)
 8004f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f92:	4a43      	ldr	r2, [pc, #268]	; (80050a0 <HAL_ADC_MspInit+0x138>)
 8004f94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f98:	6453      	str	r3, [r2, #68]	; 0x44
 8004f9a:	4b41      	ldr	r3, [pc, #260]	; (80050a0 <HAL_ADC_MspInit+0x138>)
 8004f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fa2:	623b      	str	r3, [r7, #32]
 8004fa4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	61fb      	str	r3, [r7, #28]
 8004faa:	4b3d      	ldr	r3, [pc, #244]	; (80050a0 <HAL_ADC_MspInit+0x138>)
 8004fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fae:	4a3c      	ldr	r2, [pc, #240]	; (80050a0 <HAL_ADC_MspInit+0x138>)
 8004fb0:	f043 0301 	orr.w	r3, r3, #1
 8004fb4:	6313      	str	r3, [r2, #48]	; 0x30
 8004fb6:	4b3a      	ldr	r3, [pc, #232]	; (80050a0 <HAL_ADC_MspInit+0x138>)
 8004fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fba:	f003 0301 	and.w	r3, r3, #1
 8004fbe:	61fb      	str	r3, [r7, #28]
 8004fc0:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = LDR_Pin;
 8004fc2:	2310      	movs	r3, #16
 8004fc4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004fc6:	2303      	movs	r3, #3
 8004fc8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(LDR_GPIO_Port, &GPIO_InitStruct);
 8004fce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004fd2:	4619      	mov	r1, r3
 8004fd4:	4833      	ldr	r0, [pc, #204]	; (80050a4 <HAL_ADC_MspInit+0x13c>)
 8004fd6:	f001 fa59 	bl	800648c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8004fda:	e05a      	b.n	8005092 <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC2)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a31      	ldr	r2, [pc, #196]	; (80050a8 <HAL_ADC_MspInit+0x140>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d128      	bne.n	8005038 <HAL_ADC_MspInit+0xd0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	61bb      	str	r3, [r7, #24]
 8004fea:	4b2d      	ldr	r3, [pc, #180]	; (80050a0 <HAL_ADC_MspInit+0x138>)
 8004fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fee:	4a2c      	ldr	r2, [pc, #176]	; (80050a0 <HAL_ADC_MspInit+0x138>)
 8004ff0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004ff4:	6453      	str	r3, [r2, #68]	; 0x44
 8004ff6:	4b2a      	ldr	r3, [pc, #168]	; (80050a0 <HAL_ADC_MspInit+0x138>)
 8004ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ffa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ffe:	61bb      	str	r3, [r7, #24]
 8005000:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005002:	2300      	movs	r3, #0
 8005004:	617b      	str	r3, [r7, #20]
 8005006:	4b26      	ldr	r3, [pc, #152]	; (80050a0 <HAL_ADC_MspInit+0x138>)
 8005008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800500a:	4a25      	ldr	r2, [pc, #148]	; (80050a0 <HAL_ADC_MspInit+0x138>)
 800500c:	f043 0302 	orr.w	r3, r3, #2
 8005010:	6313      	str	r3, [r2, #48]	; 0x30
 8005012:	4b23      	ldr	r3, [pc, #140]	; (80050a0 <HAL_ADC_MspInit+0x138>)
 8005014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005016:	f003 0302 	and.w	r3, r3, #2
 800501a:	617b      	str	r3, [r7, #20]
 800501c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = HW_390_Pin;
 800501e:	2301      	movs	r3, #1
 8005020:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005022:	2303      	movs	r3, #3
 8005024:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005026:	2300      	movs	r3, #0
 8005028:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(HW_390_GPIO_Port, &GPIO_InitStruct);
 800502a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800502e:	4619      	mov	r1, r3
 8005030:	481e      	ldr	r0, [pc, #120]	; (80050ac <HAL_ADC_MspInit+0x144>)
 8005032:	f001 fa2b 	bl	800648c <HAL_GPIO_Init>
}
 8005036:	e02c      	b.n	8005092 <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC3)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a1c      	ldr	r2, [pc, #112]	; (80050b0 <HAL_ADC_MspInit+0x148>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d127      	bne.n	8005092 <HAL_ADC_MspInit+0x12a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8005042:	2300      	movs	r3, #0
 8005044:	613b      	str	r3, [r7, #16]
 8005046:	4b16      	ldr	r3, [pc, #88]	; (80050a0 <HAL_ADC_MspInit+0x138>)
 8005048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800504a:	4a15      	ldr	r2, [pc, #84]	; (80050a0 <HAL_ADC_MspInit+0x138>)
 800504c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005050:	6453      	str	r3, [r2, #68]	; 0x44
 8005052:	4b13      	ldr	r3, [pc, #76]	; (80050a0 <HAL_ADC_MspInit+0x138>)
 8005054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005056:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800505a:	613b      	str	r3, [r7, #16]
 800505c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800505e:	2300      	movs	r3, #0
 8005060:	60fb      	str	r3, [r7, #12]
 8005062:	4b0f      	ldr	r3, [pc, #60]	; (80050a0 <HAL_ADC_MspInit+0x138>)
 8005064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005066:	4a0e      	ldr	r2, [pc, #56]	; (80050a0 <HAL_ADC_MspInit+0x138>)
 8005068:	f043 0304 	orr.w	r3, r3, #4
 800506c:	6313      	str	r3, [r2, #48]	; 0x30
 800506e:	4b0c      	ldr	r3, [pc, #48]	; (80050a0 <HAL_ADC_MspInit+0x138>)
 8005070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005072:	f003 0304 	and.w	r3, r3, #4
 8005076:	60fb      	str	r3, [r7, #12]
 8005078:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Rain_Pin;
 800507a:	2302      	movs	r3, #2
 800507c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800507e:	2303      	movs	r3, #3
 8005080:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005082:	2300      	movs	r3, #0
 8005084:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Rain_GPIO_Port, &GPIO_InitStruct);
 8005086:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800508a:	4619      	mov	r1, r3
 800508c:	4809      	ldr	r0, [pc, #36]	; (80050b4 <HAL_ADC_MspInit+0x14c>)
 800508e:	f001 f9fd 	bl	800648c <HAL_GPIO_Init>
}
 8005092:	bf00      	nop
 8005094:	3738      	adds	r7, #56	; 0x38
 8005096:	46bd      	mov	sp, r7
 8005098:	bd80      	pop	{r7, pc}
 800509a:	bf00      	nop
 800509c:	40012000 	.word	0x40012000
 80050a0:	40023800 	.word	0x40023800
 80050a4:	40020000 	.word	0x40020000
 80050a8:	40012100 	.word	0x40012100
 80050ac:	40020400 	.word	0x40020400
 80050b0:	40012200 	.word	0x40012200
 80050b4:	40020800 	.word	0x40020800

080050b8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b08a      	sub	sp, #40	; 0x28
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050c0:	f107 0314 	add.w	r3, r7, #20
 80050c4:	2200      	movs	r2, #0
 80050c6:	601a      	str	r2, [r3, #0]
 80050c8:	605a      	str	r2, [r3, #4]
 80050ca:	609a      	str	r2, [r3, #8]
 80050cc:	60da      	str	r2, [r3, #12]
 80050ce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a19      	ldr	r2, [pc, #100]	; (800513c <HAL_I2C_MspInit+0x84>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d12c      	bne.n	8005134 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80050da:	2300      	movs	r3, #0
 80050dc:	613b      	str	r3, [r7, #16]
 80050de:	4b18      	ldr	r3, [pc, #96]	; (8005140 <HAL_I2C_MspInit+0x88>)
 80050e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050e2:	4a17      	ldr	r2, [pc, #92]	; (8005140 <HAL_I2C_MspInit+0x88>)
 80050e4:	f043 0302 	orr.w	r3, r3, #2
 80050e8:	6313      	str	r3, [r2, #48]	; 0x30
 80050ea:	4b15      	ldr	r3, [pc, #84]	; (8005140 <HAL_I2C_MspInit+0x88>)
 80050ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ee:	f003 0302 	and.w	r3, r3, #2
 80050f2:	613b      	str	r3, [r7, #16]
 80050f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCK_Pin|OLED_SDA_Pin;
 80050f6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80050fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80050fc:	2312      	movs	r3, #18
 80050fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005100:	2300      	movs	r3, #0
 8005102:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005104:	2303      	movs	r3, #3
 8005106:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005108:	2304      	movs	r3, #4
 800510a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800510c:	f107 0314 	add.w	r3, r7, #20
 8005110:	4619      	mov	r1, r3
 8005112:	480c      	ldr	r0, [pc, #48]	; (8005144 <HAL_I2C_MspInit+0x8c>)
 8005114:	f001 f9ba 	bl	800648c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005118:	2300      	movs	r3, #0
 800511a:	60fb      	str	r3, [r7, #12]
 800511c:	4b08      	ldr	r3, [pc, #32]	; (8005140 <HAL_I2C_MspInit+0x88>)
 800511e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005120:	4a07      	ldr	r2, [pc, #28]	; (8005140 <HAL_I2C_MspInit+0x88>)
 8005122:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005126:	6413      	str	r3, [r2, #64]	; 0x40
 8005128:	4b05      	ldr	r3, [pc, #20]	; (8005140 <HAL_I2C_MspInit+0x88>)
 800512a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800512c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005130:	60fb      	str	r3, [r7, #12]
 8005132:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005134:	bf00      	nop
 8005136:	3728      	adds	r7, #40	; 0x28
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}
 800513c:	40005400 	.word	0x40005400
 8005140:	40023800 	.word	0x40023800
 8005144:	40020400 	.word	0x40020400

08005148 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005148:	b480      	push	{r7}
 800514a:	b08b      	sub	sp, #44	; 0x2c
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a51      	ldr	r2, [pc, #324]	; (800529c <HAL_TIM_Base_MspInit+0x154>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d10e      	bne.n	8005178 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800515a:	2300      	movs	r3, #0
 800515c:	627b      	str	r3, [r7, #36]	; 0x24
 800515e:	4b50      	ldr	r3, [pc, #320]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 8005160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005162:	4a4f      	ldr	r2, [pc, #316]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 8005164:	f043 0301 	orr.w	r3, r3, #1
 8005168:	6453      	str	r3, [r2, #68]	; 0x44
 800516a:	4b4d      	ldr	r3, [pc, #308]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 800516c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800516e:	f003 0301 	and.w	r3, r3, #1
 8005172:	627b      	str	r3, [r7, #36]	; 0x24
 8005174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8005176:	e08a      	b.n	800528e <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM2)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005180:	d10e      	bne.n	80051a0 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005182:	2300      	movs	r3, #0
 8005184:	623b      	str	r3, [r7, #32]
 8005186:	4b46      	ldr	r3, [pc, #280]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 8005188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800518a:	4a45      	ldr	r2, [pc, #276]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 800518c:	f043 0301 	orr.w	r3, r3, #1
 8005190:	6413      	str	r3, [r2, #64]	; 0x40
 8005192:	4b43      	ldr	r3, [pc, #268]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 8005194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005196:	f003 0301 	and.w	r3, r3, #1
 800519a:	623b      	str	r3, [r7, #32]
 800519c:	6a3b      	ldr	r3, [r7, #32]
}
 800519e:	e076      	b.n	800528e <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM3)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a3f      	ldr	r2, [pc, #252]	; (80052a4 <HAL_TIM_Base_MspInit+0x15c>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d10e      	bne.n	80051c8 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80051aa:	2300      	movs	r3, #0
 80051ac:	61fb      	str	r3, [r7, #28]
 80051ae:	4b3c      	ldr	r3, [pc, #240]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 80051b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b2:	4a3b      	ldr	r2, [pc, #236]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 80051b4:	f043 0302 	orr.w	r3, r3, #2
 80051b8:	6413      	str	r3, [r2, #64]	; 0x40
 80051ba:	4b39      	ldr	r3, [pc, #228]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 80051bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051be:	f003 0302 	and.w	r3, r3, #2
 80051c2:	61fb      	str	r3, [r7, #28]
 80051c4:	69fb      	ldr	r3, [r7, #28]
}
 80051c6:	e062      	b.n	800528e <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM4)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a36      	ldr	r2, [pc, #216]	; (80052a8 <HAL_TIM_Base_MspInit+0x160>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d10e      	bne.n	80051f0 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80051d2:	2300      	movs	r3, #0
 80051d4:	61bb      	str	r3, [r7, #24]
 80051d6:	4b32      	ldr	r3, [pc, #200]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 80051d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051da:	4a31      	ldr	r2, [pc, #196]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 80051dc:	f043 0304 	orr.w	r3, r3, #4
 80051e0:	6413      	str	r3, [r2, #64]	; 0x40
 80051e2:	4b2f      	ldr	r3, [pc, #188]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 80051e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e6:	f003 0304 	and.w	r3, r3, #4
 80051ea:	61bb      	str	r3, [r7, #24]
 80051ec:	69bb      	ldr	r3, [r7, #24]
}
 80051ee:	e04e      	b.n	800528e <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM5)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a2d      	ldr	r2, [pc, #180]	; (80052ac <HAL_TIM_Base_MspInit+0x164>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d10e      	bne.n	8005218 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80051fa:	2300      	movs	r3, #0
 80051fc:	617b      	str	r3, [r7, #20]
 80051fe:	4b28      	ldr	r3, [pc, #160]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 8005200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005202:	4a27      	ldr	r2, [pc, #156]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 8005204:	f043 0308 	orr.w	r3, r3, #8
 8005208:	6413      	str	r3, [r2, #64]	; 0x40
 800520a:	4b25      	ldr	r3, [pc, #148]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 800520c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800520e:	f003 0308 	and.w	r3, r3, #8
 8005212:	617b      	str	r3, [r7, #20]
 8005214:	697b      	ldr	r3, [r7, #20]
}
 8005216:	e03a      	b.n	800528e <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM6)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a24      	ldr	r2, [pc, #144]	; (80052b0 <HAL_TIM_Base_MspInit+0x168>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d10e      	bne.n	8005240 <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005222:	2300      	movs	r3, #0
 8005224:	613b      	str	r3, [r7, #16]
 8005226:	4b1e      	ldr	r3, [pc, #120]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 8005228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800522a:	4a1d      	ldr	r2, [pc, #116]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 800522c:	f043 0310 	orr.w	r3, r3, #16
 8005230:	6413      	str	r3, [r2, #64]	; 0x40
 8005232:	4b1b      	ldr	r3, [pc, #108]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 8005234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005236:	f003 0310 	and.w	r3, r3, #16
 800523a:	613b      	str	r3, [r7, #16]
 800523c:	693b      	ldr	r3, [r7, #16]
}
 800523e:	e026      	b.n	800528e <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM8)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a1b      	ldr	r2, [pc, #108]	; (80052b4 <HAL_TIM_Base_MspInit+0x16c>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d10e      	bne.n	8005268 <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800524a:	2300      	movs	r3, #0
 800524c:	60fb      	str	r3, [r7, #12]
 800524e:	4b14      	ldr	r3, [pc, #80]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 8005250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005252:	4a13      	ldr	r2, [pc, #76]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 8005254:	f043 0302 	orr.w	r3, r3, #2
 8005258:	6453      	str	r3, [r2, #68]	; 0x44
 800525a:	4b11      	ldr	r3, [pc, #68]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 800525c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800525e:	f003 0302 	and.w	r3, r3, #2
 8005262:	60fb      	str	r3, [r7, #12]
 8005264:	68fb      	ldr	r3, [r7, #12]
}
 8005266:	e012      	b.n	800528e <HAL_TIM_Base_MspInit+0x146>
  else if(htim_base->Instance==TIM9)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a12      	ldr	r2, [pc, #72]	; (80052b8 <HAL_TIM_Base_MspInit+0x170>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d10d      	bne.n	800528e <HAL_TIM_Base_MspInit+0x146>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8005272:	2300      	movs	r3, #0
 8005274:	60bb      	str	r3, [r7, #8]
 8005276:	4b0a      	ldr	r3, [pc, #40]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 8005278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800527a:	4a09      	ldr	r2, [pc, #36]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 800527c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005280:	6453      	str	r3, [r2, #68]	; 0x44
 8005282:	4b07      	ldr	r3, [pc, #28]	; (80052a0 <HAL_TIM_Base_MspInit+0x158>)
 8005284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005286:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800528a:	60bb      	str	r3, [r7, #8]
 800528c:	68bb      	ldr	r3, [r7, #8]
}
 800528e:	bf00      	nop
 8005290:	372c      	adds	r7, #44	; 0x2c
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr
 800529a:	bf00      	nop
 800529c:	40010000 	.word	0x40010000
 80052a0:	40023800 	.word	0x40023800
 80052a4:	40000400 	.word	0x40000400
 80052a8:	40000800 	.word	0x40000800
 80052ac:	40000c00 	.word	0x40000c00
 80052b0:	40001000 	.word	0x40001000
 80052b4:	40010400 	.word	0x40010400
 80052b8:	40014000 	.word	0x40014000

080052bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b08e      	sub	sp, #56	; 0x38
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80052c8:	2200      	movs	r2, #0
 80052ca:	601a      	str	r2, [r3, #0]
 80052cc:	605a      	str	r2, [r3, #4]
 80052ce:	609a      	str	r2, [r3, #8]
 80052d0:	60da      	str	r2, [r3, #12]
 80052d2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a7a      	ldr	r2, [pc, #488]	; (80054c4 <HAL_TIM_MspPostInit+0x208>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d11f      	bne.n	800531e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052de:	2300      	movs	r3, #0
 80052e0:	623b      	str	r3, [r7, #32]
 80052e2:	4b79      	ldr	r3, [pc, #484]	; (80054c8 <HAL_TIM_MspPostInit+0x20c>)
 80052e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052e6:	4a78      	ldr	r2, [pc, #480]	; (80054c8 <HAL_TIM_MspPostInit+0x20c>)
 80052e8:	f043 0301 	orr.w	r3, r3, #1
 80052ec:	6313      	str	r3, [r2, #48]	; 0x30
 80052ee:	4b76      	ldr	r3, [pc, #472]	; (80054c8 <HAL_TIM_MspPostInit+0x20c>)
 80052f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052f2:	f003 0301 	and.w	r3, r3, #1
 80052f6:	623b      	str	r3, [r7, #32]
 80052f8:	6a3b      	ldr	r3, [r7, #32]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = L_GamingG_Pin|L_GamingR_Pin|L_GamingB_Pin;
 80052fa:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80052fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005300:	2302      	movs	r3, #2
 8005302:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005304:	2300      	movs	r3, #0
 8005306:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005308:	2300      	movs	r3, #0
 800530a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800530c:	2301      	movs	r3, #1
 800530e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005310:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005314:	4619      	mov	r1, r3
 8005316:	486d      	ldr	r0, [pc, #436]	; (80054cc <HAL_TIM_MspPostInit+0x210>)
 8005318:	f001 f8b8 	bl	800648c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 800531c:	e0cd      	b.n	80054ba <HAL_TIM_MspPostInit+0x1fe>
  else if(htim->Instance==TIM2)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005326:	d13d      	bne.n	80053a4 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005328:	2300      	movs	r3, #0
 800532a:	61fb      	str	r3, [r7, #28]
 800532c:	4b66      	ldr	r3, [pc, #408]	; (80054c8 <HAL_TIM_MspPostInit+0x20c>)
 800532e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005330:	4a65      	ldr	r2, [pc, #404]	; (80054c8 <HAL_TIM_MspPostInit+0x20c>)
 8005332:	f043 0301 	orr.w	r3, r3, #1
 8005336:	6313      	str	r3, [r2, #48]	; 0x30
 8005338:	4b63      	ldr	r3, [pc, #396]	; (80054c8 <HAL_TIM_MspPostInit+0x20c>)
 800533a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800533c:	f003 0301 	and.w	r3, r3, #1
 8005340:	61fb      	str	r3, [r7, #28]
 8005342:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005344:	2300      	movs	r3, #0
 8005346:	61bb      	str	r3, [r7, #24]
 8005348:	4b5f      	ldr	r3, [pc, #380]	; (80054c8 <HAL_TIM_MspPostInit+0x20c>)
 800534a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800534c:	4a5e      	ldr	r2, [pc, #376]	; (80054c8 <HAL_TIM_MspPostInit+0x20c>)
 800534e:	f043 0302 	orr.w	r3, r3, #2
 8005352:	6313      	str	r3, [r2, #48]	; 0x30
 8005354:	4b5c      	ldr	r3, [pc, #368]	; (80054c8 <HAL_TIM_MspPostInit+0x20c>)
 8005356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005358:	f003 0302 	and.w	r3, r3, #2
 800535c:	61bb      	str	r3, [r7, #24]
 800535e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = Parcel_Servo_Pin|Garage_Servo_Pin;
 8005360:	2303      	movs	r3, #3
 8005362:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005364:	2302      	movs	r3, #2
 8005366:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005368:	2300      	movs	r3, #0
 800536a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800536c:	2300      	movs	r3, #0
 800536e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005370:	2301      	movs	r3, #1
 8005372:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005374:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005378:	4619      	mov	r1, r3
 800537a:	4854      	ldr	r0, [pc, #336]	; (80054cc <HAL_TIM_MspPostInit+0x210>)
 800537c:	f001 f886 	bl	800648c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Awning_Servo_Pin;
 8005380:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005384:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005386:	2302      	movs	r3, #2
 8005388:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800538a:	2300      	movs	r3, #0
 800538c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800538e:	2300      	movs	r3, #0
 8005390:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005392:	2301      	movs	r3, #1
 8005394:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(Awning_Servo_GPIO_Port, &GPIO_InitStruct);
 8005396:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800539a:	4619      	mov	r1, r3
 800539c:	484c      	ldr	r0, [pc, #304]	; (80054d0 <HAL_TIM_MspPostInit+0x214>)
 800539e:	f001 f875 	bl	800648c <HAL_GPIO_Init>
}
 80053a2:	e08a      	b.n	80054ba <HAL_TIM_MspPostInit+0x1fe>
  else if(htim->Instance==TIM3)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a4a      	ldr	r2, [pc, #296]	; (80054d4 <HAL_TIM_MspPostInit+0x218>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d13d      	bne.n	800542a <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80053ae:	2300      	movs	r3, #0
 80053b0:	617b      	str	r3, [r7, #20]
 80053b2:	4b45      	ldr	r3, [pc, #276]	; (80054c8 <HAL_TIM_MspPostInit+0x20c>)
 80053b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053b6:	4a44      	ldr	r2, [pc, #272]	; (80054c8 <HAL_TIM_MspPostInit+0x20c>)
 80053b8:	f043 0301 	orr.w	r3, r3, #1
 80053bc:	6313      	str	r3, [r2, #48]	; 0x30
 80053be:	4b42      	ldr	r3, [pc, #264]	; (80054c8 <HAL_TIM_MspPostInit+0x20c>)
 80053c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053c2:	f003 0301 	and.w	r3, r3, #1
 80053c6:	617b      	str	r3, [r7, #20]
 80053c8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80053ca:	2300      	movs	r3, #0
 80053cc:	613b      	str	r3, [r7, #16]
 80053ce:	4b3e      	ldr	r3, [pc, #248]	; (80054c8 <HAL_TIM_MspPostInit+0x20c>)
 80053d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053d2:	4a3d      	ldr	r2, [pc, #244]	; (80054c8 <HAL_TIM_MspPostInit+0x20c>)
 80053d4:	f043 0304 	orr.w	r3, r3, #4
 80053d8:	6313      	str	r3, [r2, #48]	; 0x30
 80053da:	4b3b      	ldr	r3, [pc, #236]	; (80054c8 <HAL_TIM_MspPostInit+0x20c>)
 80053dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053de:	f003 0304 	and.w	r3, r3, #4
 80053e2:	613b      	str	r3, [r7, #16]
 80053e4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Bedroom_Servo_Pin;
 80053e6:	2380      	movs	r3, #128	; 0x80
 80053e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053ea:	2302      	movs	r3, #2
 80053ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053ee:	2300      	movs	r3, #0
 80053f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053f2:	2300      	movs	r3, #0
 80053f4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80053f6:	2302      	movs	r3, #2
 80053f8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(Bedroom_Servo_GPIO_Port, &GPIO_InitStruct);
 80053fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80053fe:	4619      	mov	r1, r3
 8005400:	4832      	ldr	r0, [pc, #200]	; (80054cc <HAL_TIM_MspPostInit+0x210>)
 8005402:	f001 f843 	bl	800648c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Office_Servo_Pin|Living_Servo_Pin;
 8005406:	f44f 7340 	mov.w	r3, #768	; 0x300
 800540a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800540c:	2302      	movs	r3, #2
 800540e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005410:	2300      	movs	r3, #0
 8005412:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005414:	2300      	movs	r3, #0
 8005416:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005418:	2302      	movs	r3, #2
 800541a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800541c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005420:	4619      	mov	r1, r3
 8005422:	482d      	ldr	r0, [pc, #180]	; (80054d8 <HAL_TIM_MspPostInit+0x21c>)
 8005424:	f001 f832 	bl	800648c <HAL_GPIO_Init>
}
 8005428:	e047      	b.n	80054ba <HAL_TIM_MspPostInit+0x1fe>
  else if(htim->Instance==TIM4)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a2b      	ldr	r2, [pc, #172]	; (80054dc <HAL_TIM_MspPostInit+0x220>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d11f      	bne.n	8005474 <HAL_TIM_MspPostInit+0x1b8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005434:	2300      	movs	r3, #0
 8005436:	60fb      	str	r3, [r7, #12]
 8005438:	4b23      	ldr	r3, [pc, #140]	; (80054c8 <HAL_TIM_MspPostInit+0x20c>)
 800543a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800543c:	4a22      	ldr	r2, [pc, #136]	; (80054c8 <HAL_TIM_MspPostInit+0x20c>)
 800543e:	f043 0308 	orr.w	r3, r3, #8
 8005442:	6313      	str	r3, [r2, #48]	; 0x30
 8005444:	4b20      	ldr	r3, [pc, #128]	; (80054c8 <HAL_TIM_MspPostInit+0x20c>)
 8005446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005448:	f003 0308 	and.w	r3, r3, #8
 800544c:	60fb      	str	r3, [r7, #12]
 800544e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Buzzer_Pin;
 8005450:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005454:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005456:	2302      	movs	r3, #2
 8005458:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800545a:	2300      	movs	r3, #0
 800545c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800545e:	2300      	movs	r3, #0
 8005460:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005462:	2302      	movs	r3, #2
 8005464:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8005466:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800546a:	4619      	mov	r1, r3
 800546c:	481c      	ldr	r0, [pc, #112]	; (80054e0 <HAL_TIM_MspPostInit+0x224>)
 800546e:	f001 f80d 	bl	800648c <HAL_GPIO_Init>
}
 8005472:	e022      	b.n	80054ba <HAL_TIM_MspPostInit+0x1fe>
  else if(htim->Instance==TIM9)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a1a      	ldr	r2, [pc, #104]	; (80054e4 <HAL_TIM_MspPostInit+0x228>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d11d      	bne.n	80054ba <HAL_TIM_MspPostInit+0x1fe>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800547e:	2300      	movs	r3, #0
 8005480:	60bb      	str	r3, [r7, #8]
 8005482:	4b11      	ldr	r3, [pc, #68]	; (80054c8 <HAL_TIM_MspPostInit+0x20c>)
 8005484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005486:	4a10      	ldr	r2, [pc, #64]	; (80054c8 <HAL_TIM_MspPostInit+0x20c>)
 8005488:	f043 0310 	orr.w	r3, r3, #16
 800548c:	6313      	str	r3, [r2, #48]	; 0x30
 800548e:	4b0e      	ldr	r3, [pc, #56]	; (80054c8 <HAL_TIM_MspPostInit+0x20c>)
 8005490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005492:	f003 0310 	and.w	r3, r3, #16
 8005496:	60bb      	str	r3, [r7, #8]
 8005498:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800549a:	2320      	movs	r3, #32
 800549c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800549e:	2302      	movs	r3, #2
 80054a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054a2:	2300      	movs	r3, #0
 80054a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054a6:	2300      	movs	r3, #0
 80054a8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80054aa:	2303      	movs	r3, #3
 80054ac:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80054ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80054b2:	4619      	mov	r1, r3
 80054b4:	480c      	ldr	r0, [pc, #48]	; (80054e8 <HAL_TIM_MspPostInit+0x22c>)
 80054b6:	f000 ffe9 	bl	800648c <HAL_GPIO_Init>
}
 80054ba:	bf00      	nop
 80054bc:	3738      	adds	r7, #56	; 0x38
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}
 80054c2:	bf00      	nop
 80054c4:	40010000 	.word	0x40010000
 80054c8:	40023800 	.word	0x40023800
 80054cc:	40020000 	.word	0x40020000
 80054d0:	40020400 	.word	0x40020400
 80054d4:	40000400 	.word	0x40000400
 80054d8:	40020800 	.word	0x40020800
 80054dc:	40000800 	.word	0x40000800
 80054e0:	40020c00 	.word	0x40020c00
 80054e4:	40014000 	.word	0x40014000
 80054e8:	40021000 	.word	0x40021000

080054ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b08e      	sub	sp, #56	; 0x38
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80054f8:	2200      	movs	r2, #0
 80054fa:	601a      	str	r2, [r3, #0]
 80054fc:	605a      	str	r2, [r3, #4]
 80054fe:	609a      	str	r2, [r3, #8]
 8005500:	60da      	str	r2, [r3, #12]
 8005502:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a63      	ldr	r2, [pc, #396]	; (8005698 <HAL_UART_MspInit+0x1ac>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d134      	bne.n	8005578 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800550e:	2300      	movs	r3, #0
 8005510:	623b      	str	r3, [r7, #32]
 8005512:	4b62      	ldr	r3, [pc, #392]	; (800569c <HAL_UART_MspInit+0x1b0>)
 8005514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005516:	4a61      	ldr	r2, [pc, #388]	; (800569c <HAL_UART_MspInit+0x1b0>)
 8005518:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800551c:	6413      	str	r3, [r2, #64]	; 0x40
 800551e:	4b5f      	ldr	r3, [pc, #380]	; (800569c <HAL_UART_MspInit+0x1b0>)
 8005520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005522:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005526:	623b      	str	r3, [r7, #32]
 8005528:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800552a:	2300      	movs	r3, #0
 800552c:	61fb      	str	r3, [r7, #28]
 800552e:	4b5b      	ldr	r3, [pc, #364]	; (800569c <HAL_UART_MspInit+0x1b0>)
 8005530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005532:	4a5a      	ldr	r2, [pc, #360]	; (800569c <HAL_UART_MspInit+0x1b0>)
 8005534:	f043 0301 	orr.w	r3, r3, #1
 8005538:	6313      	str	r3, [r2, #48]	; 0x30
 800553a:	4b58      	ldr	r3, [pc, #352]	; (800569c <HAL_UART_MspInit+0x1b0>)
 800553c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800553e:	f003 0301 	and.w	r3, r3, #1
 8005542:	61fb      	str	r3, [r7, #28]
 8005544:	69fb      	ldr	r3, [r7, #28]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005546:	230c      	movs	r3, #12
 8005548:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800554a:	2302      	movs	r3, #2
 800554c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800554e:	2300      	movs	r3, #0
 8005550:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005552:	2303      	movs	r3, #3
 8005554:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005556:	2307      	movs	r3, #7
 8005558:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800555a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800555e:	4619      	mov	r1, r3
 8005560:	484f      	ldr	r0, [pc, #316]	; (80056a0 <HAL_UART_MspInit+0x1b4>)
 8005562:	f000 ff93 	bl	800648c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005566:	2200      	movs	r2, #0
 8005568:	2100      	movs	r1, #0
 800556a:	2026      	movs	r0, #38	; 0x26
 800556c:	f000 fec5 	bl	80062fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005570:	2026      	movs	r0, #38	; 0x26
 8005572:	f000 fede 	bl	8006332 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8005576:	e08a      	b.n	800568e <HAL_UART_MspInit+0x1a2>
  else if(huart->Instance==USART3)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a49      	ldr	r2, [pc, #292]	; (80056a4 <HAL_UART_MspInit+0x1b8>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d14c      	bne.n	800561c <HAL_UART_MspInit+0x130>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005582:	2300      	movs	r3, #0
 8005584:	61bb      	str	r3, [r7, #24]
 8005586:	4b45      	ldr	r3, [pc, #276]	; (800569c <HAL_UART_MspInit+0x1b0>)
 8005588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800558a:	4a44      	ldr	r2, [pc, #272]	; (800569c <HAL_UART_MspInit+0x1b0>)
 800558c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005590:	6413      	str	r3, [r2, #64]	; 0x40
 8005592:	4b42      	ldr	r3, [pc, #264]	; (800569c <HAL_UART_MspInit+0x1b0>)
 8005594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005596:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800559a:	61bb      	str	r3, [r7, #24]
 800559c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800559e:	2300      	movs	r3, #0
 80055a0:	617b      	str	r3, [r7, #20]
 80055a2:	4b3e      	ldr	r3, [pc, #248]	; (800569c <HAL_UART_MspInit+0x1b0>)
 80055a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a6:	4a3d      	ldr	r2, [pc, #244]	; (800569c <HAL_UART_MspInit+0x1b0>)
 80055a8:	f043 0302 	orr.w	r3, r3, #2
 80055ac:	6313      	str	r3, [r2, #48]	; 0x30
 80055ae:	4b3b      	ldr	r3, [pc, #236]	; (800569c <HAL_UART_MspInit+0x1b0>)
 80055b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055b2:	f003 0302 	and.w	r3, r3, #2
 80055b6:	617b      	str	r3, [r7, #20]
 80055b8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80055ba:	2300      	movs	r3, #0
 80055bc:	613b      	str	r3, [r7, #16]
 80055be:	4b37      	ldr	r3, [pc, #220]	; (800569c <HAL_UART_MspInit+0x1b0>)
 80055c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055c2:	4a36      	ldr	r2, [pc, #216]	; (800569c <HAL_UART_MspInit+0x1b0>)
 80055c4:	f043 0308 	orr.w	r3, r3, #8
 80055c8:	6313      	str	r3, [r2, #48]	; 0x30
 80055ca:	4b34      	ldr	r3, [pc, #208]	; (800569c <HAL_UART_MspInit+0x1b0>)
 80055cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ce:	f003 0308 	and.w	r3, r3, #8
 80055d2:	613b      	str	r3, [r7, #16]
 80055d4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80055d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80055da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055dc:	2302      	movs	r3, #2
 80055de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055e0:	2300      	movs	r3, #0
 80055e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80055e4:	2303      	movs	r3, #3
 80055e6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80055e8:	2307      	movs	r3, #7
 80055ea:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80055f0:	4619      	mov	r1, r3
 80055f2:	482d      	ldr	r0, [pc, #180]	; (80056a8 <HAL_UART_MspInit+0x1bc>)
 80055f4:	f000 ff4a 	bl	800648c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80055f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80055fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055fe:	2302      	movs	r3, #2
 8005600:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005602:	2300      	movs	r3, #0
 8005604:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005606:	2303      	movs	r3, #3
 8005608:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800560a:	2307      	movs	r3, #7
 800560c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800560e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005612:	4619      	mov	r1, r3
 8005614:	4825      	ldr	r0, [pc, #148]	; (80056ac <HAL_UART_MspInit+0x1c0>)
 8005616:	f000 ff39 	bl	800648c <HAL_GPIO_Init>
}
 800561a:	e038      	b.n	800568e <HAL_UART_MspInit+0x1a2>
  else if(huart->Instance==USART6)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a23      	ldr	r2, [pc, #140]	; (80056b0 <HAL_UART_MspInit+0x1c4>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d133      	bne.n	800568e <HAL_UART_MspInit+0x1a2>
    __HAL_RCC_USART6_CLK_ENABLE();
 8005626:	2300      	movs	r3, #0
 8005628:	60fb      	str	r3, [r7, #12]
 800562a:	4b1c      	ldr	r3, [pc, #112]	; (800569c <HAL_UART_MspInit+0x1b0>)
 800562c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800562e:	4a1b      	ldr	r2, [pc, #108]	; (800569c <HAL_UART_MspInit+0x1b0>)
 8005630:	f043 0320 	orr.w	r3, r3, #32
 8005634:	6453      	str	r3, [r2, #68]	; 0x44
 8005636:	4b19      	ldr	r3, [pc, #100]	; (800569c <HAL_UART_MspInit+0x1b0>)
 8005638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800563a:	f003 0320 	and.w	r3, r3, #32
 800563e:	60fb      	str	r3, [r7, #12]
 8005640:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005642:	2300      	movs	r3, #0
 8005644:	60bb      	str	r3, [r7, #8]
 8005646:	4b15      	ldr	r3, [pc, #84]	; (800569c <HAL_UART_MspInit+0x1b0>)
 8005648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800564a:	4a14      	ldr	r2, [pc, #80]	; (800569c <HAL_UART_MspInit+0x1b0>)
 800564c:	f043 0304 	orr.w	r3, r3, #4
 8005650:	6313      	str	r3, [r2, #48]	; 0x30
 8005652:	4b12      	ldr	r3, [pc, #72]	; (800569c <HAL_UART_MspInit+0x1b0>)
 8005654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005656:	f003 0304 	and.w	r3, r3, #4
 800565a:	60bb      	str	r3, [r7, #8]
 800565c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800565e:	23c0      	movs	r3, #192	; 0xc0
 8005660:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005662:	2302      	movs	r3, #2
 8005664:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005666:	2300      	movs	r3, #0
 8005668:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800566a:	2303      	movs	r3, #3
 800566c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800566e:	2308      	movs	r3, #8
 8005670:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005672:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005676:	4619      	mov	r1, r3
 8005678:	480e      	ldr	r0, [pc, #56]	; (80056b4 <HAL_UART_MspInit+0x1c8>)
 800567a:	f000 ff07 	bl	800648c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800567e:	2200      	movs	r2, #0
 8005680:	2100      	movs	r1, #0
 8005682:	2047      	movs	r0, #71	; 0x47
 8005684:	f000 fe39 	bl	80062fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8005688:	2047      	movs	r0, #71	; 0x47
 800568a:	f000 fe52 	bl	8006332 <HAL_NVIC_EnableIRQ>
}
 800568e:	bf00      	nop
 8005690:	3738      	adds	r7, #56	; 0x38
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	40004400 	.word	0x40004400
 800569c:	40023800 	.word	0x40023800
 80056a0:	40020000 	.word	0x40020000
 80056a4:	40004800 	.word	0x40004800
 80056a8:	40020400 	.word	0x40020400
 80056ac:	40020c00 	.word	0x40020c00
 80056b0:	40011400 	.word	0x40011400
 80056b4:	40020800 	.word	0x40020800

080056b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80056b8:	b480      	push	{r7}
 80056ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80056bc:	e7fe      	b.n	80056bc <NMI_Handler+0x4>

080056be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80056be:	b480      	push	{r7}
 80056c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80056c2:	e7fe      	b.n	80056c2 <HardFault_Handler+0x4>

080056c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80056c4:	b480      	push	{r7}
 80056c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80056c8:	e7fe      	b.n	80056c8 <MemManage_Handler+0x4>

080056ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80056ca:	b480      	push	{r7}
 80056cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80056ce:	e7fe      	b.n	80056ce <BusFault_Handler+0x4>

080056d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80056d0:	b480      	push	{r7}
 80056d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80056d4:	e7fe      	b.n	80056d4 <UsageFault_Handler+0x4>

080056d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80056d6:	b480      	push	{r7}
 80056d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80056da:	bf00      	nop
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr

080056e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80056e4:	b480      	push	{r7}
 80056e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80056e8:	bf00      	nop
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr

080056f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80056f2:	b480      	push	{r7}
 80056f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80056f6:	bf00      	nop
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr

08005700 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005704:	f000 f90e 	bl	8005924 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005708:	bf00      	nop
 800570a:	bd80      	pop	{r7, pc}

0800570c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8005710:	2001      	movs	r0, #1
 8005712:	f001 f889 	bl	8006828 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8005716:	bf00      	nop
 8005718:	bd80      	pop	{r7, pc}

0800571a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800571a:	b580      	push	{r7, lr}
 800571c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800571e:	2002      	movs	r0, #2
 8005720:	f001 f882 	bl	8006828 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8005724:	bf00      	nop
 8005726:	bd80      	pop	{r7, pc}

08005728 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800572c:	2008      	movs	r0, #8
 800572e:	f001 f87b 	bl	8006828 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8005732:	bf00      	nop
 8005734:	bd80      	pop	{r7, pc}

08005736 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8005736:	b580      	push	{r7, lr}
 8005738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800573a:	2010      	movs	r0, #16
 800573c:	f001 f874 	bl	8006828 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8005740:	bf00      	nop
 8005742:	bd80      	pop	{r7, pc}

08005744 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8005748:	2040      	movs	r0, #64	; 0x40
 800574a:	f001 f86d 	bl	8006828 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800574e:	bf00      	nop
 8005750:	bd80      	pop	{r7, pc}
	...

08005754 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	UART_isr(&huart2);
 8005758:	4803      	ldr	r0, [pc, #12]	; (8005768 <USART2_IRQHandler+0x14>)
 800575a:	f7fd f9b1 	bl	8002ac0 <UART_isr>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800575e:	4802      	ldr	r0, [pc, #8]	; (8005768 <USART2_IRQHandler+0x14>)
 8005760:	f003 f9fe 	bl	8008b60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005764:	bf00      	nop
 8005766:	bd80      	pop	{r7, pc}
 8005768:	20001078 	.word	0x20001078

0800576c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8005770:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005774:	f001 f858 	bl	8006828 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8005778:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800577c:	f001 f854 	bl	8006828 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005780:	bf00      	nop
 8005782:	bd80      	pop	{r7, pc}

08005784 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	UART_isr(&huart6);
 8005788:	4803      	ldr	r0, [pc, #12]	; (8005798 <USART6_IRQHandler+0x14>)
 800578a:	f7fd f999 	bl	8002ac0 <UART_isr>
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800578e:	4802      	ldr	r0, [pc, #8]	; (8005798 <USART6_IRQHandler+0x14>)
 8005790:	f003 f9e6 	bl	8008b60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8005794:	bf00      	nop
 8005796:	bd80      	pop	{r7, pc}
 8005798:	20000fec 	.word	0x20000fec

0800579c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b086      	sub	sp, #24
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80057a4:	4a14      	ldr	r2, [pc, #80]	; (80057f8 <_sbrk+0x5c>)
 80057a6:	4b15      	ldr	r3, [pc, #84]	; (80057fc <_sbrk+0x60>)
 80057a8:	1ad3      	subs	r3, r2, r3
 80057aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80057b0:	4b13      	ldr	r3, [pc, #76]	; (8005800 <_sbrk+0x64>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d102      	bne.n	80057be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80057b8:	4b11      	ldr	r3, [pc, #68]	; (8005800 <_sbrk+0x64>)
 80057ba:	4a12      	ldr	r2, [pc, #72]	; (8005804 <_sbrk+0x68>)
 80057bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80057be:	4b10      	ldr	r3, [pc, #64]	; (8005800 <_sbrk+0x64>)
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	4413      	add	r3, r2
 80057c6:	693a      	ldr	r2, [r7, #16]
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d207      	bcs.n	80057dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80057cc:	f004 f854 	bl	8009878 <__errno>
 80057d0:	4603      	mov	r3, r0
 80057d2:	220c      	movs	r2, #12
 80057d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80057d6:	f04f 33ff 	mov.w	r3, #4294967295
 80057da:	e009      	b.n	80057f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80057dc:	4b08      	ldr	r3, [pc, #32]	; (8005800 <_sbrk+0x64>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80057e2:	4b07      	ldr	r3, [pc, #28]	; (8005800 <_sbrk+0x64>)
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	4413      	add	r3, r2
 80057ea:	4a05      	ldr	r2, [pc, #20]	; (8005800 <_sbrk+0x64>)
 80057ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80057ee:	68fb      	ldr	r3, [r7, #12]
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3718      	adds	r7, #24
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}
 80057f8:	20020000 	.word	0x20020000
 80057fc:	00000400 	.word	0x00000400
 8005800:	20000910 	.word	0x20000910
 8005804:	200010d8 	.word	0x200010d8

08005808 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005808:	b480      	push	{r7}
 800580a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800580c:	4b06      	ldr	r3, [pc, #24]	; (8005828 <SystemInit+0x20>)
 800580e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005812:	4a05      	ldr	r2, [pc, #20]	; (8005828 <SystemInit+0x20>)
 8005814:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005818:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800581c:	bf00      	nop
 800581e:	46bd      	mov	sp, r7
 8005820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005824:	4770      	bx	lr
 8005826:	bf00      	nop
 8005828:	e000ed00 	.word	0xe000ed00

0800582c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800582c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005864 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005830:	480d      	ldr	r0, [pc, #52]	; (8005868 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005832:	490e      	ldr	r1, [pc, #56]	; (800586c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005834:	4a0e      	ldr	r2, [pc, #56]	; (8005870 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005836:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005838:	e002      	b.n	8005840 <LoopCopyDataInit>

0800583a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800583a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800583c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800583e:	3304      	adds	r3, #4

08005840 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005840:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005842:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005844:	d3f9      	bcc.n	800583a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005846:	4a0b      	ldr	r2, [pc, #44]	; (8005874 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005848:	4c0b      	ldr	r4, [pc, #44]	; (8005878 <LoopFillZerobss+0x26>)
  movs r3, #0
 800584a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800584c:	e001      	b.n	8005852 <LoopFillZerobss>

0800584e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800584e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005850:	3204      	adds	r2, #4

08005852 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005852:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005854:	d3fb      	bcc.n	800584e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005856:	f7ff ffd7 	bl	8005808 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800585a:	f004 f813 	bl	8009884 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800585e:	f7fd fe5b 	bl	8003518 <main>
  bx  lr    
 8005862:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005864:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005868:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800586c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8005870:	0800d168 	.word	0x0800d168
  ldr r2, =_sbss
 8005874:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8005878:	200010d8 	.word	0x200010d8

0800587c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800587c:	e7fe      	b.n	800587c <ADC_IRQHandler>
	...

08005880 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005884:	4b0e      	ldr	r3, [pc, #56]	; (80058c0 <HAL_Init+0x40>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4a0d      	ldr	r2, [pc, #52]	; (80058c0 <HAL_Init+0x40>)
 800588a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800588e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005890:	4b0b      	ldr	r3, [pc, #44]	; (80058c0 <HAL_Init+0x40>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a0a      	ldr	r2, [pc, #40]	; (80058c0 <HAL_Init+0x40>)
 8005896:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800589a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800589c:	4b08      	ldr	r3, [pc, #32]	; (80058c0 <HAL_Init+0x40>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a07      	ldr	r2, [pc, #28]	; (80058c0 <HAL_Init+0x40>)
 80058a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80058a8:	2003      	movs	r0, #3
 80058aa:	f000 fd1b 	bl	80062e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80058ae:	2000      	movs	r0, #0
 80058b0:	f000 f808 	bl	80058c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80058b4:	f7ff fb30 	bl	8004f18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80058b8:	2300      	movs	r3, #0
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	bd80      	pop	{r7, pc}
 80058be:	bf00      	nop
 80058c0:	40023c00 	.word	0x40023c00

080058c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b082      	sub	sp, #8
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80058cc:	4b12      	ldr	r3, [pc, #72]	; (8005918 <HAL_InitTick+0x54>)
 80058ce:	681a      	ldr	r2, [r3, #0]
 80058d0:	4b12      	ldr	r3, [pc, #72]	; (800591c <HAL_InitTick+0x58>)
 80058d2:	781b      	ldrb	r3, [r3, #0]
 80058d4:	4619      	mov	r1, r3
 80058d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80058da:	fbb3 f3f1 	udiv	r3, r3, r1
 80058de:	fbb2 f3f3 	udiv	r3, r2, r3
 80058e2:	4618      	mov	r0, r3
 80058e4:	f000 fd33 	bl	800634e <HAL_SYSTICK_Config>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d001      	beq.n	80058f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e00e      	b.n	8005910 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2b0f      	cmp	r3, #15
 80058f6:	d80a      	bhi.n	800590e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80058f8:	2200      	movs	r2, #0
 80058fa:	6879      	ldr	r1, [r7, #4]
 80058fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005900:	f000 fcfb 	bl	80062fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005904:	4a06      	ldr	r2, [pc, #24]	; (8005920 <HAL_InitTick+0x5c>)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800590a:	2300      	movs	r3, #0
 800590c:	e000      	b.n	8005910 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800590e:	2301      	movs	r3, #1
}
 8005910:	4618      	mov	r0, r3
 8005912:	3708      	adds	r7, #8
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}
 8005918:	20000000 	.word	0x20000000
 800591c:	20000008 	.word	0x20000008
 8005920:	20000004 	.word	0x20000004

08005924 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005924:	b480      	push	{r7}
 8005926:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005928:	4b06      	ldr	r3, [pc, #24]	; (8005944 <HAL_IncTick+0x20>)
 800592a:	781b      	ldrb	r3, [r3, #0]
 800592c:	461a      	mov	r2, r3
 800592e:	4b06      	ldr	r3, [pc, #24]	; (8005948 <HAL_IncTick+0x24>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4413      	add	r3, r2
 8005934:	4a04      	ldr	r2, [pc, #16]	; (8005948 <HAL_IncTick+0x24>)
 8005936:	6013      	str	r3, [r2, #0]
}
 8005938:	bf00      	nop
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr
 8005942:	bf00      	nop
 8005944:	20000008 	.word	0x20000008
 8005948:	200010c4 	.word	0x200010c4

0800594c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800594c:	b480      	push	{r7}
 800594e:	af00      	add	r7, sp, #0
  return uwTick;
 8005950:	4b03      	ldr	r3, [pc, #12]	; (8005960 <HAL_GetTick+0x14>)
 8005952:	681b      	ldr	r3, [r3, #0]
}
 8005954:	4618      	mov	r0, r3
 8005956:	46bd      	mov	sp, r7
 8005958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595c:	4770      	bx	lr
 800595e:	bf00      	nop
 8005960:	200010c4 	.word	0x200010c4

08005964 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b084      	sub	sp, #16
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800596c:	f7ff ffee 	bl	800594c <HAL_GetTick>
 8005970:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800597c:	d005      	beq.n	800598a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800597e:	4b0a      	ldr	r3, [pc, #40]	; (80059a8 <HAL_Delay+0x44>)
 8005980:	781b      	ldrb	r3, [r3, #0]
 8005982:	461a      	mov	r2, r3
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	4413      	add	r3, r2
 8005988:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800598a:	bf00      	nop
 800598c:	f7ff ffde 	bl	800594c <HAL_GetTick>
 8005990:	4602      	mov	r2, r0
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	1ad3      	subs	r3, r2, r3
 8005996:	68fa      	ldr	r2, [r7, #12]
 8005998:	429a      	cmp	r2, r3
 800599a:	d8f7      	bhi.n	800598c <HAL_Delay+0x28>
  {
  }
}
 800599c:	bf00      	nop
 800599e:	bf00      	nop
 80059a0:	3710      	adds	r7, #16
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}
 80059a6:	bf00      	nop
 80059a8:	20000008 	.word	0x20000008

080059ac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b084      	sub	sp, #16
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80059b4:	2300      	movs	r3, #0
 80059b6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d101      	bne.n	80059c2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e033      	b.n	8005a2a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d109      	bne.n	80059de <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f7ff facc 	bl	8004f68 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059e2:	f003 0310 	and.w	r3, r3, #16
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d118      	bne.n	8005a1c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ee:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80059f2:	f023 0302 	bic.w	r3, r3, #2
 80059f6:	f043 0202 	orr.w	r2, r3, #2
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f000 faa4 	bl	8005f4c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2200      	movs	r2, #0
 8005a08:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a0e:	f023 0303 	bic.w	r3, r3, #3
 8005a12:	f043 0201 	orr.w	r2, r3, #1
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	641a      	str	r2, [r3, #64]	; 0x40
 8005a1a:	e001      	b.n	8005a20 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2200      	movs	r2, #0
 8005a24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	3710      	adds	r7, #16
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}
	...

08005a34 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b085      	sub	sp, #20
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a46:	2b01      	cmp	r3, #1
 8005a48:	d101      	bne.n	8005a4e <HAL_ADC_Start+0x1a>
 8005a4a:	2302      	movs	r3, #2
 8005a4c:	e0b2      	b.n	8005bb4 <HAL_ADC_Start+0x180>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2201      	movs	r2, #1
 8005a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	f003 0301 	and.w	r3, r3, #1
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d018      	beq.n	8005a96 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	689a      	ldr	r2, [r3, #8]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f042 0201 	orr.w	r2, r2, #1
 8005a72:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005a74:	4b52      	ldr	r3, [pc, #328]	; (8005bc0 <HAL_ADC_Start+0x18c>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a52      	ldr	r2, [pc, #328]	; (8005bc4 <HAL_ADC_Start+0x190>)
 8005a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a7e:	0c9a      	lsrs	r2, r3, #18
 8005a80:	4613      	mov	r3, r2
 8005a82:	005b      	lsls	r3, r3, #1
 8005a84:	4413      	add	r3, r2
 8005a86:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005a88:	e002      	b.n	8005a90 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	3b01      	subs	r3, #1
 8005a8e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1f9      	bne.n	8005a8a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f003 0301 	and.w	r3, r3, #1
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	d17a      	bne.n	8005b9a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aa8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005aac:	f023 0301 	bic.w	r3, r3, #1
 8005ab0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d007      	beq.n	8005ad6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005ace:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ada:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ade:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ae2:	d106      	bne.n	8005af2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ae8:	f023 0206 	bic.w	r2, r3, #6
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	645a      	str	r2, [r3, #68]	; 0x44
 8005af0:	e002      	b.n	8005af8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2200      	movs	r2, #0
 8005af6:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2200      	movs	r2, #0
 8005afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005b00:	4b31      	ldr	r3, [pc, #196]	; (8005bc8 <HAL_ADC_Start+0x194>)
 8005b02:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8005b0c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	f003 031f 	and.w	r3, r3, #31
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d12a      	bne.n	8005b70 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a2b      	ldr	r2, [pc, #172]	; (8005bcc <HAL_ADC_Start+0x198>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d015      	beq.n	8005b50 <HAL_ADC_Start+0x11c>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4a29      	ldr	r2, [pc, #164]	; (8005bd0 <HAL_ADC_Start+0x19c>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d105      	bne.n	8005b3a <HAL_ADC_Start+0x106>
 8005b2e:	4b26      	ldr	r3, [pc, #152]	; (8005bc8 <HAL_ADC_Start+0x194>)
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	f003 031f 	and.w	r3, r3, #31
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d00a      	beq.n	8005b50 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a25      	ldr	r2, [pc, #148]	; (8005bd4 <HAL_ADC_Start+0x1a0>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d136      	bne.n	8005bb2 <HAL_ADC_Start+0x17e>
 8005b44:	4b20      	ldr	r3, [pc, #128]	; (8005bc8 <HAL_ADC_Start+0x194>)
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	f003 0310 	and.w	r3, r3, #16
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d130      	bne.n	8005bb2 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d129      	bne.n	8005bb2 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	689a      	ldr	r2, [r3, #8]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005b6c:	609a      	str	r2, [r3, #8]
 8005b6e:	e020      	b.n	8005bb2 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a15      	ldr	r2, [pc, #84]	; (8005bcc <HAL_ADC_Start+0x198>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d11b      	bne.n	8005bb2 <HAL_ADC_Start+0x17e>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	689b      	ldr	r3, [r3, #8]
 8005b80:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d114      	bne.n	8005bb2 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	689a      	ldr	r2, [r3, #8]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005b96:	609a      	str	r2, [r3, #8]
 8005b98:	e00b      	b.n	8005bb2 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b9e:	f043 0210 	orr.w	r2, r3, #16
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005baa:	f043 0201 	orr.w	r2, r3, #1
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8005bb2:	2300      	movs	r3, #0
}
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	3714      	adds	r7, #20
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbe:	4770      	bx	lr
 8005bc0:	20000000 	.word	0x20000000
 8005bc4:	431bde83 	.word	0x431bde83
 8005bc8:	40012300 	.word	0x40012300
 8005bcc:	40012000 	.word	0x40012000
 8005bd0:	40012100 	.word	0x40012100
 8005bd4:	40012200 	.word	0x40012200

08005bd8 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b084      	sub	sp, #16
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
 8005be0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005be2:	2300      	movs	r3, #0
 8005be4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bf0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bf4:	d113      	bne.n	8005c1e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005c00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c04:	d10b      	bne.n	8005c1e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c0a:	f043 0220 	orr.w	r2, r3, #32
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2200      	movs	r2, #0
 8005c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	e063      	b.n	8005ce6 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8005c1e:	f7ff fe95 	bl	800594c <HAL_GetTick>
 8005c22:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005c24:	e021      	b.n	8005c6a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c2c:	d01d      	beq.n	8005c6a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d007      	beq.n	8005c44 <HAL_ADC_PollForConversion+0x6c>
 8005c34:	f7ff fe8a 	bl	800594c <HAL_GetTick>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	683a      	ldr	r2, [r7, #0]
 8005c40:	429a      	cmp	r2, r3
 8005c42:	d212      	bcs.n	8005c6a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 0302 	and.w	r3, r3, #2
 8005c4e:	2b02      	cmp	r3, #2
 8005c50:	d00b      	beq.n	8005c6a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c56:	f043 0204 	orr.w	r2, r3, #4
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8005c66:	2303      	movs	r3, #3
 8005c68:	e03d      	b.n	8005ce6 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f003 0302 	and.w	r3, r3, #2
 8005c74:	2b02      	cmp	r3, #2
 8005c76:	d1d6      	bne.n	8005c26 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f06f 0212 	mvn.w	r2, #18
 8005c80:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c86:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d123      	bne.n	8005ce4 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d11f      	bne.n	8005ce4 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005caa:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d006      	beq.n	8005cc0 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d111      	bne.n	8005ce4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cc4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cd0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d105      	bne.n	8005ce4 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cdc:	f043 0201 	orr.w	r2, r3, #1
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8005ce4:	2300      	movs	r3, #0
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	3710      	adds	r7, #16
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}

08005cee <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8005cee:	b480      	push	{r7}
 8005cf0:	b083      	sub	sp, #12
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	370c      	adds	r7, #12
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr

08005d08 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b085      	sub	sp, #20
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005d12:	2300      	movs	r3, #0
 8005d14:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d101      	bne.n	8005d24 <HAL_ADC_ConfigChannel+0x1c>
 8005d20:	2302      	movs	r3, #2
 8005d22:	e105      	b.n	8005f30 <HAL_ADC_ConfigChannel+0x228>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2201      	movs	r2, #1
 8005d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	2b09      	cmp	r3, #9
 8005d32:	d925      	bls.n	8005d80 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	68d9      	ldr	r1, [r3, #12]
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	461a      	mov	r2, r3
 8005d42:	4613      	mov	r3, r2
 8005d44:	005b      	lsls	r3, r3, #1
 8005d46:	4413      	add	r3, r2
 8005d48:	3b1e      	subs	r3, #30
 8005d4a:	2207      	movs	r2, #7
 8005d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d50:	43da      	mvns	r2, r3
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	400a      	ands	r2, r1
 8005d58:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	68d9      	ldr	r1, [r3, #12]
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	689a      	ldr	r2, [r3, #8]
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	005b      	lsls	r3, r3, #1
 8005d70:	4403      	add	r3, r0
 8005d72:	3b1e      	subs	r3, #30
 8005d74:	409a      	lsls	r2, r3
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	430a      	orrs	r2, r1
 8005d7c:	60da      	str	r2, [r3, #12]
 8005d7e:	e022      	b.n	8005dc6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	6919      	ldr	r1, [r3, #16]
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	b29b      	uxth	r3, r3
 8005d8c:	461a      	mov	r2, r3
 8005d8e:	4613      	mov	r3, r2
 8005d90:	005b      	lsls	r3, r3, #1
 8005d92:	4413      	add	r3, r2
 8005d94:	2207      	movs	r2, #7
 8005d96:	fa02 f303 	lsl.w	r3, r2, r3
 8005d9a:	43da      	mvns	r2, r3
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	400a      	ands	r2, r1
 8005da2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	6919      	ldr	r1, [r3, #16]
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	689a      	ldr	r2, [r3, #8]
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	4618      	mov	r0, r3
 8005db6:	4603      	mov	r3, r0
 8005db8:	005b      	lsls	r3, r3, #1
 8005dba:	4403      	add	r3, r0
 8005dbc:	409a      	lsls	r2, r3
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	430a      	orrs	r2, r1
 8005dc4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	2b06      	cmp	r3, #6
 8005dcc:	d824      	bhi.n	8005e18 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	685a      	ldr	r2, [r3, #4]
 8005dd8:	4613      	mov	r3, r2
 8005dda:	009b      	lsls	r3, r3, #2
 8005ddc:	4413      	add	r3, r2
 8005dde:	3b05      	subs	r3, #5
 8005de0:	221f      	movs	r2, #31
 8005de2:	fa02 f303 	lsl.w	r3, r2, r3
 8005de6:	43da      	mvns	r2, r3
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	400a      	ands	r2, r1
 8005dee:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	b29b      	uxth	r3, r3
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	685a      	ldr	r2, [r3, #4]
 8005e02:	4613      	mov	r3, r2
 8005e04:	009b      	lsls	r3, r3, #2
 8005e06:	4413      	add	r3, r2
 8005e08:	3b05      	subs	r3, #5
 8005e0a:	fa00 f203 	lsl.w	r2, r0, r3
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	430a      	orrs	r2, r1
 8005e14:	635a      	str	r2, [r3, #52]	; 0x34
 8005e16:	e04c      	b.n	8005eb2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	2b0c      	cmp	r3, #12
 8005e1e:	d824      	bhi.n	8005e6a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	685a      	ldr	r2, [r3, #4]
 8005e2a:	4613      	mov	r3, r2
 8005e2c:	009b      	lsls	r3, r3, #2
 8005e2e:	4413      	add	r3, r2
 8005e30:	3b23      	subs	r3, #35	; 0x23
 8005e32:	221f      	movs	r2, #31
 8005e34:	fa02 f303 	lsl.w	r3, r2, r3
 8005e38:	43da      	mvns	r2, r3
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	400a      	ands	r2, r1
 8005e40:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	b29b      	uxth	r3, r3
 8005e4e:	4618      	mov	r0, r3
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	685a      	ldr	r2, [r3, #4]
 8005e54:	4613      	mov	r3, r2
 8005e56:	009b      	lsls	r3, r3, #2
 8005e58:	4413      	add	r3, r2
 8005e5a:	3b23      	subs	r3, #35	; 0x23
 8005e5c:	fa00 f203 	lsl.w	r2, r0, r3
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	430a      	orrs	r2, r1
 8005e66:	631a      	str	r2, [r3, #48]	; 0x30
 8005e68:	e023      	b.n	8005eb2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	685a      	ldr	r2, [r3, #4]
 8005e74:	4613      	mov	r3, r2
 8005e76:	009b      	lsls	r3, r3, #2
 8005e78:	4413      	add	r3, r2
 8005e7a:	3b41      	subs	r3, #65	; 0x41
 8005e7c:	221f      	movs	r2, #31
 8005e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e82:	43da      	mvns	r2, r3
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	400a      	ands	r2, r1
 8005e8a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	b29b      	uxth	r3, r3
 8005e98:	4618      	mov	r0, r3
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	685a      	ldr	r2, [r3, #4]
 8005e9e:	4613      	mov	r3, r2
 8005ea0:	009b      	lsls	r3, r3, #2
 8005ea2:	4413      	add	r3, r2
 8005ea4:	3b41      	subs	r3, #65	; 0x41
 8005ea6:	fa00 f203 	lsl.w	r2, r0, r3
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	430a      	orrs	r2, r1
 8005eb0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005eb2:	4b22      	ldr	r3, [pc, #136]	; (8005f3c <HAL_ADC_ConfigChannel+0x234>)
 8005eb4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a21      	ldr	r2, [pc, #132]	; (8005f40 <HAL_ADC_ConfigChannel+0x238>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d109      	bne.n	8005ed4 <HAL_ADC_ConfigChannel+0x1cc>
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	2b12      	cmp	r3, #18
 8005ec6:	d105      	bne.n	8005ed4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a19      	ldr	r2, [pc, #100]	; (8005f40 <HAL_ADC_ConfigChannel+0x238>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d123      	bne.n	8005f26 <HAL_ADC_ConfigChannel+0x21e>
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2b10      	cmp	r3, #16
 8005ee4:	d003      	beq.n	8005eee <HAL_ADC_ConfigChannel+0x1e6>
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	2b11      	cmp	r3, #17
 8005eec:	d11b      	bne.n	8005f26 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	2b10      	cmp	r3, #16
 8005f00:	d111      	bne.n	8005f26 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005f02:	4b10      	ldr	r3, [pc, #64]	; (8005f44 <HAL_ADC_ConfigChannel+0x23c>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a10      	ldr	r2, [pc, #64]	; (8005f48 <HAL_ADC_ConfigChannel+0x240>)
 8005f08:	fba2 2303 	umull	r2, r3, r2, r3
 8005f0c:	0c9a      	lsrs	r2, r3, #18
 8005f0e:	4613      	mov	r3, r2
 8005f10:	009b      	lsls	r3, r3, #2
 8005f12:	4413      	add	r3, r2
 8005f14:	005b      	lsls	r3, r3, #1
 8005f16:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005f18:	e002      	b.n	8005f20 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	3b01      	subs	r3, #1
 8005f1e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d1f9      	bne.n	8005f1a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005f2e:	2300      	movs	r3, #0
}
 8005f30:	4618      	mov	r0, r3
 8005f32:	3714      	adds	r7, #20
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr
 8005f3c:	40012300 	.word	0x40012300
 8005f40:	40012000 	.word	0x40012000
 8005f44:	20000000 	.word	0x20000000
 8005f48:	431bde83 	.word	0x431bde83

08005f4c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b085      	sub	sp, #20
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005f54:	4b79      	ldr	r3, [pc, #484]	; (800613c <ADC_Init+0x1f0>)
 8005f56:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	685a      	ldr	r2, [r3, #4]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	431a      	orrs	r2, r3
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	685a      	ldr	r2, [r3, #4]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005f80:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	6859      	ldr	r1, [r3, #4]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	691b      	ldr	r3, [r3, #16]
 8005f8c:	021a      	lsls	r2, r3, #8
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	430a      	orrs	r2, r1
 8005f94:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	685a      	ldr	r2, [r3, #4]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005fa4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	6859      	ldr	r1, [r3, #4]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	689a      	ldr	r2, [r3, #8]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	430a      	orrs	r2, r1
 8005fb6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	689a      	ldr	r2, [r3, #8]
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005fc6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	6899      	ldr	r1, [r3, #8]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	68da      	ldr	r2, [r3, #12]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	430a      	orrs	r2, r1
 8005fd8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fde:	4a58      	ldr	r2, [pc, #352]	; (8006140 <ADC_Init+0x1f4>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d022      	beq.n	800602a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	689a      	ldr	r2, [r3, #8]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005ff2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	6899      	ldr	r1, [r3, #8]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	430a      	orrs	r2, r1
 8006004:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	689a      	ldr	r2, [r3, #8]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006014:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	6899      	ldr	r1, [r3, #8]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	430a      	orrs	r2, r1
 8006026:	609a      	str	r2, [r3, #8]
 8006028:	e00f      	b.n	800604a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	689a      	ldr	r2, [r3, #8]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006038:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	689a      	ldr	r2, [r3, #8]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006048:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	689a      	ldr	r2, [r3, #8]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f022 0202 	bic.w	r2, r2, #2
 8006058:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	6899      	ldr	r1, [r3, #8]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	7e1b      	ldrb	r3, [r3, #24]
 8006064:	005a      	lsls	r2, r3, #1
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	430a      	orrs	r2, r1
 800606c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d01b      	beq.n	80060b0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	685a      	ldr	r2, [r3, #4]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006086:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	685a      	ldr	r2, [r3, #4]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006096:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	6859      	ldr	r1, [r3, #4]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060a2:	3b01      	subs	r3, #1
 80060a4:	035a      	lsls	r2, r3, #13
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	430a      	orrs	r2, r1
 80060ac:	605a      	str	r2, [r3, #4]
 80060ae:	e007      	b.n	80060c0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	685a      	ldr	r2, [r3, #4]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80060be:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80060ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	69db      	ldr	r3, [r3, #28]
 80060da:	3b01      	subs	r3, #1
 80060dc:	051a      	lsls	r2, r3, #20
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	430a      	orrs	r2, r1
 80060e4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	689a      	ldr	r2, [r3, #8]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80060f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	6899      	ldr	r1, [r3, #8]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006102:	025a      	lsls	r2, r3, #9
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	430a      	orrs	r2, r1
 800610a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	689a      	ldr	r2, [r3, #8]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800611a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	6899      	ldr	r1, [r3, #8]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	695b      	ldr	r3, [r3, #20]
 8006126:	029a      	lsls	r2, r3, #10
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	430a      	orrs	r2, r1
 800612e:	609a      	str	r2, [r3, #8]
}
 8006130:	bf00      	nop
 8006132:	3714      	adds	r7, #20
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr
 800613c:	40012300 	.word	0x40012300
 8006140:	0f000001 	.word	0x0f000001

08006144 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006144:	b480      	push	{r7}
 8006146:	b085      	sub	sp, #20
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	f003 0307 	and.w	r3, r3, #7
 8006152:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006154:	4b0c      	ldr	r3, [pc, #48]	; (8006188 <__NVIC_SetPriorityGrouping+0x44>)
 8006156:	68db      	ldr	r3, [r3, #12]
 8006158:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800615a:	68ba      	ldr	r2, [r7, #8]
 800615c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006160:	4013      	ands	r3, r2
 8006162:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800616c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006170:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006174:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006176:	4a04      	ldr	r2, [pc, #16]	; (8006188 <__NVIC_SetPriorityGrouping+0x44>)
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	60d3      	str	r3, [r2, #12]
}
 800617c:	bf00      	nop
 800617e:	3714      	adds	r7, #20
 8006180:	46bd      	mov	sp, r7
 8006182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006186:	4770      	bx	lr
 8006188:	e000ed00 	.word	0xe000ed00

0800618c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800618c:	b480      	push	{r7}
 800618e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006190:	4b04      	ldr	r3, [pc, #16]	; (80061a4 <__NVIC_GetPriorityGrouping+0x18>)
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	0a1b      	lsrs	r3, r3, #8
 8006196:	f003 0307 	and.w	r3, r3, #7
}
 800619a:	4618      	mov	r0, r3
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr
 80061a4:	e000ed00 	.word	0xe000ed00

080061a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b083      	sub	sp, #12
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	4603      	mov	r3, r0
 80061b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80061b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	db0b      	blt.n	80061d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80061ba:	79fb      	ldrb	r3, [r7, #7]
 80061bc:	f003 021f 	and.w	r2, r3, #31
 80061c0:	4907      	ldr	r1, [pc, #28]	; (80061e0 <__NVIC_EnableIRQ+0x38>)
 80061c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061c6:	095b      	lsrs	r3, r3, #5
 80061c8:	2001      	movs	r0, #1
 80061ca:	fa00 f202 	lsl.w	r2, r0, r2
 80061ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80061d2:	bf00      	nop
 80061d4:	370c      	adds	r7, #12
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr
 80061de:	bf00      	nop
 80061e0:	e000e100 	.word	0xe000e100

080061e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b083      	sub	sp, #12
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	4603      	mov	r3, r0
 80061ec:	6039      	str	r1, [r7, #0]
 80061ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80061f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	db0a      	blt.n	800620e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	b2da      	uxtb	r2, r3
 80061fc:	490c      	ldr	r1, [pc, #48]	; (8006230 <__NVIC_SetPriority+0x4c>)
 80061fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006202:	0112      	lsls	r2, r2, #4
 8006204:	b2d2      	uxtb	r2, r2
 8006206:	440b      	add	r3, r1
 8006208:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800620c:	e00a      	b.n	8006224 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	b2da      	uxtb	r2, r3
 8006212:	4908      	ldr	r1, [pc, #32]	; (8006234 <__NVIC_SetPriority+0x50>)
 8006214:	79fb      	ldrb	r3, [r7, #7]
 8006216:	f003 030f 	and.w	r3, r3, #15
 800621a:	3b04      	subs	r3, #4
 800621c:	0112      	lsls	r2, r2, #4
 800621e:	b2d2      	uxtb	r2, r2
 8006220:	440b      	add	r3, r1
 8006222:	761a      	strb	r2, [r3, #24]
}
 8006224:	bf00      	nop
 8006226:	370c      	adds	r7, #12
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr
 8006230:	e000e100 	.word	0xe000e100
 8006234:	e000ed00 	.word	0xe000ed00

08006238 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006238:	b480      	push	{r7}
 800623a:	b089      	sub	sp, #36	; 0x24
 800623c:	af00      	add	r7, sp, #0
 800623e:	60f8      	str	r0, [r7, #12]
 8006240:	60b9      	str	r1, [r7, #8]
 8006242:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f003 0307 	and.w	r3, r3, #7
 800624a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800624c:	69fb      	ldr	r3, [r7, #28]
 800624e:	f1c3 0307 	rsb	r3, r3, #7
 8006252:	2b04      	cmp	r3, #4
 8006254:	bf28      	it	cs
 8006256:	2304      	movcs	r3, #4
 8006258:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800625a:	69fb      	ldr	r3, [r7, #28]
 800625c:	3304      	adds	r3, #4
 800625e:	2b06      	cmp	r3, #6
 8006260:	d902      	bls.n	8006268 <NVIC_EncodePriority+0x30>
 8006262:	69fb      	ldr	r3, [r7, #28]
 8006264:	3b03      	subs	r3, #3
 8006266:	e000      	b.n	800626a <NVIC_EncodePriority+0x32>
 8006268:	2300      	movs	r3, #0
 800626a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800626c:	f04f 32ff 	mov.w	r2, #4294967295
 8006270:	69bb      	ldr	r3, [r7, #24]
 8006272:	fa02 f303 	lsl.w	r3, r2, r3
 8006276:	43da      	mvns	r2, r3
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	401a      	ands	r2, r3
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006280:	f04f 31ff 	mov.w	r1, #4294967295
 8006284:	697b      	ldr	r3, [r7, #20]
 8006286:	fa01 f303 	lsl.w	r3, r1, r3
 800628a:	43d9      	mvns	r1, r3
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006290:	4313      	orrs	r3, r2
         );
}
 8006292:	4618      	mov	r0, r3
 8006294:	3724      	adds	r7, #36	; 0x24
 8006296:	46bd      	mov	sp, r7
 8006298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629c:	4770      	bx	lr
	...

080062a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b082      	sub	sp, #8
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	3b01      	subs	r3, #1
 80062ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80062b0:	d301      	bcc.n	80062b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80062b2:	2301      	movs	r3, #1
 80062b4:	e00f      	b.n	80062d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80062b6:	4a0a      	ldr	r2, [pc, #40]	; (80062e0 <SysTick_Config+0x40>)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	3b01      	subs	r3, #1
 80062bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80062be:	210f      	movs	r1, #15
 80062c0:	f04f 30ff 	mov.w	r0, #4294967295
 80062c4:	f7ff ff8e 	bl	80061e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80062c8:	4b05      	ldr	r3, [pc, #20]	; (80062e0 <SysTick_Config+0x40>)
 80062ca:	2200      	movs	r2, #0
 80062cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80062ce:	4b04      	ldr	r3, [pc, #16]	; (80062e0 <SysTick_Config+0x40>)
 80062d0:	2207      	movs	r2, #7
 80062d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80062d4:	2300      	movs	r3, #0
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	3708      	adds	r7, #8
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}
 80062de:	bf00      	nop
 80062e0:	e000e010 	.word	0xe000e010

080062e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b082      	sub	sp, #8
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f7ff ff29 	bl	8006144 <__NVIC_SetPriorityGrouping>
}
 80062f2:	bf00      	nop
 80062f4:	3708      	adds	r7, #8
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}

080062fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80062fa:	b580      	push	{r7, lr}
 80062fc:	b086      	sub	sp, #24
 80062fe:	af00      	add	r7, sp, #0
 8006300:	4603      	mov	r3, r0
 8006302:	60b9      	str	r1, [r7, #8]
 8006304:	607a      	str	r2, [r7, #4]
 8006306:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006308:	2300      	movs	r3, #0
 800630a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800630c:	f7ff ff3e 	bl	800618c <__NVIC_GetPriorityGrouping>
 8006310:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	68b9      	ldr	r1, [r7, #8]
 8006316:	6978      	ldr	r0, [r7, #20]
 8006318:	f7ff ff8e 	bl	8006238 <NVIC_EncodePriority>
 800631c:	4602      	mov	r2, r0
 800631e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006322:	4611      	mov	r1, r2
 8006324:	4618      	mov	r0, r3
 8006326:	f7ff ff5d 	bl	80061e4 <__NVIC_SetPriority>
}
 800632a:	bf00      	nop
 800632c:	3718      	adds	r7, #24
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}

08006332 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006332:	b580      	push	{r7, lr}
 8006334:	b082      	sub	sp, #8
 8006336:	af00      	add	r7, sp, #0
 8006338:	4603      	mov	r3, r0
 800633a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800633c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006340:	4618      	mov	r0, r3
 8006342:	f7ff ff31 	bl	80061a8 <__NVIC_EnableIRQ>
}
 8006346:	bf00      	nop
 8006348:	3708      	adds	r7, #8
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}

0800634e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800634e:	b580      	push	{r7, lr}
 8006350:	b082      	sub	sp, #8
 8006352:	af00      	add	r7, sp, #0
 8006354:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	f7ff ffa2 	bl	80062a0 <SysTick_Config>
 800635c:	4603      	mov	r3, r0
}
 800635e:	4618      	mov	r0, r3
 8006360:	3708      	adds	r7, #8
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}

08006366 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006366:	b580      	push	{r7, lr}
 8006368:	b084      	sub	sp, #16
 800636a:	af00      	add	r7, sp, #0
 800636c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006372:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006374:	f7ff faea 	bl	800594c <HAL_GetTick>
 8006378:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006380:	b2db      	uxtb	r3, r3
 8006382:	2b02      	cmp	r3, #2
 8006384:	d008      	beq.n	8006398 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2280      	movs	r2, #128	; 0x80
 800638a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2200      	movs	r2, #0
 8006390:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8006394:	2301      	movs	r3, #1
 8006396:	e052      	b.n	800643e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	681a      	ldr	r2, [r3, #0]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f022 0216 	bic.w	r2, r2, #22
 80063a6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	695a      	ldr	r2, [r3, #20]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80063b6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d103      	bne.n	80063c8 <HAL_DMA_Abort+0x62>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d007      	beq.n	80063d8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	681a      	ldr	r2, [r3, #0]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f022 0208 	bic.w	r2, r2, #8
 80063d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f022 0201 	bic.w	r2, r2, #1
 80063e6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80063e8:	e013      	b.n	8006412 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80063ea:	f7ff faaf 	bl	800594c <HAL_GetTick>
 80063ee:	4602      	mov	r2, r0
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	1ad3      	subs	r3, r2, r3
 80063f4:	2b05      	cmp	r3, #5
 80063f6:	d90c      	bls.n	8006412 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2220      	movs	r2, #32
 80063fc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2203      	movs	r2, #3
 8006402:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2200      	movs	r2, #0
 800640a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800640e:	2303      	movs	r3, #3
 8006410:	e015      	b.n	800643e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 0301 	and.w	r3, r3, #1
 800641c:	2b00      	cmp	r3, #0
 800641e:	d1e4      	bne.n	80063ea <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006424:	223f      	movs	r2, #63	; 0x3f
 8006426:	409a      	lsls	r2, r3
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2201      	movs	r2, #1
 8006430:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2200      	movs	r2, #0
 8006438:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800643c:	2300      	movs	r3, #0
}
 800643e:	4618      	mov	r0, r3
 8006440:	3710      	adds	r7, #16
 8006442:	46bd      	mov	sp, r7
 8006444:	bd80      	pop	{r7, pc}

08006446 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006446:	b480      	push	{r7}
 8006448:	b083      	sub	sp, #12
 800644a:	af00      	add	r7, sp, #0
 800644c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006454:	b2db      	uxtb	r3, r3
 8006456:	2b02      	cmp	r3, #2
 8006458:	d004      	beq.n	8006464 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2280      	movs	r2, #128	; 0x80
 800645e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	e00c      	b.n	800647e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2205      	movs	r2, #5
 8006468:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	681a      	ldr	r2, [r3, #0]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f022 0201 	bic.w	r2, r2, #1
 800647a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800647c:	2300      	movs	r3, #0
}
 800647e:	4618      	mov	r0, r3
 8006480:	370c      	adds	r7, #12
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr
	...

0800648c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800648c:	b480      	push	{r7}
 800648e:	b089      	sub	sp, #36	; 0x24
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
 8006494:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006496:	2300      	movs	r3, #0
 8006498:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800649a:	2300      	movs	r3, #0
 800649c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800649e:	2300      	movs	r3, #0
 80064a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80064a2:	2300      	movs	r3, #0
 80064a4:	61fb      	str	r3, [r7, #28]
 80064a6:	e16b      	b.n	8006780 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80064a8:	2201      	movs	r2, #1
 80064aa:	69fb      	ldr	r3, [r7, #28]
 80064ac:	fa02 f303 	lsl.w	r3, r2, r3
 80064b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	697a      	ldr	r2, [r7, #20]
 80064b8:	4013      	ands	r3, r2
 80064ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80064bc:	693a      	ldr	r2, [r7, #16]
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	429a      	cmp	r2, r3
 80064c2:	f040 815a 	bne.w	800677a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	685b      	ldr	r3, [r3, #4]
 80064ca:	f003 0303 	and.w	r3, r3, #3
 80064ce:	2b01      	cmp	r3, #1
 80064d0:	d005      	beq.n	80064de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80064da:	2b02      	cmp	r3, #2
 80064dc:	d130      	bne.n	8006540 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80064e4:	69fb      	ldr	r3, [r7, #28]
 80064e6:	005b      	lsls	r3, r3, #1
 80064e8:	2203      	movs	r2, #3
 80064ea:	fa02 f303 	lsl.w	r3, r2, r3
 80064ee:	43db      	mvns	r3, r3
 80064f0:	69ba      	ldr	r2, [r7, #24]
 80064f2:	4013      	ands	r3, r2
 80064f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	68da      	ldr	r2, [r3, #12]
 80064fa:	69fb      	ldr	r3, [r7, #28]
 80064fc:	005b      	lsls	r3, r3, #1
 80064fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006502:	69ba      	ldr	r2, [r7, #24]
 8006504:	4313      	orrs	r3, r2
 8006506:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	69ba      	ldr	r2, [r7, #24]
 800650c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006514:	2201      	movs	r2, #1
 8006516:	69fb      	ldr	r3, [r7, #28]
 8006518:	fa02 f303 	lsl.w	r3, r2, r3
 800651c:	43db      	mvns	r3, r3
 800651e:	69ba      	ldr	r2, [r7, #24]
 8006520:	4013      	ands	r3, r2
 8006522:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	091b      	lsrs	r3, r3, #4
 800652a:	f003 0201 	and.w	r2, r3, #1
 800652e:	69fb      	ldr	r3, [r7, #28]
 8006530:	fa02 f303 	lsl.w	r3, r2, r3
 8006534:	69ba      	ldr	r2, [r7, #24]
 8006536:	4313      	orrs	r3, r2
 8006538:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	69ba      	ldr	r2, [r7, #24]
 800653e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	f003 0303 	and.w	r3, r3, #3
 8006548:	2b03      	cmp	r3, #3
 800654a:	d017      	beq.n	800657c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	68db      	ldr	r3, [r3, #12]
 8006550:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006552:	69fb      	ldr	r3, [r7, #28]
 8006554:	005b      	lsls	r3, r3, #1
 8006556:	2203      	movs	r2, #3
 8006558:	fa02 f303 	lsl.w	r3, r2, r3
 800655c:	43db      	mvns	r3, r3
 800655e:	69ba      	ldr	r2, [r7, #24]
 8006560:	4013      	ands	r3, r2
 8006562:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	689a      	ldr	r2, [r3, #8]
 8006568:	69fb      	ldr	r3, [r7, #28]
 800656a:	005b      	lsls	r3, r3, #1
 800656c:	fa02 f303 	lsl.w	r3, r2, r3
 8006570:	69ba      	ldr	r2, [r7, #24]
 8006572:	4313      	orrs	r3, r2
 8006574:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	69ba      	ldr	r2, [r7, #24]
 800657a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	f003 0303 	and.w	r3, r3, #3
 8006584:	2b02      	cmp	r3, #2
 8006586:	d123      	bne.n	80065d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006588:	69fb      	ldr	r3, [r7, #28]
 800658a:	08da      	lsrs	r2, r3, #3
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	3208      	adds	r2, #8
 8006590:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006594:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006596:	69fb      	ldr	r3, [r7, #28]
 8006598:	f003 0307 	and.w	r3, r3, #7
 800659c:	009b      	lsls	r3, r3, #2
 800659e:	220f      	movs	r2, #15
 80065a0:	fa02 f303 	lsl.w	r3, r2, r3
 80065a4:	43db      	mvns	r3, r3
 80065a6:	69ba      	ldr	r2, [r7, #24]
 80065a8:	4013      	ands	r3, r2
 80065aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	691a      	ldr	r2, [r3, #16]
 80065b0:	69fb      	ldr	r3, [r7, #28]
 80065b2:	f003 0307 	and.w	r3, r3, #7
 80065b6:	009b      	lsls	r3, r3, #2
 80065b8:	fa02 f303 	lsl.w	r3, r2, r3
 80065bc:	69ba      	ldr	r2, [r7, #24]
 80065be:	4313      	orrs	r3, r2
 80065c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80065c2:	69fb      	ldr	r3, [r7, #28]
 80065c4:	08da      	lsrs	r2, r3, #3
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	3208      	adds	r2, #8
 80065ca:	69b9      	ldr	r1, [r7, #24]
 80065cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80065d6:	69fb      	ldr	r3, [r7, #28]
 80065d8:	005b      	lsls	r3, r3, #1
 80065da:	2203      	movs	r2, #3
 80065dc:	fa02 f303 	lsl.w	r3, r2, r3
 80065e0:	43db      	mvns	r3, r3
 80065e2:	69ba      	ldr	r2, [r7, #24]
 80065e4:	4013      	ands	r3, r2
 80065e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	f003 0203 	and.w	r2, r3, #3
 80065f0:	69fb      	ldr	r3, [r7, #28]
 80065f2:	005b      	lsls	r3, r3, #1
 80065f4:	fa02 f303 	lsl.w	r3, r2, r3
 80065f8:	69ba      	ldr	r2, [r7, #24]
 80065fa:	4313      	orrs	r3, r2
 80065fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	69ba      	ldr	r2, [r7, #24]
 8006602:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800660c:	2b00      	cmp	r3, #0
 800660e:	f000 80b4 	beq.w	800677a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006612:	2300      	movs	r3, #0
 8006614:	60fb      	str	r3, [r7, #12]
 8006616:	4b60      	ldr	r3, [pc, #384]	; (8006798 <HAL_GPIO_Init+0x30c>)
 8006618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800661a:	4a5f      	ldr	r2, [pc, #380]	; (8006798 <HAL_GPIO_Init+0x30c>)
 800661c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006620:	6453      	str	r3, [r2, #68]	; 0x44
 8006622:	4b5d      	ldr	r3, [pc, #372]	; (8006798 <HAL_GPIO_Init+0x30c>)
 8006624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006626:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800662a:	60fb      	str	r3, [r7, #12]
 800662c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800662e:	4a5b      	ldr	r2, [pc, #364]	; (800679c <HAL_GPIO_Init+0x310>)
 8006630:	69fb      	ldr	r3, [r7, #28]
 8006632:	089b      	lsrs	r3, r3, #2
 8006634:	3302      	adds	r3, #2
 8006636:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800663a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800663c:	69fb      	ldr	r3, [r7, #28]
 800663e:	f003 0303 	and.w	r3, r3, #3
 8006642:	009b      	lsls	r3, r3, #2
 8006644:	220f      	movs	r2, #15
 8006646:	fa02 f303 	lsl.w	r3, r2, r3
 800664a:	43db      	mvns	r3, r3
 800664c:	69ba      	ldr	r2, [r7, #24]
 800664e:	4013      	ands	r3, r2
 8006650:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	4a52      	ldr	r2, [pc, #328]	; (80067a0 <HAL_GPIO_Init+0x314>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d02b      	beq.n	80066b2 <HAL_GPIO_Init+0x226>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	4a51      	ldr	r2, [pc, #324]	; (80067a4 <HAL_GPIO_Init+0x318>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d025      	beq.n	80066ae <HAL_GPIO_Init+0x222>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4a50      	ldr	r2, [pc, #320]	; (80067a8 <HAL_GPIO_Init+0x31c>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d01f      	beq.n	80066aa <HAL_GPIO_Init+0x21e>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a4f      	ldr	r2, [pc, #316]	; (80067ac <HAL_GPIO_Init+0x320>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d019      	beq.n	80066a6 <HAL_GPIO_Init+0x21a>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a4e      	ldr	r2, [pc, #312]	; (80067b0 <HAL_GPIO_Init+0x324>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d013      	beq.n	80066a2 <HAL_GPIO_Init+0x216>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	4a4d      	ldr	r2, [pc, #308]	; (80067b4 <HAL_GPIO_Init+0x328>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d00d      	beq.n	800669e <HAL_GPIO_Init+0x212>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	4a4c      	ldr	r2, [pc, #304]	; (80067b8 <HAL_GPIO_Init+0x32c>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d007      	beq.n	800669a <HAL_GPIO_Init+0x20e>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	4a4b      	ldr	r2, [pc, #300]	; (80067bc <HAL_GPIO_Init+0x330>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d101      	bne.n	8006696 <HAL_GPIO_Init+0x20a>
 8006692:	2307      	movs	r3, #7
 8006694:	e00e      	b.n	80066b4 <HAL_GPIO_Init+0x228>
 8006696:	2308      	movs	r3, #8
 8006698:	e00c      	b.n	80066b4 <HAL_GPIO_Init+0x228>
 800669a:	2306      	movs	r3, #6
 800669c:	e00a      	b.n	80066b4 <HAL_GPIO_Init+0x228>
 800669e:	2305      	movs	r3, #5
 80066a0:	e008      	b.n	80066b4 <HAL_GPIO_Init+0x228>
 80066a2:	2304      	movs	r3, #4
 80066a4:	e006      	b.n	80066b4 <HAL_GPIO_Init+0x228>
 80066a6:	2303      	movs	r3, #3
 80066a8:	e004      	b.n	80066b4 <HAL_GPIO_Init+0x228>
 80066aa:	2302      	movs	r3, #2
 80066ac:	e002      	b.n	80066b4 <HAL_GPIO_Init+0x228>
 80066ae:	2301      	movs	r3, #1
 80066b0:	e000      	b.n	80066b4 <HAL_GPIO_Init+0x228>
 80066b2:	2300      	movs	r3, #0
 80066b4:	69fa      	ldr	r2, [r7, #28]
 80066b6:	f002 0203 	and.w	r2, r2, #3
 80066ba:	0092      	lsls	r2, r2, #2
 80066bc:	4093      	lsls	r3, r2
 80066be:	69ba      	ldr	r2, [r7, #24]
 80066c0:	4313      	orrs	r3, r2
 80066c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80066c4:	4935      	ldr	r1, [pc, #212]	; (800679c <HAL_GPIO_Init+0x310>)
 80066c6:	69fb      	ldr	r3, [r7, #28]
 80066c8:	089b      	lsrs	r3, r3, #2
 80066ca:	3302      	adds	r3, #2
 80066cc:	69ba      	ldr	r2, [r7, #24]
 80066ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80066d2:	4b3b      	ldr	r3, [pc, #236]	; (80067c0 <HAL_GPIO_Init+0x334>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	43db      	mvns	r3, r3
 80066dc:	69ba      	ldr	r2, [r7, #24]
 80066de:	4013      	ands	r3, r2
 80066e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d003      	beq.n	80066f6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80066ee:	69ba      	ldr	r2, [r7, #24]
 80066f0:	693b      	ldr	r3, [r7, #16]
 80066f2:	4313      	orrs	r3, r2
 80066f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80066f6:	4a32      	ldr	r2, [pc, #200]	; (80067c0 <HAL_GPIO_Init+0x334>)
 80066f8:	69bb      	ldr	r3, [r7, #24]
 80066fa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80066fc:	4b30      	ldr	r3, [pc, #192]	; (80067c0 <HAL_GPIO_Init+0x334>)
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	43db      	mvns	r3, r3
 8006706:	69ba      	ldr	r2, [r7, #24]
 8006708:	4013      	ands	r3, r2
 800670a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006714:	2b00      	cmp	r3, #0
 8006716:	d003      	beq.n	8006720 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006718:	69ba      	ldr	r2, [r7, #24]
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	4313      	orrs	r3, r2
 800671e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006720:	4a27      	ldr	r2, [pc, #156]	; (80067c0 <HAL_GPIO_Init+0x334>)
 8006722:	69bb      	ldr	r3, [r7, #24]
 8006724:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006726:	4b26      	ldr	r3, [pc, #152]	; (80067c0 <HAL_GPIO_Init+0x334>)
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	43db      	mvns	r3, r3
 8006730:	69ba      	ldr	r2, [r7, #24]
 8006732:	4013      	ands	r3, r2
 8006734:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800673e:	2b00      	cmp	r3, #0
 8006740:	d003      	beq.n	800674a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006742:	69ba      	ldr	r2, [r7, #24]
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	4313      	orrs	r3, r2
 8006748:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800674a:	4a1d      	ldr	r2, [pc, #116]	; (80067c0 <HAL_GPIO_Init+0x334>)
 800674c:	69bb      	ldr	r3, [r7, #24]
 800674e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006750:	4b1b      	ldr	r3, [pc, #108]	; (80067c0 <HAL_GPIO_Init+0x334>)
 8006752:	68db      	ldr	r3, [r3, #12]
 8006754:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006756:	693b      	ldr	r3, [r7, #16]
 8006758:	43db      	mvns	r3, r3
 800675a:	69ba      	ldr	r2, [r7, #24]
 800675c:	4013      	ands	r3, r2
 800675e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006768:	2b00      	cmp	r3, #0
 800676a:	d003      	beq.n	8006774 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800676c:	69ba      	ldr	r2, [r7, #24]
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	4313      	orrs	r3, r2
 8006772:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006774:	4a12      	ldr	r2, [pc, #72]	; (80067c0 <HAL_GPIO_Init+0x334>)
 8006776:	69bb      	ldr	r3, [r7, #24]
 8006778:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800677a:	69fb      	ldr	r3, [r7, #28]
 800677c:	3301      	adds	r3, #1
 800677e:	61fb      	str	r3, [r7, #28]
 8006780:	69fb      	ldr	r3, [r7, #28]
 8006782:	2b0f      	cmp	r3, #15
 8006784:	f67f ae90 	bls.w	80064a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006788:	bf00      	nop
 800678a:	bf00      	nop
 800678c:	3724      	adds	r7, #36	; 0x24
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr
 8006796:	bf00      	nop
 8006798:	40023800 	.word	0x40023800
 800679c:	40013800 	.word	0x40013800
 80067a0:	40020000 	.word	0x40020000
 80067a4:	40020400 	.word	0x40020400
 80067a8:	40020800 	.word	0x40020800
 80067ac:	40020c00 	.word	0x40020c00
 80067b0:	40021000 	.word	0x40021000
 80067b4:	40021400 	.word	0x40021400
 80067b8:	40021800 	.word	0x40021800
 80067bc:	40021c00 	.word	0x40021c00
 80067c0:	40013c00 	.word	0x40013c00

080067c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80067c4:	b480      	push	{r7}
 80067c6:	b085      	sub	sp, #20
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
 80067cc:	460b      	mov	r3, r1
 80067ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	691a      	ldr	r2, [r3, #16]
 80067d4:	887b      	ldrh	r3, [r7, #2]
 80067d6:	4013      	ands	r3, r2
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d002      	beq.n	80067e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80067dc:	2301      	movs	r3, #1
 80067de:	73fb      	strb	r3, [r7, #15]
 80067e0:	e001      	b.n	80067e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80067e2:	2300      	movs	r3, #0
 80067e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80067e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3714      	adds	r7, #20
 80067ec:	46bd      	mov	sp, r7
 80067ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f2:	4770      	bx	lr

080067f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b083      	sub	sp, #12
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	460b      	mov	r3, r1
 80067fe:	807b      	strh	r3, [r7, #2]
 8006800:	4613      	mov	r3, r2
 8006802:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006804:	787b      	ldrb	r3, [r7, #1]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d003      	beq.n	8006812 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800680a:	887a      	ldrh	r2, [r7, #2]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006810:	e003      	b.n	800681a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006812:	887b      	ldrh	r3, [r7, #2]
 8006814:	041a      	lsls	r2, r3, #16
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	619a      	str	r2, [r3, #24]
}
 800681a:	bf00      	nop
 800681c:	370c      	adds	r7, #12
 800681e:	46bd      	mov	sp, r7
 8006820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006824:	4770      	bx	lr
	...

08006828 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b082      	sub	sp, #8
 800682c:	af00      	add	r7, sp, #0
 800682e:	4603      	mov	r3, r0
 8006830:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006832:	4b08      	ldr	r3, [pc, #32]	; (8006854 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006834:	695a      	ldr	r2, [r3, #20]
 8006836:	88fb      	ldrh	r3, [r7, #6]
 8006838:	4013      	ands	r3, r2
 800683a:	2b00      	cmp	r3, #0
 800683c:	d006      	beq.n	800684c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800683e:	4a05      	ldr	r2, [pc, #20]	; (8006854 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006840:	88fb      	ldrh	r3, [r7, #6]
 8006842:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006844:	88fb      	ldrh	r3, [r7, #6]
 8006846:	4618      	mov	r0, r3
 8006848:	f7fc fde0 	bl	800340c <HAL_GPIO_EXTI_Callback>
  }
}
 800684c:	bf00      	nop
 800684e:	3708      	adds	r7, #8
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}
 8006854:	40013c00 	.word	0x40013c00

08006858 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b084      	sub	sp, #16
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d101      	bne.n	800686a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006866:	2301      	movs	r3, #1
 8006868:	e12b      	b.n	8006ac2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006870:	b2db      	uxtb	r3, r3
 8006872:	2b00      	cmp	r3, #0
 8006874:	d106      	bne.n	8006884 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2200      	movs	r2, #0
 800687a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800687e:	6878      	ldr	r0, [r7, #4]
 8006880:	f7fe fc1a 	bl	80050b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2224      	movs	r2, #36	; 0x24
 8006888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	681a      	ldr	r2, [r3, #0]
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f022 0201 	bic.w	r2, r2, #1
 800689a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	681a      	ldr	r2, [r3, #0]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80068aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	681a      	ldr	r2, [r3, #0]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80068ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80068bc:	f001 f864 	bl	8007988 <HAL_RCC_GetPCLK1Freq>
 80068c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	4a81      	ldr	r2, [pc, #516]	; (8006acc <HAL_I2C_Init+0x274>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d807      	bhi.n	80068dc <HAL_I2C_Init+0x84>
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	4a80      	ldr	r2, [pc, #512]	; (8006ad0 <HAL_I2C_Init+0x278>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	bf94      	ite	ls
 80068d4:	2301      	movls	r3, #1
 80068d6:	2300      	movhi	r3, #0
 80068d8:	b2db      	uxtb	r3, r3
 80068da:	e006      	b.n	80068ea <HAL_I2C_Init+0x92>
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	4a7d      	ldr	r2, [pc, #500]	; (8006ad4 <HAL_I2C_Init+0x27c>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	bf94      	ite	ls
 80068e4:	2301      	movls	r3, #1
 80068e6:	2300      	movhi	r3, #0
 80068e8:	b2db      	uxtb	r3, r3
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d001      	beq.n	80068f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e0e7      	b.n	8006ac2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	4a78      	ldr	r2, [pc, #480]	; (8006ad8 <HAL_I2C_Init+0x280>)
 80068f6:	fba2 2303 	umull	r2, r3, r2, r3
 80068fa:	0c9b      	lsrs	r3, r3, #18
 80068fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	685b      	ldr	r3, [r3, #4]
 8006904:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	68ba      	ldr	r2, [r7, #8]
 800690e:	430a      	orrs	r2, r1
 8006910:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	6a1b      	ldr	r3, [r3, #32]
 8006918:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	4a6a      	ldr	r2, [pc, #424]	; (8006acc <HAL_I2C_Init+0x274>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d802      	bhi.n	800692c <HAL_I2C_Init+0xd4>
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	3301      	adds	r3, #1
 800692a:	e009      	b.n	8006940 <HAL_I2C_Init+0xe8>
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006932:	fb02 f303 	mul.w	r3, r2, r3
 8006936:	4a69      	ldr	r2, [pc, #420]	; (8006adc <HAL_I2C_Init+0x284>)
 8006938:	fba2 2303 	umull	r2, r3, r2, r3
 800693c:	099b      	lsrs	r3, r3, #6
 800693e:	3301      	adds	r3, #1
 8006940:	687a      	ldr	r2, [r7, #4]
 8006942:	6812      	ldr	r2, [r2, #0]
 8006944:	430b      	orrs	r3, r1
 8006946:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	69db      	ldr	r3, [r3, #28]
 800694e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006952:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	495c      	ldr	r1, [pc, #368]	; (8006acc <HAL_I2C_Init+0x274>)
 800695c:	428b      	cmp	r3, r1
 800695e:	d819      	bhi.n	8006994 <HAL_I2C_Init+0x13c>
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	1e59      	subs	r1, r3, #1
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	685b      	ldr	r3, [r3, #4]
 8006968:	005b      	lsls	r3, r3, #1
 800696a:	fbb1 f3f3 	udiv	r3, r1, r3
 800696e:	1c59      	adds	r1, r3, #1
 8006970:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006974:	400b      	ands	r3, r1
 8006976:	2b00      	cmp	r3, #0
 8006978:	d00a      	beq.n	8006990 <HAL_I2C_Init+0x138>
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	1e59      	subs	r1, r3, #1
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	005b      	lsls	r3, r3, #1
 8006984:	fbb1 f3f3 	udiv	r3, r1, r3
 8006988:	3301      	adds	r3, #1
 800698a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800698e:	e051      	b.n	8006a34 <HAL_I2C_Init+0x1dc>
 8006990:	2304      	movs	r3, #4
 8006992:	e04f      	b.n	8006a34 <HAL_I2C_Init+0x1dc>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	689b      	ldr	r3, [r3, #8]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d111      	bne.n	80069c0 <HAL_I2C_Init+0x168>
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	1e58      	subs	r0, r3, #1
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6859      	ldr	r1, [r3, #4]
 80069a4:	460b      	mov	r3, r1
 80069a6:	005b      	lsls	r3, r3, #1
 80069a8:	440b      	add	r3, r1
 80069aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80069ae:	3301      	adds	r3, #1
 80069b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	bf0c      	ite	eq
 80069b8:	2301      	moveq	r3, #1
 80069ba:	2300      	movne	r3, #0
 80069bc:	b2db      	uxtb	r3, r3
 80069be:	e012      	b.n	80069e6 <HAL_I2C_Init+0x18e>
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	1e58      	subs	r0, r3, #1
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6859      	ldr	r1, [r3, #4]
 80069c8:	460b      	mov	r3, r1
 80069ca:	009b      	lsls	r3, r3, #2
 80069cc:	440b      	add	r3, r1
 80069ce:	0099      	lsls	r1, r3, #2
 80069d0:	440b      	add	r3, r1
 80069d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80069d6:	3301      	adds	r3, #1
 80069d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069dc:	2b00      	cmp	r3, #0
 80069de:	bf0c      	ite	eq
 80069e0:	2301      	moveq	r3, #1
 80069e2:	2300      	movne	r3, #0
 80069e4:	b2db      	uxtb	r3, r3
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d001      	beq.n	80069ee <HAL_I2C_Init+0x196>
 80069ea:	2301      	movs	r3, #1
 80069ec:	e022      	b.n	8006a34 <HAL_I2C_Init+0x1dc>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d10e      	bne.n	8006a14 <HAL_I2C_Init+0x1bc>
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	1e58      	subs	r0, r3, #1
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6859      	ldr	r1, [r3, #4]
 80069fe:	460b      	mov	r3, r1
 8006a00:	005b      	lsls	r3, r3, #1
 8006a02:	440b      	add	r3, r1
 8006a04:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a08:	3301      	adds	r3, #1
 8006a0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a12:	e00f      	b.n	8006a34 <HAL_I2C_Init+0x1dc>
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	1e58      	subs	r0, r3, #1
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6859      	ldr	r1, [r3, #4]
 8006a1c:	460b      	mov	r3, r1
 8006a1e:	009b      	lsls	r3, r3, #2
 8006a20:	440b      	add	r3, r1
 8006a22:	0099      	lsls	r1, r3, #2
 8006a24:	440b      	add	r3, r1
 8006a26:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a2a:	3301      	adds	r3, #1
 8006a2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a30:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006a34:	6879      	ldr	r1, [r7, #4]
 8006a36:	6809      	ldr	r1, [r1, #0]
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	69da      	ldr	r2, [r3, #28]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6a1b      	ldr	r3, [r3, #32]
 8006a4e:	431a      	orrs	r2, r3
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	430a      	orrs	r2, r1
 8006a56:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	689b      	ldr	r3, [r3, #8]
 8006a5e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006a62:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	6911      	ldr	r1, [r2, #16]
 8006a6a:	687a      	ldr	r2, [r7, #4]
 8006a6c:	68d2      	ldr	r2, [r2, #12]
 8006a6e:	4311      	orrs	r1, r2
 8006a70:	687a      	ldr	r2, [r7, #4]
 8006a72:	6812      	ldr	r2, [r2, #0]
 8006a74:	430b      	orrs	r3, r1
 8006a76:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	68db      	ldr	r3, [r3, #12]
 8006a7e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	695a      	ldr	r2, [r3, #20]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	699b      	ldr	r3, [r3, #24]
 8006a8a:	431a      	orrs	r2, r3
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	430a      	orrs	r2, r1
 8006a92:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	681a      	ldr	r2, [r3, #0]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f042 0201 	orr.w	r2, r2, #1
 8006aa2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2220      	movs	r2, #32
 8006aae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2200      	movs	r2, #0
 8006abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006ac0:	2300      	movs	r3, #0
}
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	3710      	adds	r7, #16
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	bd80      	pop	{r7, pc}
 8006aca:	bf00      	nop
 8006acc:	000186a0 	.word	0x000186a0
 8006ad0:	001e847f 	.word	0x001e847f
 8006ad4:	003d08ff 	.word	0x003d08ff
 8006ad8:	431bde83 	.word	0x431bde83
 8006adc:	10624dd3 	.word	0x10624dd3

08006ae0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b088      	sub	sp, #32
 8006ae4:	af02      	add	r7, sp, #8
 8006ae6:	60f8      	str	r0, [r7, #12]
 8006ae8:	607a      	str	r2, [r7, #4]
 8006aea:	461a      	mov	r2, r3
 8006aec:	460b      	mov	r3, r1
 8006aee:	817b      	strh	r3, [r7, #10]
 8006af0:	4613      	mov	r3, r2
 8006af2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006af4:	f7fe ff2a 	bl	800594c <HAL_GetTick>
 8006af8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b00:	b2db      	uxtb	r3, r3
 8006b02:	2b20      	cmp	r3, #32
 8006b04:	f040 80e0 	bne.w	8006cc8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006b08:	697b      	ldr	r3, [r7, #20]
 8006b0a:	9300      	str	r3, [sp, #0]
 8006b0c:	2319      	movs	r3, #25
 8006b0e:	2201      	movs	r2, #1
 8006b10:	4970      	ldr	r1, [pc, #448]	; (8006cd4 <HAL_I2C_Master_Transmit+0x1f4>)
 8006b12:	68f8      	ldr	r0, [r7, #12]
 8006b14:	f000 f964 	bl	8006de0 <I2C_WaitOnFlagUntilTimeout>
 8006b18:	4603      	mov	r3, r0
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d001      	beq.n	8006b22 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8006b1e:	2302      	movs	r3, #2
 8006b20:	e0d3      	b.n	8006cca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	d101      	bne.n	8006b30 <HAL_I2C_Master_Transmit+0x50>
 8006b2c:	2302      	movs	r3, #2
 8006b2e:	e0cc      	b.n	8006cca <HAL_I2C_Master_Transmit+0x1ea>
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2201      	movs	r2, #1
 8006b34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f003 0301 	and.w	r3, r3, #1
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	d007      	beq.n	8006b56 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	681a      	ldr	r2, [r3, #0]
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f042 0201 	orr.w	r2, r2, #1
 8006b54:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b64:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2221      	movs	r2, #33	; 0x21
 8006b6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	2210      	movs	r2, #16
 8006b72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	687a      	ldr	r2, [r7, #4]
 8006b80:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	893a      	ldrh	r2, [r7, #8]
 8006b86:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b8c:	b29a      	uxth	r2, r3
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	4a50      	ldr	r2, [pc, #320]	; (8006cd8 <HAL_I2C_Master_Transmit+0x1f8>)
 8006b96:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006b98:	8979      	ldrh	r1, [r7, #10]
 8006b9a:	697b      	ldr	r3, [r7, #20]
 8006b9c:	6a3a      	ldr	r2, [r7, #32]
 8006b9e:	68f8      	ldr	r0, [r7, #12]
 8006ba0:	f000 f89c 	bl	8006cdc <I2C_MasterRequestWrite>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d001      	beq.n	8006bae <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006baa:	2301      	movs	r3, #1
 8006bac:	e08d      	b.n	8006cca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bae:	2300      	movs	r3, #0
 8006bb0:	613b      	str	r3, [r7, #16]
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	695b      	ldr	r3, [r3, #20]
 8006bb8:	613b      	str	r3, [r7, #16]
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	699b      	ldr	r3, [r3, #24]
 8006bc0:	613b      	str	r3, [r7, #16]
 8006bc2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006bc4:	e066      	b.n	8006c94 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006bc6:	697a      	ldr	r2, [r7, #20]
 8006bc8:	6a39      	ldr	r1, [r7, #32]
 8006bca:	68f8      	ldr	r0, [r7, #12]
 8006bcc:	f000 f9de 	bl	8006f8c <I2C_WaitOnTXEFlagUntilTimeout>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d00d      	beq.n	8006bf2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bda:	2b04      	cmp	r3, #4
 8006bdc:	d107      	bne.n	8006bee <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	681a      	ldr	r2, [r3, #0]
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006bec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e06b      	b.n	8006cca <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf6:	781a      	ldrb	r2, [r3, #0]
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c02:	1c5a      	adds	r2, r3, #1
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	3b01      	subs	r3, #1
 8006c10:	b29a      	uxth	r2, r3
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c1a:	3b01      	subs	r3, #1
 8006c1c:	b29a      	uxth	r2, r3
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	695b      	ldr	r3, [r3, #20]
 8006c28:	f003 0304 	and.w	r3, r3, #4
 8006c2c:	2b04      	cmp	r3, #4
 8006c2e:	d11b      	bne.n	8006c68 <HAL_I2C_Master_Transmit+0x188>
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d017      	beq.n	8006c68 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c3c:	781a      	ldrb	r2, [r3, #0]
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c48:	1c5a      	adds	r2, r3, #1
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c52:	b29b      	uxth	r3, r3
 8006c54:	3b01      	subs	r3, #1
 8006c56:	b29a      	uxth	r2, r3
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c60:	3b01      	subs	r3, #1
 8006c62:	b29a      	uxth	r2, r3
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c68:	697a      	ldr	r2, [r7, #20]
 8006c6a:	6a39      	ldr	r1, [r7, #32]
 8006c6c:	68f8      	ldr	r0, [r7, #12]
 8006c6e:	f000 f9ce 	bl	800700e <I2C_WaitOnBTFFlagUntilTimeout>
 8006c72:	4603      	mov	r3, r0
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d00d      	beq.n	8006c94 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c7c:	2b04      	cmp	r3, #4
 8006c7e:	d107      	bne.n	8006c90 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	681a      	ldr	r2, [r3, #0]
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c8e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006c90:	2301      	movs	r3, #1
 8006c92:	e01a      	b.n	8006cca <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d194      	bne.n	8006bc6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006caa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	2220      	movs	r2, #32
 8006cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	e000      	b.n	8006cca <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006cc8:	2302      	movs	r3, #2
  }
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	3718      	adds	r7, #24
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	bf00      	nop
 8006cd4:	00100002 	.word	0x00100002
 8006cd8:	ffff0000 	.word	0xffff0000

08006cdc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b088      	sub	sp, #32
 8006ce0:	af02      	add	r7, sp, #8
 8006ce2:	60f8      	str	r0, [r7, #12]
 8006ce4:	607a      	str	r2, [r7, #4]
 8006ce6:	603b      	str	r3, [r7, #0]
 8006ce8:	460b      	mov	r3, r1
 8006cea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cf0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006cf2:	697b      	ldr	r3, [r7, #20]
 8006cf4:	2b08      	cmp	r3, #8
 8006cf6:	d006      	beq.n	8006d06 <I2C_MasterRequestWrite+0x2a>
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d003      	beq.n	8006d06 <I2C_MasterRequestWrite+0x2a>
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006d04:	d108      	bne.n	8006d18 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	681a      	ldr	r2, [r3, #0]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d14:	601a      	str	r2, [r3, #0]
 8006d16:	e00b      	b.n	8006d30 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d1c:	2b12      	cmp	r3, #18
 8006d1e:	d107      	bne.n	8006d30 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	681a      	ldr	r2, [r3, #0]
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d2e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	9300      	str	r3, [sp, #0]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2200      	movs	r2, #0
 8006d38:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006d3c:	68f8      	ldr	r0, [r7, #12]
 8006d3e:	f000 f84f 	bl	8006de0 <I2C_WaitOnFlagUntilTimeout>
 8006d42:	4603      	mov	r3, r0
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d00d      	beq.n	8006d64 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d56:	d103      	bne.n	8006d60 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d5e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006d60:	2303      	movs	r3, #3
 8006d62:	e035      	b.n	8006dd0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	691b      	ldr	r3, [r3, #16]
 8006d68:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d6c:	d108      	bne.n	8006d80 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006d6e:	897b      	ldrh	r3, [r7, #10]
 8006d70:	b2db      	uxtb	r3, r3
 8006d72:	461a      	mov	r2, r3
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006d7c:	611a      	str	r2, [r3, #16]
 8006d7e:	e01b      	b.n	8006db8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006d80:	897b      	ldrh	r3, [r7, #10]
 8006d82:	11db      	asrs	r3, r3, #7
 8006d84:	b2db      	uxtb	r3, r3
 8006d86:	f003 0306 	and.w	r3, r3, #6
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	f063 030f 	orn	r3, r3, #15
 8006d90:	b2da      	uxtb	r2, r3
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	687a      	ldr	r2, [r7, #4]
 8006d9c:	490e      	ldr	r1, [pc, #56]	; (8006dd8 <I2C_MasterRequestWrite+0xfc>)
 8006d9e:	68f8      	ldr	r0, [r7, #12]
 8006da0:	f000 f875 	bl	8006e8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006da4:	4603      	mov	r3, r0
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d001      	beq.n	8006dae <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006daa:	2301      	movs	r3, #1
 8006dac:	e010      	b.n	8006dd0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006dae:	897b      	ldrh	r3, [r7, #10]
 8006db0:	b2da      	uxtb	r2, r3
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	687a      	ldr	r2, [r7, #4]
 8006dbc:	4907      	ldr	r1, [pc, #28]	; (8006ddc <I2C_MasterRequestWrite+0x100>)
 8006dbe:	68f8      	ldr	r0, [r7, #12]
 8006dc0:	f000 f865 	bl	8006e8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d001      	beq.n	8006dce <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	e000      	b.n	8006dd0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006dce:	2300      	movs	r3, #0
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	3718      	adds	r7, #24
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}
 8006dd8:	00010008 	.word	0x00010008
 8006ddc:	00010002 	.word	0x00010002

08006de0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b084      	sub	sp, #16
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	60f8      	str	r0, [r7, #12]
 8006de8:	60b9      	str	r1, [r7, #8]
 8006dea:	603b      	str	r3, [r7, #0]
 8006dec:	4613      	mov	r3, r2
 8006dee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006df0:	e025      	b.n	8006e3e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006df8:	d021      	beq.n	8006e3e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006dfa:	f7fe fda7 	bl	800594c <HAL_GetTick>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	69bb      	ldr	r3, [r7, #24]
 8006e02:	1ad3      	subs	r3, r2, r3
 8006e04:	683a      	ldr	r2, [r7, #0]
 8006e06:	429a      	cmp	r2, r3
 8006e08:	d302      	bcc.n	8006e10 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d116      	bne.n	8006e3e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	2200      	movs	r2, #0
 8006e14:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2220      	movs	r2, #32
 8006e1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2200      	movs	r2, #0
 8006e22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e2a:	f043 0220 	orr.w	r2, r3, #32
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2200      	movs	r2, #0
 8006e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	e023      	b.n	8006e86 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	0c1b      	lsrs	r3, r3, #16
 8006e42:	b2db      	uxtb	r3, r3
 8006e44:	2b01      	cmp	r3, #1
 8006e46:	d10d      	bne.n	8006e64 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	695b      	ldr	r3, [r3, #20]
 8006e4e:	43da      	mvns	r2, r3
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	4013      	ands	r3, r2
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	bf0c      	ite	eq
 8006e5a:	2301      	moveq	r3, #1
 8006e5c:	2300      	movne	r3, #0
 8006e5e:	b2db      	uxtb	r3, r3
 8006e60:	461a      	mov	r2, r3
 8006e62:	e00c      	b.n	8006e7e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	699b      	ldr	r3, [r3, #24]
 8006e6a:	43da      	mvns	r2, r3
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	4013      	ands	r3, r2
 8006e70:	b29b      	uxth	r3, r3
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	bf0c      	ite	eq
 8006e76:	2301      	moveq	r3, #1
 8006e78:	2300      	movne	r3, #0
 8006e7a:	b2db      	uxtb	r3, r3
 8006e7c:	461a      	mov	r2, r3
 8006e7e:	79fb      	ldrb	r3, [r7, #7]
 8006e80:	429a      	cmp	r2, r3
 8006e82:	d0b6      	beq.n	8006df2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006e84:	2300      	movs	r3, #0
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3710      	adds	r7, #16
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}

08006e8e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006e8e:	b580      	push	{r7, lr}
 8006e90:	b084      	sub	sp, #16
 8006e92:	af00      	add	r7, sp, #0
 8006e94:	60f8      	str	r0, [r7, #12]
 8006e96:	60b9      	str	r1, [r7, #8]
 8006e98:	607a      	str	r2, [r7, #4]
 8006e9a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006e9c:	e051      	b.n	8006f42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	695b      	ldr	r3, [r3, #20]
 8006ea4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ea8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006eac:	d123      	bne.n	8006ef6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ebc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006ec6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	2220      	movs	r2, #32
 8006ed2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ee2:	f043 0204 	orr.w	r2, r3, #4
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2200      	movs	r2, #0
 8006eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e046      	b.n	8006f84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006efc:	d021      	beq.n	8006f42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006efe:	f7fe fd25 	bl	800594c <HAL_GetTick>
 8006f02:	4602      	mov	r2, r0
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	1ad3      	subs	r3, r2, r3
 8006f08:	687a      	ldr	r2, [r7, #4]
 8006f0a:	429a      	cmp	r2, r3
 8006f0c:	d302      	bcc.n	8006f14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d116      	bne.n	8006f42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	2200      	movs	r2, #0
 8006f18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	2220      	movs	r2, #32
 8006f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2200      	movs	r2, #0
 8006f26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f2e:	f043 0220 	orr.w	r2, r3, #32
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006f3e:	2301      	movs	r3, #1
 8006f40:	e020      	b.n	8006f84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	0c1b      	lsrs	r3, r3, #16
 8006f46:	b2db      	uxtb	r3, r3
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	d10c      	bne.n	8006f66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	695b      	ldr	r3, [r3, #20]
 8006f52:	43da      	mvns	r2, r3
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	4013      	ands	r3, r2
 8006f58:	b29b      	uxth	r3, r3
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	bf14      	ite	ne
 8006f5e:	2301      	movne	r3, #1
 8006f60:	2300      	moveq	r3, #0
 8006f62:	b2db      	uxtb	r3, r3
 8006f64:	e00b      	b.n	8006f7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	699b      	ldr	r3, [r3, #24]
 8006f6c:	43da      	mvns	r2, r3
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	4013      	ands	r3, r2
 8006f72:	b29b      	uxth	r3, r3
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	bf14      	ite	ne
 8006f78:	2301      	movne	r3, #1
 8006f7a:	2300      	moveq	r3, #0
 8006f7c:	b2db      	uxtb	r3, r3
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d18d      	bne.n	8006e9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006f82:	2300      	movs	r3, #0
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	3710      	adds	r7, #16
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}

08006f8c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b084      	sub	sp, #16
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	60f8      	str	r0, [r7, #12]
 8006f94:	60b9      	str	r1, [r7, #8]
 8006f96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006f98:	e02d      	b.n	8006ff6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006f9a:	68f8      	ldr	r0, [r7, #12]
 8006f9c:	f000 f878 	bl	8007090 <I2C_IsAcknowledgeFailed>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d001      	beq.n	8006faa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	e02d      	b.n	8007006 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fb0:	d021      	beq.n	8006ff6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fb2:	f7fe fccb 	bl	800594c <HAL_GetTick>
 8006fb6:	4602      	mov	r2, r0
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	1ad3      	subs	r3, r2, r3
 8006fbc:	68ba      	ldr	r2, [r7, #8]
 8006fbe:	429a      	cmp	r2, r3
 8006fc0:	d302      	bcc.n	8006fc8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d116      	bne.n	8006ff6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2220      	movs	r2, #32
 8006fd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fe2:	f043 0220 	orr.w	r2, r3, #32
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	2200      	movs	r2, #0
 8006fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	e007      	b.n	8007006 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	695b      	ldr	r3, [r3, #20]
 8006ffc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007000:	2b80      	cmp	r3, #128	; 0x80
 8007002:	d1ca      	bne.n	8006f9a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007004:	2300      	movs	r3, #0
}
 8007006:	4618      	mov	r0, r3
 8007008:	3710      	adds	r7, #16
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}

0800700e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800700e:	b580      	push	{r7, lr}
 8007010:	b084      	sub	sp, #16
 8007012:	af00      	add	r7, sp, #0
 8007014:	60f8      	str	r0, [r7, #12]
 8007016:	60b9      	str	r1, [r7, #8]
 8007018:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800701a:	e02d      	b.n	8007078 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800701c:	68f8      	ldr	r0, [r7, #12]
 800701e:	f000 f837 	bl	8007090 <I2C_IsAcknowledgeFailed>
 8007022:	4603      	mov	r3, r0
 8007024:	2b00      	cmp	r3, #0
 8007026:	d001      	beq.n	800702c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007028:	2301      	movs	r3, #1
 800702a:	e02d      	b.n	8007088 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007032:	d021      	beq.n	8007078 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007034:	f7fe fc8a 	bl	800594c <HAL_GetTick>
 8007038:	4602      	mov	r2, r0
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	1ad3      	subs	r3, r2, r3
 800703e:	68ba      	ldr	r2, [r7, #8]
 8007040:	429a      	cmp	r2, r3
 8007042:	d302      	bcc.n	800704a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d116      	bne.n	8007078 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	2200      	movs	r2, #0
 800704e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	2220      	movs	r2, #32
 8007054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	2200      	movs	r2, #0
 800705c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007064:	f043 0220 	orr.w	r2, r3, #32
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	2200      	movs	r2, #0
 8007070:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007074:	2301      	movs	r3, #1
 8007076:	e007      	b.n	8007088 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	695b      	ldr	r3, [r3, #20]
 800707e:	f003 0304 	and.w	r3, r3, #4
 8007082:	2b04      	cmp	r3, #4
 8007084:	d1ca      	bne.n	800701c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007086:	2300      	movs	r3, #0
}
 8007088:	4618      	mov	r0, r3
 800708a:	3710      	adds	r7, #16
 800708c:	46bd      	mov	sp, r7
 800708e:	bd80      	pop	{r7, pc}

08007090 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007090:	b480      	push	{r7}
 8007092:	b083      	sub	sp, #12
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	695b      	ldr	r3, [r3, #20]
 800709e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070a6:	d11b      	bne.n	80070e0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80070b0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2200      	movs	r2, #0
 80070b6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2220      	movs	r2, #32
 80070bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2200      	movs	r2, #0
 80070c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070cc:	f043 0204 	orr.w	r2, r3, #4
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2200      	movs	r2, #0
 80070d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	e000      	b.n	80070e2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80070e0:	2300      	movs	r3, #0
}
 80070e2:	4618      	mov	r0, r3
 80070e4:	370c      	adds	r7, #12
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr
	...

080070f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b086      	sub	sp, #24
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d101      	bne.n	8007102 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80070fe:	2301      	movs	r3, #1
 8007100:	e264      	b.n	80075cc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f003 0301 	and.w	r3, r3, #1
 800710a:	2b00      	cmp	r3, #0
 800710c:	d075      	beq.n	80071fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800710e:	4ba3      	ldr	r3, [pc, #652]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007110:	689b      	ldr	r3, [r3, #8]
 8007112:	f003 030c 	and.w	r3, r3, #12
 8007116:	2b04      	cmp	r3, #4
 8007118:	d00c      	beq.n	8007134 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800711a:	4ba0      	ldr	r3, [pc, #640]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 800711c:	689b      	ldr	r3, [r3, #8]
 800711e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007122:	2b08      	cmp	r3, #8
 8007124:	d112      	bne.n	800714c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007126:	4b9d      	ldr	r3, [pc, #628]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800712e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007132:	d10b      	bne.n	800714c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007134:	4b99      	ldr	r3, [pc, #612]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800713c:	2b00      	cmp	r3, #0
 800713e:	d05b      	beq.n	80071f8 <HAL_RCC_OscConfig+0x108>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d157      	bne.n	80071f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007148:	2301      	movs	r3, #1
 800714a:	e23f      	b.n	80075cc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	685b      	ldr	r3, [r3, #4]
 8007150:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007154:	d106      	bne.n	8007164 <HAL_RCC_OscConfig+0x74>
 8007156:	4b91      	ldr	r3, [pc, #580]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4a90      	ldr	r2, [pc, #576]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 800715c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007160:	6013      	str	r3, [r2, #0]
 8007162:	e01d      	b.n	80071a0 <HAL_RCC_OscConfig+0xb0>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800716c:	d10c      	bne.n	8007188 <HAL_RCC_OscConfig+0x98>
 800716e:	4b8b      	ldr	r3, [pc, #556]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	4a8a      	ldr	r2, [pc, #552]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007174:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007178:	6013      	str	r3, [r2, #0]
 800717a:	4b88      	ldr	r3, [pc, #544]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a87      	ldr	r2, [pc, #540]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007180:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007184:	6013      	str	r3, [r2, #0]
 8007186:	e00b      	b.n	80071a0 <HAL_RCC_OscConfig+0xb0>
 8007188:	4b84      	ldr	r3, [pc, #528]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a83      	ldr	r2, [pc, #524]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 800718e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007192:	6013      	str	r3, [r2, #0]
 8007194:	4b81      	ldr	r3, [pc, #516]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a80      	ldr	r2, [pc, #512]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 800719a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800719e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d013      	beq.n	80071d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071a8:	f7fe fbd0 	bl	800594c <HAL_GetTick>
 80071ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071ae:	e008      	b.n	80071c2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80071b0:	f7fe fbcc 	bl	800594c <HAL_GetTick>
 80071b4:	4602      	mov	r2, r0
 80071b6:	693b      	ldr	r3, [r7, #16]
 80071b8:	1ad3      	subs	r3, r2, r3
 80071ba:	2b64      	cmp	r3, #100	; 0x64
 80071bc:	d901      	bls.n	80071c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80071be:	2303      	movs	r3, #3
 80071c0:	e204      	b.n	80075cc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071c2:	4b76      	ldr	r3, [pc, #472]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d0f0      	beq.n	80071b0 <HAL_RCC_OscConfig+0xc0>
 80071ce:	e014      	b.n	80071fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071d0:	f7fe fbbc 	bl	800594c <HAL_GetTick>
 80071d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80071d6:	e008      	b.n	80071ea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80071d8:	f7fe fbb8 	bl	800594c <HAL_GetTick>
 80071dc:	4602      	mov	r2, r0
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	1ad3      	subs	r3, r2, r3
 80071e2:	2b64      	cmp	r3, #100	; 0x64
 80071e4:	d901      	bls.n	80071ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80071e6:	2303      	movs	r3, #3
 80071e8:	e1f0      	b.n	80075cc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80071ea:	4b6c      	ldr	r3, [pc, #432]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d1f0      	bne.n	80071d8 <HAL_RCC_OscConfig+0xe8>
 80071f6:	e000      	b.n	80071fa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f003 0302 	and.w	r3, r3, #2
 8007202:	2b00      	cmp	r3, #0
 8007204:	d063      	beq.n	80072ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007206:	4b65      	ldr	r3, [pc, #404]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007208:	689b      	ldr	r3, [r3, #8]
 800720a:	f003 030c 	and.w	r3, r3, #12
 800720e:	2b00      	cmp	r3, #0
 8007210:	d00b      	beq.n	800722a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007212:	4b62      	ldr	r3, [pc, #392]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007214:	689b      	ldr	r3, [r3, #8]
 8007216:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800721a:	2b08      	cmp	r3, #8
 800721c:	d11c      	bne.n	8007258 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800721e:	4b5f      	ldr	r3, [pc, #380]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007226:	2b00      	cmp	r3, #0
 8007228:	d116      	bne.n	8007258 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800722a:	4b5c      	ldr	r3, [pc, #368]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f003 0302 	and.w	r3, r3, #2
 8007232:	2b00      	cmp	r3, #0
 8007234:	d005      	beq.n	8007242 <HAL_RCC_OscConfig+0x152>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	68db      	ldr	r3, [r3, #12]
 800723a:	2b01      	cmp	r3, #1
 800723c:	d001      	beq.n	8007242 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800723e:	2301      	movs	r3, #1
 8007240:	e1c4      	b.n	80075cc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007242:	4b56      	ldr	r3, [pc, #344]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	691b      	ldr	r3, [r3, #16]
 800724e:	00db      	lsls	r3, r3, #3
 8007250:	4952      	ldr	r1, [pc, #328]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007252:	4313      	orrs	r3, r2
 8007254:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007256:	e03a      	b.n	80072ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	68db      	ldr	r3, [r3, #12]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d020      	beq.n	80072a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007260:	4b4f      	ldr	r3, [pc, #316]	; (80073a0 <HAL_RCC_OscConfig+0x2b0>)
 8007262:	2201      	movs	r2, #1
 8007264:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007266:	f7fe fb71 	bl	800594c <HAL_GetTick>
 800726a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800726c:	e008      	b.n	8007280 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800726e:	f7fe fb6d 	bl	800594c <HAL_GetTick>
 8007272:	4602      	mov	r2, r0
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	1ad3      	subs	r3, r2, r3
 8007278:	2b02      	cmp	r3, #2
 800727a:	d901      	bls.n	8007280 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800727c:	2303      	movs	r3, #3
 800727e:	e1a5      	b.n	80075cc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007280:	4b46      	ldr	r3, [pc, #280]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f003 0302 	and.w	r3, r3, #2
 8007288:	2b00      	cmp	r3, #0
 800728a:	d0f0      	beq.n	800726e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800728c:	4b43      	ldr	r3, [pc, #268]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	691b      	ldr	r3, [r3, #16]
 8007298:	00db      	lsls	r3, r3, #3
 800729a:	4940      	ldr	r1, [pc, #256]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 800729c:	4313      	orrs	r3, r2
 800729e:	600b      	str	r3, [r1, #0]
 80072a0:	e015      	b.n	80072ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80072a2:	4b3f      	ldr	r3, [pc, #252]	; (80073a0 <HAL_RCC_OscConfig+0x2b0>)
 80072a4:	2200      	movs	r2, #0
 80072a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072a8:	f7fe fb50 	bl	800594c <HAL_GetTick>
 80072ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80072ae:	e008      	b.n	80072c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80072b0:	f7fe fb4c 	bl	800594c <HAL_GetTick>
 80072b4:	4602      	mov	r2, r0
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	1ad3      	subs	r3, r2, r3
 80072ba:	2b02      	cmp	r3, #2
 80072bc:	d901      	bls.n	80072c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80072be:	2303      	movs	r3, #3
 80072c0:	e184      	b.n	80075cc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80072c2:	4b36      	ldr	r3, [pc, #216]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f003 0302 	and.w	r3, r3, #2
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d1f0      	bne.n	80072b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f003 0308 	and.w	r3, r3, #8
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d030      	beq.n	800733c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	695b      	ldr	r3, [r3, #20]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d016      	beq.n	8007310 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80072e2:	4b30      	ldr	r3, [pc, #192]	; (80073a4 <HAL_RCC_OscConfig+0x2b4>)
 80072e4:	2201      	movs	r2, #1
 80072e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072e8:	f7fe fb30 	bl	800594c <HAL_GetTick>
 80072ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80072ee:	e008      	b.n	8007302 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80072f0:	f7fe fb2c 	bl	800594c <HAL_GetTick>
 80072f4:	4602      	mov	r2, r0
 80072f6:	693b      	ldr	r3, [r7, #16]
 80072f8:	1ad3      	subs	r3, r2, r3
 80072fa:	2b02      	cmp	r3, #2
 80072fc:	d901      	bls.n	8007302 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80072fe:	2303      	movs	r3, #3
 8007300:	e164      	b.n	80075cc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007302:	4b26      	ldr	r3, [pc, #152]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007304:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007306:	f003 0302 	and.w	r3, r3, #2
 800730a:	2b00      	cmp	r3, #0
 800730c:	d0f0      	beq.n	80072f0 <HAL_RCC_OscConfig+0x200>
 800730e:	e015      	b.n	800733c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007310:	4b24      	ldr	r3, [pc, #144]	; (80073a4 <HAL_RCC_OscConfig+0x2b4>)
 8007312:	2200      	movs	r2, #0
 8007314:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007316:	f7fe fb19 	bl	800594c <HAL_GetTick>
 800731a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800731c:	e008      	b.n	8007330 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800731e:	f7fe fb15 	bl	800594c <HAL_GetTick>
 8007322:	4602      	mov	r2, r0
 8007324:	693b      	ldr	r3, [r7, #16]
 8007326:	1ad3      	subs	r3, r2, r3
 8007328:	2b02      	cmp	r3, #2
 800732a:	d901      	bls.n	8007330 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800732c:	2303      	movs	r3, #3
 800732e:	e14d      	b.n	80075cc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007330:	4b1a      	ldr	r3, [pc, #104]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007332:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007334:	f003 0302 	and.w	r3, r3, #2
 8007338:	2b00      	cmp	r3, #0
 800733a:	d1f0      	bne.n	800731e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f003 0304 	and.w	r3, r3, #4
 8007344:	2b00      	cmp	r3, #0
 8007346:	f000 80a0 	beq.w	800748a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800734a:	2300      	movs	r3, #0
 800734c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800734e:	4b13      	ldr	r3, [pc, #76]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007356:	2b00      	cmp	r3, #0
 8007358:	d10f      	bne.n	800737a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800735a:	2300      	movs	r3, #0
 800735c:	60bb      	str	r3, [r7, #8]
 800735e:	4b0f      	ldr	r3, [pc, #60]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007362:	4a0e      	ldr	r2, [pc, #56]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 8007364:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007368:	6413      	str	r3, [r2, #64]	; 0x40
 800736a:	4b0c      	ldr	r3, [pc, #48]	; (800739c <HAL_RCC_OscConfig+0x2ac>)
 800736c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800736e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007372:	60bb      	str	r3, [r7, #8]
 8007374:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007376:	2301      	movs	r3, #1
 8007378:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800737a:	4b0b      	ldr	r3, [pc, #44]	; (80073a8 <HAL_RCC_OscConfig+0x2b8>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007382:	2b00      	cmp	r3, #0
 8007384:	d121      	bne.n	80073ca <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007386:	4b08      	ldr	r3, [pc, #32]	; (80073a8 <HAL_RCC_OscConfig+0x2b8>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a07      	ldr	r2, [pc, #28]	; (80073a8 <HAL_RCC_OscConfig+0x2b8>)
 800738c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007390:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007392:	f7fe fadb 	bl	800594c <HAL_GetTick>
 8007396:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007398:	e011      	b.n	80073be <HAL_RCC_OscConfig+0x2ce>
 800739a:	bf00      	nop
 800739c:	40023800 	.word	0x40023800
 80073a0:	42470000 	.word	0x42470000
 80073a4:	42470e80 	.word	0x42470e80
 80073a8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80073ac:	f7fe face 	bl	800594c <HAL_GetTick>
 80073b0:	4602      	mov	r2, r0
 80073b2:	693b      	ldr	r3, [r7, #16]
 80073b4:	1ad3      	subs	r3, r2, r3
 80073b6:	2b02      	cmp	r3, #2
 80073b8:	d901      	bls.n	80073be <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80073ba:	2303      	movs	r3, #3
 80073bc:	e106      	b.n	80075cc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073be:	4b85      	ldr	r3, [pc, #532]	; (80075d4 <HAL_RCC_OscConfig+0x4e4>)
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d0f0      	beq.n	80073ac <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	689b      	ldr	r3, [r3, #8]
 80073ce:	2b01      	cmp	r3, #1
 80073d0:	d106      	bne.n	80073e0 <HAL_RCC_OscConfig+0x2f0>
 80073d2:	4b81      	ldr	r3, [pc, #516]	; (80075d8 <HAL_RCC_OscConfig+0x4e8>)
 80073d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073d6:	4a80      	ldr	r2, [pc, #512]	; (80075d8 <HAL_RCC_OscConfig+0x4e8>)
 80073d8:	f043 0301 	orr.w	r3, r3, #1
 80073dc:	6713      	str	r3, [r2, #112]	; 0x70
 80073de:	e01c      	b.n	800741a <HAL_RCC_OscConfig+0x32a>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	2b05      	cmp	r3, #5
 80073e6:	d10c      	bne.n	8007402 <HAL_RCC_OscConfig+0x312>
 80073e8:	4b7b      	ldr	r3, [pc, #492]	; (80075d8 <HAL_RCC_OscConfig+0x4e8>)
 80073ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073ec:	4a7a      	ldr	r2, [pc, #488]	; (80075d8 <HAL_RCC_OscConfig+0x4e8>)
 80073ee:	f043 0304 	orr.w	r3, r3, #4
 80073f2:	6713      	str	r3, [r2, #112]	; 0x70
 80073f4:	4b78      	ldr	r3, [pc, #480]	; (80075d8 <HAL_RCC_OscConfig+0x4e8>)
 80073f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073f8:	4a77      	ldr	r2, [pc, #476]	; (80075d8 <HAL_RCC_OscConfig+0x4e8>)
 80073fa:	f043 0301 	orr.w	r3, r3, #1
 80073fe:	6713      	str	r3, [r2, #112]	; 0x70
 8007400:	e00b      	b.n	800741a <HAL_RCC_OscConfig+0x32a>
 8007402:	4b75      	ldr	r3, [pc, #468]	; (80075d8 <HAL_RCC_OscConfig+0x4e8>)
 8007404:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007406:	4a74      	ldr	r2, [pc, #464]	; (80075d8 <HAL_RCC_OscConfig+0x4e8>)
 8007408:	f023 0301 	bic.w	r3, r3, #1
 800740c:	6713      	str	r3, [r2, #112]	; 0x70
 800740e:	4b72      	ldr	r3, [pc, #456]	; (80075d8 <HAL_RCC_OscConfig+0x4e8>)
 8007410:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007412:	4a71      	ldr	r2, [pc, #452]	; (80075d8 <HAL_RCC_OscConfig+0x4e8>)
 8007414:	f023 0304 	bic.w	r3, r3, #4
 8007418:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	689b      	ldr	r3, [r3, #8]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d015      	beq.n	800744e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007422:	f7fe fa93 	bl	800594c <HAL_GetTick>
 8007426:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007428:	e00a      	b.n	8007440 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800742a:	f7fe fa8f 	bl	800594c <HAL_GetTick>
 800742e:	4602      	mov	r2, r0
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	1ad3      	subs	r3, r2, r3
 8007434:	f241 3288 	movw	r2, #5000	; 0x1388
 8007438:	4293      	cmp	r3, r2
 800743a:	d901      	bls.n	8007440 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800743c:	2303      	movs	r3, #3
 800743e:	e0c5      	b.n	80075cc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007440:	4b65      	ldr	r3, [pc, #404]	; (80075d8 <HAL_RCC_OscConfig+0x4e8>)
 8007442:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007444:	f003 0302 	and.w	r3, r3, #2
 8007448:	2b00      	cmp	r3, #0
 800744a:	d0ee      	beq.n	800742a <HAL_RCC_OscConfig+0x33a>
 800744c:	e014      	b.n	8007478 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800744e:	f7fe fa7d 	bl	800594c <HAL_GetTick>
 8007452:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007454:	e00a      	b.n	800746c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007456:	f7fe fa79 	bl	800594c <HAL_GetTick>
 800745a:	4602      	mov	r2, r0
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	1ad3      	subs	r3, r2, r3
 8007460:	f241 3288 	movw	r2, #5000	; 0x1388
 8007464:	4293      	cmp	r3, r2
 8007466:	d901      	bls.n	800746c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007468:	2303      	movs	r3, #3
 800746a:	e0af      	b.n	80075cc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800746c:	4b5a      	ldr	r3, [pc, #360]	; (80075d8 <HAL_RCC_OscConfig+0x4e8>)
 800746e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007470:	f003 0302 	and.w	r3, r3, #2
 8007474:	2b00      	cmp	r3, #0
 8007476:	d1ee      	bne.n	8007456 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007478:	7dfb      	ldrb	r3, [r7, #23]
 800747a:	2b01      	cmp	r3, #1
 800747c:	d105      	bne.n	800748a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800747e:	4b56      	ldr	r3, [pc, #344]	; (80075d8 <HAL_RCC_OscConfig+0x4e8>)
 8007480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007482:	4a55      	ldr	r2, [pc, #340]	; (80075d8 <HAL_RCC_OscConfig+0x4e8>)
 8007484:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007488:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	699b      	ldr	r3, [r3, #24]
 800748e:	2b00      	cmp	r3, #0
 8007490:	f000 809b 	beq.w	80075ca <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007494:	4b50      	ldr	r3, [pc, #320]	; (80075d8 <HAL_RCC_OscConfig+0x4e8>)
 8007496:	689b      	ldr	r3, [r3, #8]
 8007498:	f003 030c 	and.w	r3, r3, #12
 800749c:	2b08      	cmp	r3, #8
 800749e:	d05c      	beq.n	800755a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	699b      	ldr	r3, [r3, #24]
 80074a4:	2b02      	cmp	r3, #2
 80074a6:	d141      	bne.n	800752c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074a8:	4b4c      	ldr	r3, [pc, #304]	; (80075dc <HAL_RCC_OscConfig+0x4ec>)
 80074aa:	2200      	movs	r2, #0
 80074ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074ae:	f7fe fa4d 	bl	800594c <HAL_GetTick>
 80074b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074b4:	e008      	b.n	80074c8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80074b6:	f7fe fa49 	bl	800594c <HAL_GetTick>
 80074ba:	4602      	mov	r2, r0
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	1ad3      	subs	r3, r2, r3
 80074c0:	2b02      	cmp	r3, #2
 80074c2:	d901      	bls.n	80074c8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80074c4:	2303      	movs	r3, #3
 80074c6:	e081      	b.n	80075cc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074c8:	4b43      	ldr	r3, [pc, #268]	; (80075d8 <HAL_RCC_OscConfig+0x4e8>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d1f0      	bne.n	80074b6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	69da      	ldr	r2, [r3, #28]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6a1b      	ldr	r3, [r3, #32]
 80074dc:	431a      	orrs	r2, r3
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e2:	019b      	lsls	r3, r3, #6
 80074e4:	431a      	orrs	r2, r3
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074ea:	085b      	lsrs	r3, r3, #1
 80074ec:	3b01      	subs	r3, #1
 80074ee:	041b      	lsls	r3, r3, #16
 80074f0:	431a      	orrs	r2, r3
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074f6:	061b      	lsls	r3, r3, #24
 80074f8:	4937      	ldr	r1, [pc, #220]	; (80075d8 <HAL_RCC_OscConfig+0x4e8>)
 80074fa:	4313      	orrs	r3, r2
 80074fc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80074fe:	4b37      	ldr	r3, [pc, #220]	; (80075dc <HAL_RCC_OscConfig+0x4ec>)
 8007500:	2201      	movs	r2, #1
 8007502:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007504:	f7fe fa22 	bl	800594c <HAL_GetTick>
 8007508:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800750a:	e008      	b.n	800751e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800750c:	f7fe fa1e 	bl	800594c <HAL_GetTick>
 8007510:	4602      	mov	r2, r0
 8007512:	693b      	ldr	r3, [r7, #16]
 8007514:	1ad3      	subs	r3, r2, r3
 8007516:	2b02      	cmp	r3, #2
 8007518:	d901      	bls.n	800751e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800751a:	2303      	movs	r3, #3
 800751c:	e056      	b.n	80075cc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800751e:	4b2e      	ldr	r3, [pc, #184]	; (80075d8 <HAL_RCC_OscConfig+0x4e8>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007526:	2b00      	cmp	r3, #0
 8007528:	d0f0      	beq.n	800750c <HAL_RCC_OscConfig+0x41c>
 800752a:	e04e      	b.n	80075ca <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800752c:	4b2b      	ldr	r3, [pc, #172]	; (80075dc <HAL_RCC_OscConfig+0x4ec>)
 800752e:	2200      	movs	r2, #0
 8007530:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007532:	f7fe fa0b 	bl	800594c <HAL_GetTick>
 8007536:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007538:	e008      	b.n	800754c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800753a:	f7fe fa07 	bl	800594c <HAL_GetTick>
 800753e:	4602      	mov	r2, r0
 8007540:	693b      	ldr	r3, [r7, #16]
 8007542:	1ad3      	subs	r3, r2, r3
 8007544:	2b02      	cmp	r3, #2
 8007546:	d901      	bls.n	800754c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8007548:	2303      	movs	r3, #3
 800754a:	e03f      	b.n	80075cc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800754c:	4b22      	ldr	r3, [pc, #136]	; (80075d8 <HAL_RCC_OscConfig+0x4e8>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007554:	2b00      	cmp	r3, #0
 8007556:	d1f0      	bne.n	800753a <HAL_RCC_OscConfig+0x44a>
 8007558:	e037      	b.n	80075ca <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	699b      	ldr	r3, [r3, #24]
 800755e:	2b01      	cmp	r3, #1
 8007560:	d101      	bne.n	8007566 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8007562:	2301      	movs	r3, #1
 8007564:	e032      	b.n	80075cc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007566:	4b1c      	ldr	r3, [pc, #112]	; (80075d8 <HAL_RCC_OscConfig+0x4e8>)
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	699b      	ldr	r3, [r3, #24]
 8007570:	2b01      	cmp	r3, #1
 8007572:	d028      	beq.n	80075c6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800757e:	429a      	cmp	r2, r3
 8007580:	d121      	bne.n	80075c6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800758c:	429a      	cmp	r2, r3
 800758e:	d11a      	bne.n	80075c6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007590:	68fa      	ldr	r2, [r7, #12]
 8007592:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007596:	4013      	ands	r3, r2
 8007598:	687a      	ldr	r2, [r7, #4]
 800759a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800759c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800759e:	4293      	cmp	r3, r2
 80075a0:	d111      	bne.n	80075c6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075ac:	085b      	lsrs	r3, r3, #1
 80075ae:	3b01      	subs	r3, #1
 80075b0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80075b2:	429a      	cmp	r2, r3
 80075b4:	d107      	bne.n	80075c6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075c0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80075c2:	429a      	cmp	r2, r3
 80075c4:	d001      	beq.n	80075ca <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80075c6:	2301      	movs	r3, #1
 80075c8:	e000      	b.n	80075cc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80075ca:	2300      	movs	r3, #0
}
 80075cc:	4618      	mov	r0, r3
 80075ce:	3718      	adds	r7, #24
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}
 80075d4:	40007000 	.word	0x40007000
 80075d8:	40023800 	.word	0x40023800
 80075dc:	42470060 	.word	0x42470060

080075e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b084      	sub	sp, #16
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
 80075e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d101      	bne.n	80075f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80075f0:	2301      	movs	r3, #1
 80075f2:	e0cc      	b.n	800778e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80075f4:	4b68      	ldr	r3, [pc, #416]	; (8007798 <HAL_RCC_ClockConfig+0x1b8>)
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f003 0307 	and.w	r3, r3, #7
 80075fc:	683a      	ldr	r2, [r7, #0]
 80075fe:	429a      	cmp	r2, r3
 8007600:	d90c      	bls.n	800761c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007602:	4b65      	ldr	r3, [pc, #404]	; (8007798 <HAL_RCC_ClockConfig+0x1b8>)
 8007604:	683a      	ldr	r2, [r7, #0]
 8007606:	b2d2      	uxtb	r2, r2
 8007608:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800760a:	4b63      	ldr	r3, [pc, #396]	; (8007798 <HAL_RCC_ClockConfig+0x1b8>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f003 0307 	and.w	r3, r3, #7
 8007612:	683a      	ldr	r2, [r7, #0]
 8007614:	429a      	cmp	r2, r3
 8007616:	d001      	beq.n	800761c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007618:	2301      	movs	r3, #1
 800761a:	e0b8      	b.n	800778e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f003 0302 	and.w	r3, r3, #2
 8007624:	2b00      	cmp	r3, #0
 8007626:	d020      	beq.n	800766a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f003 0304 	and.w	r3, r3, #4
 8007630:	2b00      	cmp	r3, #0
 8007632:	d005      	beq.n	8007640 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007634:	4b59      	ldr	r3, [pc, #356]	; (800779c <HAL_RCC_ClockConfig+0x1bc>)
 8007636:	689b      	ldr	r3, [r3, #8]
 8007638:	4a58      	ldr	r2, [pc, #352]	; (800779c <HAL_RCC_ClockConfig+0x1bc>)
 800763a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800763e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f003 0308 	and.w	r3, r3, #8
 8007648:	2b00      	cmp	r3, #0
 800764a:	d005      	beq.n	8007658 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800764c:	4b53      	ldr	r3, [pc, #332]	; (800779c <HAL_RCC_ClockConfig+0x1bc>)
 800764e:	689b      	ldr	r3, [r3, #8]
 8007650:	4a52      	ldr	r2, [pc, #328]	; (800779c <HAL_RCC_ClockConfig+0x1bc>)
 8007652:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007656:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007658:	4b50      	ldr	r3, [pc, #320]	; (800779c <HAL_RCC_ClockConfig+0x1bc>)
 800765a:	689b      	ldr	r3, [r3, #8]
 800765c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	689b      	ldr	r3, [r3, #8]
 8007664:	494d      	ldr	r1, [pc, #308]	; (800779c <HAL_RCC_ClockConfig+0x1bc>)
 8007666:	4313      	orrs	r3, r2
 8007668:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f003 0301 	and.w	r3, r3, #1
 8007672:	2b00      	cmp	r3, #0
 8007674:	d044      	beq.n	8007700 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	685b      	ldr	r3, [r3, #4]
 800767a:	2b01      	cmp	r3, #1
 800767c:	d107      	bne.n	800768e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800767e:	4b47      	ldr	r3, [pc, #284]	; (800779c <HAL_RCC_ClockConfig+0x1bc>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007686:	2b00      	cmp	r3, #0
 8007688:	d119      	bne.n	80076be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	e07f      	b.n	800778e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	2b02      	cmp	r3, #2
 8007694:	d003      	beq.n	800769e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800769a:	2b03      	cmp	r3, #3
 800769c:	d107      	bne.n	80076ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800769e:	4b3f      	ldr	r3, [pc, #252]	; (800779c <HAL_RCC_ClockConfig+0x1bc>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d109      	bne.n	80076be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80076aa:	2301      	movs	r3, #1
 80076ac:	e06f      	b.n	800778e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80076ae:	4b3b      	ldr	r3, [pc, #236]	; (800779c <HAL_RCC_ClockConfig+0x1bc>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f003 0302 	and.w	r3, r3, #2
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d101      	bne.n	80076be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80076ba:	2301      	movs	r3, #1
 80076bc:	e067      	b.n	800778e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80076be:	4b37      	ldr	r3, [pc, #220]	; (800779c <HAL_RCC_ClockConfig+0x1bc>)
 80076c0:	689b      	ldr	r3, [r3, #8]
 80076c2:	f023 0203 	bic.w	r2, r3, #3
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	685b      	ldr	r3, [r3, #4]
 80076ca:	4934      	ldr	r1, [pc, #208]	; (800779c <HAL_RCC_ClockConfig+0x1bc>)
 80076cc:	4313      	orrs	r3, r2
 80076ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80076d0:	f7fe f93c 	bl	800594c <HAL_GetTick>
 80076d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80076d6:	e00a      	b.n	80076ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80076d8:	f7fe f938 	bl	800594c <HAL_GetTick>
 80076dc:	4602      	mov	r2, r0
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	1ad3      	subs	r3, r2, r3
 80076e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d901      	bls.n	80076ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80076ea:	2303      	movs	r3, #3
 80076ec:	e04f      	b.n	800778e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80076ee:	4b2b      	ldr	r3, [pc, #172]	; (800779c <HAL_RCC_ClockConfig+0x1bc>)
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	f003 020c 	and.w	r2, r3, #12
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	009b      	lsls	r3, r3, #2
 80076fc:	429a      	cmp	r2, r3
 80076fe:	d1eb      	bne.n	80076d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007700:	4b25      	ldr	r3, [pc, #148]	; (8007798 <HAL_RCC_ClockConfig+0x1b8>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f003 0307 	and.w	r3, r3, #7
 8007708:	683a      	ldr	r2, [r7, #0]
 800770a:	429a      	cmp	r2, r3
 800770c:	d20c      	bcs.n	8007728 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800770e:	4b22      	ldr	r3, [pc, #136]	; (8007798 <HAL_RCC_ClockConfig+0x1b8>)
 8007710:	683a      	ldr	r2, [r7, #0]
 8007712:	b2d2      	uxtb	r2, r2
 8007714:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007716:	4b20      	ldr	r3, [pc, #128]	; (8007798 <HAL_RCC_ClockConfig+0x1b8>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f003 0307 	and.w	r3, r3, #7
 800771e:	683a      	ldr	r2, [r7, #0]
 8007720:	429a      	cmp	r2, r3
 8007722:	d001      	beq.n	8007728 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007724:	2301      	movs	r3, #1
 8007726:	e032      	b.n	800778e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f003 0304 	and.w	r3, r3, #4
 8007730:	2b00      	cmp	r3, #0
 8007732:	d008      	beq.n	8007746 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007734:	4b19      	ldr	r3, [pc, #100]	; (800779c <HAL_RCC_ClockConfig+0x1bc>)
 8007736:	689b      	ldr	r3, [r3, #8]
 8007738:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	68db      	ldr	r3, [r3, #12]
 8007740:	4916      	ldr	r1, [pc, #88]	; (800779c <HAL_RCC_ClockConfig+0x1bc>)
 8007742:	4313      	orrs	r3, r2
 8007744:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f003 0308 	and.w	r3, r3, #8
 800774e:	2b00      	cmp	r3, #0
 8007750:	d009      	beq.n	8007766 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007752:	4b12      	ldr	r3, [pc, #72]	; (800779c <HAL_RCC_ClockConfig+0x1bc>)
 8007754:	689b      	ldr	r3, [r3, #8]
 8007756:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	691b      	ldr	r3, [r3, #16]
 800775e:	00db      	lsls	r3, r3, #3
 8007760:	490e      	ldr	r1, [pc, #56]	; (800779c <HAL_RCC_ClockConfig+0x1bc>)
 8007762:	4313      	orrs	r3, r2
 8007764:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007766:	f000 f821 	bl	80077ac <HAL_RCC_GetSysClockFreq>
 800776a:	4602      	mov	r2, r0
 800776c:	4b0b      	ldr	r3, [pc, #44]	; (800779c <HAL_RCC_ClockConfig+0x1bc>)
 800776e:	689b      	ldr	r3, [r3, #8]
 8007770:	091b      	lsrs	r3, r3, #4
 8007772:	f003 030f 	and.w	r3, r3, #15
 8007776:	490a      	ldr	r1, [pc, #40]	; (80077a0 <HAL_RCC_ClockConfig+0x1c0>)
 8007778:	5ccb      	ldrb	r3, [r1, r3]
 800777a:	fa22 f303 	lsr.w	r3, r2, r3
 800777e:	4a09      	ldr	r2, [pc, #36]	; (80077a4 <HAL_RCC_ClockConfig+0x1c4>)
 8007780:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007782:	4b09      	ldr	r3, [pc, #36]	; (80077a8 <HAL_RCC_ClockConfig+0x1c8>)
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4618      	mov	r0, r3
 8007788:	f7fe f89c 	bl	80058c4 <HAL_InitTick>

  return HAL_OK;
 800778c:	2300      	movs	r3, #0
}
 800778e:	4618      	mov	r0, r3
 8007790:	3710      	adds	r7, #16
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}
 8007796:	bf00      	nop
 8007798:	40023c00 	.word	0x40023c00
 800779c:	40023800 	.word	0x40023800
 80077a0:	0800cfe4 	.word	0x0800cfe4
 80077a4:	20000000 	.word	0x20000000
 80077a8:	20000004 	.word	0x20000004

080077ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80077ac:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80077b0:	b084      	sub	sp, #16
 80077b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80077b4:	2300      	movs	r3, #0
 80077b6:	607b      	str	r3, [r7, #4]
 80077b8:	2300      	movs	r3, #0
 80077ba:	60fb      	str	r3, [r7, #12]
 80077bc:	2300      	movs	r3, #0
 80077be:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80077c0:	2300      	movs	r3, #0
 80077c2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80077c4:	4b67      	ldr	r3, [pc, #412]	; (8007964 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80077c6:	689b      	ldr	r3, [r3, #8]
 80077c8:	f003 030c 	and.w	r3, r3, #12
 80077cc:	2b08      	cmp	r3, #8
 80077ce:	d00d      	beq.n	80077ec <HAL_RCC_GetSysClockFreq+0x40>
 80077d0:	2b08      	cmp	r3, #8
 80077d2:	f200 80bd 	bhi.w	8007950 <HAL_RCC_GetSysClockFreq+0x1a4>
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d002      	beq.n	80077e0 <HAL_RCC_GetSysClockFreq+0x34>
 80077da:	2b04      	cmp	r3, #4
 80077dc:	d003      	beq.n	80077e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80077de:	e0b7      	b.n	8007950 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80077e0:	4b61      	ldr	r3, [pc, #388]	; (8007968 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80077e2:	60bb      	str	r3, [r7, #8]
       break;
 80077e4:	e0b7      	b.n	8007956 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80077e6:	4b61      	ldr	r3, [pc, #388]	; (800796c <HAL_RCC_GetSysClockFreq+0x1c0>)
 80077e8:	60bb      	str	r3, [r7, #8]
      break;
 80077ea:	e0b4      	b.n	8007956 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80077ec:	4b5d      	ldr	r3, [pc, #372]	; (8007964 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80077ee:	685b      	ldr	r3, [r3, #4]
 80077f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80077f4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80077f6:	4b5b      	ldr	r3, [pc, #364]	; (8007964 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d04d      	beq.n	800789e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007802:	4b58      	ldr	r3, [pc, #352]	; (8007964 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007804:	685b      	ldr	r3, [r3, #4]
 8007806:	099b      	lsrs	r3, r3, #6
 8007808:	461a      	mov	r2, r3
 800780a:	f04f 0300 	mov.w	r3, #0
 800780e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007812:	f04f 0100 	mov.w	r1, #0
 8007816:	ea02 0800 	and.w	r8, r2, r0
 800781a:	ea03 0901 	and.w	r9, r3, r1
 800781e:	4640      	mov	r0, r8
 8007820:	4649      	mov	r1, r9
 8007822:	f04f 0200 	mov.w	r2, #0
 8007826:	f04f 0300 	mov.w	r3, #0
 800782a:	014b      	lsls	r3, r1, #5
 800782c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007830:	0142      	lsls	r2, r0, #5
 8007832:	4610      	mov	r0, r2
 8007834:	4619      	mov	r1, r3
 8007836:	ebb0 0008 	subs.w	r0, r0, r8
 800783a:	eb61 0109 	sbc.w	r1, r1, r9
 800783e:	f04f 0200 	mov.w	r2, #0
 8007842:	f04f 0300 	mov.w	r3, #0
 8007846:	018b      	lsls	r3, r1, #6
 8007848:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800784c:	0182      	lsls	r2, r0, #6
 800784e:	1a12      	subs	r2, r2, r0
 8007850:	eb63 0301 	sbc.w	r3, r3, r1
 8007854:	f04f 0000 	mov.w	r0, #0
 8007858:	f04f 0100 	mov.w	r1, #0
 800785c:	00d9      	lsls	r1, r3, #3
 800785e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007862:	00d0      	lsls	r0, r2, #3
 8007864:	4602      	mov	r2, r0
 8007866:	460b      	mov	r3, r1
 8007868:	eb12 0208 	adds.w	r2, r2, r8
 800786c:	eb43 0309 	adc.w	r3, r3, r9
 8007870:	f04f 0000 	mov.w	r0, #0
 8007874:	f04f 0100 	mov.w	r1, #0
 8007878:	0259      	lsls	r1, r3, #9
 800787a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800787e:	0250      	lsls	r0, r2, #9
 8007880:	4602      	mov	r2, r0
 8007882:	460b      	mov	r3, r1
 8007884:	4610      	mov	r0, r2
 8007886:	4619      	mov	r1, r3
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	461a      	mov	r2, r3
 800788c:	f04f 0300 	mov.w	r3, #0
 8007890:	f7f9 f914 	bl	8000abc <__aeabi_uldivmod>
 8007894:	4602      	mov	r2, r0
 8007896:	460b      	mov	r3, r1
 8007898:	4613      	mov	r3, r2
 800789a:	60fb      	str	r3, [r7, #12]
 800789c:	e04a      	b.n	8007934 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800789e:	4b31      	ldr	r3, [pc, #196]	; (8007964 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80078a0:	685b      	ldr	r3, [r3, #4]
 80078a2:	099b      	lsrs	r3, r3, #6
 80078a4:	461a      	mov	r2, r3
 80078a6:	f04f 0300 	mov.w	r3, #0
 80078aa:	f240 10ff 	movw	r0, #511	; 0x1ff
 80078ae:	f04f 0100 	mov.w	r1, #0
 80078b2:	ea02 0400 	and.w	r4, r2, r0
 80078b6:	ea03 0501 	and.w	r5, r3, r1
 80078ba:	4620      	mov	r0, r4
 80078bc:	4629      	mov	r1, r5
 80078be:	f04f 0200 	mov.w	r2, #0
 80078c2:	f04f 0300 	mov.w	r3, #0
 80078c6:	014b      	lsls	r3, r1, #5
 80078c8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80078cc:	0142      	lsls	r2, r0, #5
 80078ce:	4610      	mov	r0, r2
 80078d0:	4619      	mov	r1, r3
 80078d2:	1b00      	subs	r0, r0, r4
 80078d4:	eb61 0105 	sbc.w	r1, r1, r5
 80078d8:	f04f 0200 	mov.w	r2, #0
 80078dc:	f04f 0300 	mov.w	r3, #0
 80078e0:	018b      	lsls	r3, r1, #6
 80078e2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80078e6:	0182      	lsls	r2, r0, #6
 80078e8:	1a12      	subs	r2, r2, r0
 80078ea:	eb63 0301 	sbc.w	r3, r3, r1
 80078ee:	f04f 0000 	mov.w	r0, #0
 80078f2:	f04f 0100 	mov.w	r1, #0
 80078f6:	00d9      	lsls	r1, r3, #3
 80078f8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80078fc:	00d0      	lsls	r0, r2, #3
 80078fe:	4602      	mov	r2, r0
 8007900:	460b      	mov	r3, r1
 8007902:	1912      	adds	r2, r2, r4
 8007904:	eb45 0303 	adc.w	r3, r5, r3
 8007908:	f04f 0000 	mov.w	r0, #0
 800790c:	f04f 0100 	mov.w	r1, #0
 8007910:	0299      	lsls	r1, r3, #10
 8007912:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8007916:	0290      	lsls	r0, r2, #10
 8007918:	4602      	mov	r2, r0
 800791a:	460b      	mov	r3, r1
 800791c:	4610      	mov	r0, r2
 800791e:	4619      	mov	r1, r3
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	461a      	mov	r2, r3
 8007924:	f04f 0300 	mov.w	r3, #0
 8007928:	f7f9 f8c8 	bl	8000abc <__aeabi_uldivmod>
 800792c:	4602      	mov	r2, r0
 800792e:	460b      	mov	r3, r1
 8007930:	4613      	mov	r3, r2
 8007932:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007934:	4b0b      	ldr	r3, [pc, #44]	; (8007964 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007936:	685b      	ldr	r3, [r3, #4]
 8007938:	0c1b      	lsrs	r3, r3, #16
 800793a:	f003 0303 	and.w	r3, r3, #3
 800793e:	3301      	adds	r3, #1
 8007940:	005b      	lsls	r3, r3, #1
 8007942:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007944:	68fa      	ldr	r2, [r7, #12]
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	fbb2 f3f3 	udiv	r3, r2, r3
 800794c:	60bb      	str	r3, [r7, #8]
      break;
 800794e:	e002      	b.n	8007956 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007950:	4b05      	ldr	r3, [pc, #20]	; (8007968 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007952:	60bb      	str	r3, [r7, #8]
      break;
 8007954:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007956:	68bb      	ldr	r3, [r7, #8]
}
 8007958:	4618      	mov	r0, r3
 800795a:	3710      	adds	r7, #16
 800795c:	46bd      	mov	sp, r7
 800795e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007962:	bf00      	nop
 8007964:	40023800 	.word	0x40023800
 8007968:	00f42400 	.word	0x00f42400
 800796c:	007a1200 	.word	0x007a1200

08007970 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007970:	b480      	push	{r7}
 8007972:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007974:	4b03      	ldr	r3, [pc, #12]	; (8007984 <HAL_RCC_GetHCLKFreq+0x14>)
 8007976:	681b      	ldr	r3, [r3, #0]
}
 8007978:	4618      	mov	r0, r3
 800797a:	46bd      	mov	sp, r7
 800797c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007980:	4770      	bx	lr
 8007982:	bf00      	nop
 8007984:	20000000 	.word	0x20000000

08007988 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800798c:	f7ff fff0 	bl	8007970 <HAL_RCC_GetHCLKFreq>
 8007990:	4602      	mov	r2, r0
 8007992:	4b05      	ldr	r3, [pc, #20]	; (80079a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007994:	689b      	ldr	r3, [r3, #8]
 8007996:	0a9b      	lsrs	r3, r3, #10
 8007998:	f003 0307 	and.w	r3, r3, #7
 800799c:	4903      	ldr	r1, [pc, #12]	; (80079ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800799e:	5ccb      	ldrb	r3, [r1, r3]
 80079a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	bd80      	pop	{r7, pc}
 80079a8:	40023800 	.word	0x40023800
 80079ac:	0800cff4 	.word	0x0800cff4

080079b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80079b4:	f7ff ffdc 	bl	8007970 <HAL_RCC_GetHCLKFreq>
 80079b8:	4602      	mov	r2, r0
 80079ba:	4b05      	ldr	r3, [pc, #20]	; (80079d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80079bc:	689b      	ldr	r3, [r3, #8]
 80079be:	0b5b      	lsrs	r3, r3, #13
 80079c0:	f003 0307 	and.w	r3, r3, #7
 80079c4:	4903      	ldr	r1, [pc, #12]	; (80079d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80079c6:	5ccb      	ldrb	r3, [r1, r3]
 80079c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80079cc:	4618      	mov	r0, r3
 80079ce:	bd80      	pop	{r7, pc}
 80079d0:	40023800 	.word	0x40023800
 80079d4:	0800cff4 	.word	0x0800cff4

080079d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b082      	sub	sp, #8
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d101      	bne.n	80079ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80079e6:	2301      	movs	r3, #1
 80079e8:	e041      	b.n	8007a6e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079f0:	b2db      	uxtb	r3, r3
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d106      	bne.n	8007a04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2200      	movs	r2, #0
 80079fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f7fd fba2 	bl	8005148 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2202      	movs	r2, #2
 8007a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681a      	ldr	r2, [r3, #0]
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	3304      	adds	r3, #4
 8007a14:	4619      	mov	r1, r3
 8007a16:	4610      	mov	r0, r2
 8007a18:	f000 fb42 	bl	80080a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2201      	movs	r2, #1
 8007a20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2201      	movs	r2, #1
 8007a28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2201      	movs	r2, #1
 8007a30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2201      	movs	r2, #1
 8007a38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2201      	movs	r2, #1
 8007a40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2201      	movs	r2, #1
 8007a48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2201      	movs	r2, #1
 8007a50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2201      	movs	r2, #1
 8007a58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2201      	movs	r2, #1
 8007a60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2201      	movs	r2, #1
 8007a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007a6c:	2300      	movs	r3, #0
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3708      	adds	r7, #8
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bd80      	pop	{r7, pc}
	...

08007a78 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b085      	sub	sp, #20
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a86:	b2db      	uxtb	r3, r3
 8007a88:	2b01      	cmp	r3, #1
 8007a8a:	d001      	beq.n	8007a90 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	e046      	b.n	8007b1e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2202      	movs	r2, #2
 8007a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	4a23      	ldr	r2, [pc, #140]	; (8007b2c <HAL_TIM_Base_Start+0xb4>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d022      	beq.n	8007ae8 <HAL_TIM_Base_Start+0x70>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007aaa:	d01d      	beq.n	8007ae8 <HAL_TIM_Base_Start+0x70>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	4a1f      	ldr	r2, [pc, #124]	; (8007b30 <HAL_TIM_Base_Start+0xb8>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d018      	beq.n	8007ae8 <HAL_TIM_Base_Start+0x70>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	4a1e      	ldr	r2, [pc, #120]	; (8007b34 <HAL_TIM_Base_Start+0xbc>)
 8007abc:	4293      	cmp	r3, r2
 8007abe:	d013      	beq.n	8007ae8 <HAL_TIM_Base_Start+0x70>
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	4a1c      	ldr	r2, [pc, #112]	; (8007b38 <HAL_TIM_Base_Start+0xc0>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d00e      	beq.n	8007ae8 <HAL_TIM_Base_Start+0x70>
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	4a1b      	ldr	r2, [pc, #108]	; (8007b3c <HAL_TIM_Base_Start+0xc4>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d009      	beq.n	8007ae8 <HAL_TIM_Base_Start+0x70>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	4a19      	ldr	r2, [pc, #100]	; (8007b40 <HAL_TIM_Base_Start+0xc8>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d004      	beq.n	8007ae8 <HAL_TIM_Base_Start+0x70>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	4a18      	ldr	r2, [pc, #96]	; (8007b44 <HAL_TIM_Base_Start+0xcc>)
 8007ae4:	4293      	cmp	r3, r2
 8007ae6:	d111      	bne.n	8007b0c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	689b      	ldr	r3, [r3, #8]
 8007aee:	f003 0307 	and.w	r3, r3, #7
 8007af2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2b06      	cmp	r3, #6
 8007af8:	d010      	beq.n	8007b1c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	681a      	ldr	r2, [r3, #0]
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f042 0201 	orr.w	r2, r2, #1
 8007b08:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b0a:	e007      	b.n	8007b1c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	681a      	ldr	r2, [r3, #0]
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f042 0201 	orr.w	r2, r2, #1
 8007b1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007b1c:	2300      	movs	r3, #0
}
 8007b1e:	4618      	mov	r0, r3
 8007b20:	3714      	adds	r7, #20
 8007b22:	46bd      	mov	sp, r7
 8007b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b28:	4770      	bx	lr
 8007b2a:	bf00      	nop
 8007b2c:	40010000 	.word	0x40010000
 8007b30:	40000400 	.word	0x40000400
 8007b34:	40000800 	.word	0x40000800
 8007b38:	40000c00 	.word	0x40000c00
 8007b3c:	40010400 	.word	0x40010400
 8007b40:	40014000 	.word	0x40014000
 8007b44:	40001800 	.word	0x40001800

08007b48 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b082      	sub	sp, #8
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d101      	bne.n	8007b5a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007b56:	2301      	movs	r3, #1
 8007b58:	e041      	b.n	8007bde <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b60:	b2db      	uxtb	r3, r3
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d106      	bne.n	8007b74 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	2200      	movs	r2, #0
 8007b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f000 f839 	bl	8007be6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2202      	movs	r2, #2
 8007b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681a      	ldr	r2, [r3, #0]
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	3304      	adds	r3, #4
 8007b84:	4619      	mov	r1, r3
 8007b86:	4610      	mov	r0, r2
 8007b88:	f000 fa8a 	bl	80080a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2201      	movs	r2, #1
 8007b90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2201      	movs	r2, #1
 8007b98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2201      	movs	r2, #1
 8007ba0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2201      	movs	r2, #1
 8007ba8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2201      	movs	r2, #1
 8007bb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2201      	movs	r2, #1
 8007bd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2201      	movs	r2, #1
 8007bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007bdc:	2300      	movs	r3, #0
}
 8007bde:	4618      	mov	r0, r3
 8007be0:	3708      	adds	r7, #8
 8007be2:	46bd      	mov	sp, r7
 8007be4:	bd80      	pop	{r7, pc}

08007be6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007be6:	b480      	push	{r7}
 8007be8:	b083      	sub	sp, #12
 8007bea:	af00      	add	r7, sp, #0
 8007bec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007bee:	bf00      	nop
 8007bf0:	370c      	adds	r7, #12
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf8:	4770      	bx	lr
	...

08007bfc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b084      	sub	sp, #16
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
 8007c04:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d109      	bne.n	8007c20 <HAL_TIM_PWM_Start+0x24>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c12:	b2db      	uxtb	r3, r3
 8007c14:	2b01      	cmp	r3, #1
 8007c16:	bf14      	ite	ne
 8007c18:	2301      	movne	r3, #1
 8007c1a:	2300      	moveq	r3, #0
 8007c1c:	b2db      	uxtb	r3, r3
 8007c1e:	e022      	b.n	8007c66 <HAL_TIM_PWM_Start+0x6a>
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	2b04      	cmp	r3, #4
 8007c24:	d109      	bne.n	8007c3a <HAL_TIM_PWM_Start+0x3e>
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007c2c:	b2db      	uxtb	r3, r3
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	bf14      	ite	ne
 8007c32:	2301      	movne	r3, #1
 8007c34:	2300      	moveq	r3, #0
 8007c36:	b2db      	uxtb	r3, r3
 8007c38:	e015      	b.n	8007c66 <HAL_TIM_PWM_Start+0x6a>
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	2b08      	cmp	r3, #8
 8007c3e:	d109      	bne.n	8007c54 <HAL_TIM_PWM_Start+0x58>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007c46:	b2db      	uxtb	r3, r3
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	bf14      	ite	ne
 8007c4c:	2301      	movne	r3, #1
 8007c4e:	2300      	moveq	r3, #0
 8007c50:	b2db      	uxtb	r3, r3
 8007c52:	e008      	b.n	8007c66 <HAL_TIM_PWM_Start+0x6a>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007c5a:	b2db      	uxtb	r3, r3
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	bf14      	ite	ne
 8007c60:	2301      	movne	r3, #1
 8007c62:	2300      	moveq	r3, #0
 8007c64:	b2db      	uxtb	r3, r3
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d001      	beq.n	8007c6e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	e07c      	b.n	8007d68 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007c6e:	683b      	ldr	r3, [r7, #0]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d104      	bne.n	8007c7e <HAL_TIM_PWM_Start+0x82>
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2202      	movs	r2, #2
 8007c78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007c7c:	e013      	b.n	8007ca6 <HAL_TIM_PWM_Start+0xaa>
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	2b04      	cmp	r3, #4
 8007c82:	d104      	bne.n	8007c8e <HAL_TIM_PWM_Start+0x92>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2202      	movs	r2, #2
 8007c88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007c8c:	e00b      	b.n	8007ca6 <HAL_TIM_PWM_Start+0xaa>
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	2b08      	cmp	r3, #8
 8007c92:	d104      	bne.n	8007c9e <HAL_TIM_PWM_Start+0xa2>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2202      	movs	r2, #2
 8007c98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007c9c:	e003      	b.n	8007ca6 <HAL_TIM_PWM_Start+0xaa>
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2202      	movs	r2, #2
 8007ca2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	2201      	movs	r2, #1
 8007cac:	6839      	ldr	r1, [r7, #0]
 8007cae:	4618      	mov	r0, r3
 8007cb0:	f000 fce0 	bl	8008674 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	4a2d      	ldr	r2, [pc, #180]	; (8007d70 <HAL_TIM_PWM_Start+0x174>)
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d004      	beq.n	8007cc8 <HAL_TIM_PWM_Start+0xcc>
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	4a2c      	ldr	r2, [pc, #176]	; (8007d74 <HAL_TIM_PWM_Start+0x178>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d101      	bne.n	8007ccc <HAL_TIM_PWM_Start+0xd0>
 8007cc8:	2301      	movs	r3, #1
 8007cca:	e000      	b.n	8007cce <HAL_TIM_PWM_Start+0xd2>
 8007ccc:	2300      	movs	r3, #0
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d007      	beq.n	8007ce2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007ce0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a22      	ldr	r2, [pc, #136]	; (8007d70 <HAL_TIM_PWM_Start+0x174>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d022      	beq.n	8007d32 <HAL_TIM_PWM_Start+0x136>
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007cf4:	d01d      	beq.n	8007d32 <HAL_TIM_PWM_Start+0x136>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	4a1f      	ldr	r2, [pc, #124]	; (8007d78 <HAL_TIM_PWM_Start+0x17c>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d018      	beq.n	8007d32 <HAL_TIM_PWM_Start+0x136>
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4a1d      	ldr	r2, [pc, #116]	; (8007d7c <HAL_TIM_PWM_Start+0x180>)
 8007d06:	4293      	cmp	r3, r2
 8007d08:	d013      	beq.n	8007d32 <HAL_TIM_PWM_Start+0x136>
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	4a1c      	ldr	r2, [pc, #112]	; (8007d80 <HAL_TIM_PWM_Start+0x184>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d00e      	beq.n	8007d32 <HAL_TIM_PWM_Start+0x136>
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	4a16      	ldr	r2, [pc, #88]	; (8007d74 <HAL_TIM_PWM_Start+0x178>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d009      	beq.n	8007d32 <HAL_TIM_PWM_Start+0x136>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	4a18      	ldr	r2, [pc, #96]	; (8007d84 <HAL_TIM_PWM_Start+0x188>)
 8007d24:	4293      	cmp	r3, r2
 8007d26:	d004      	beq.n	8007d32 <HAL_TIM_PWM_Start+0x136>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4a16      	ldr	r2, [pc, #88]	; (8007d88 <HAL_TIM_PWM_Start+0x18c>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d111      	bne.n	8007d56 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	689b      	ldr	r3, [r3, #8]
 8007d38:	f003 0307 	and.w	r3, r3, #7
 8007d3c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	2b06      	cmp	r3, #6
 8007d42:	d010      	beq.n	8007d66 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	681a      	ldr	r2, [r3, #0]
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f042 0201 	orr.w	r2, r2, #1
 8007d52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d54:	e007      	b.n	8007d66 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	681a      	ldr	r2, [r3, #0]
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f042 0201 	orr.w	r2, r2, #1
 8007d64:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007d66:	2300      	movs	r3, #0
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3710      	adds	r7, #16
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}
 8007d70:	40010000 	.word	0x40010000
 8007d74:	40010400 	.word	0x40010400
 8007d78:	40000400 	.word	0x40000400
 8007d7c:	40000800 	.word	0x40000800
 8007d80:	40000c00 	.word	0x40000c00
 8007d84:	40014000 	.word	0x40014000
 8007d88:	40001800 	.word	0x40001800

08007d8c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b086      	sub	sp, #24
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	60f8      	str	r0, [r7, #12]
 8007d94:	60b9      	str	r1, [r7, #8]
 8007d96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d98:	2300      	movs	r3, #0
 8007d9a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007da2:	2b01      	cmp	r3, #1
 8007da4:	d101      	bne.n	8007daa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007da6:	2302      	movs	r3, #2
 8007da8:	e0ae      	b.n	8007f08 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	2201      	movs	r2, #1
 8007dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2b0c      	cmp	r3, #12
 8007db6:	f200 809f 	bhi.w	8007ef8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007dba:	a201      	add	r2, pc, #4	; (adr r2, 8007dc0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007dbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dc0:	08007df5 	.word	0x08007df5
 8007dc4:	08007ef9 	.word	0x08007ef9
 8007dc8:	08007ef9 	.word	0x08007ef9
 8007dcc:	08007ef9 	.word	0x08007ef9
 8007dd0:	08007e35 	.word	0x08007e35
 8007dd4:	08007ef9 	.word	0x08007ef9
 8007dd8:	08007ef9 	.word	0x08007ef9
 8007ddc:	08007ef9 	.word	0x08007ef9
 8007de0:	08007e77 	.word	0x08007e77
 8007de4:	08007ef9 	.word	0x08007ef9
 8007de8:	08007ef9 	.word	0x08007ef9
 8007dec:	08007ef9 	.word	0x08007ef9
 8007df0:	08007eb7 	.word	0x08007eb7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	68b9      	ldr	r1, [r7, #8]
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	f000 f9f0 	bl	80081e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	699a      	ldr	r2, [r3, #24]
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f042 0208 	orr.w	r2, r2, #8
 8007e0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	699a      	ldr	r2, [r3, #24]
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f022 0204 	bic.w	r2, r2, #4
 8007e1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	6999      	ldr	r1, [r3, #24]
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	691a      	ldr	r2, [r3, #16]
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	430a      	orrs	r2, r1
 8007e30:	619a      	str	r2, [r3, #24]
      break;
 8007e32:	e064      	b.n	8007efe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	68b9      	ldr	r1, [r7, #8]
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f000 fa40 	bl	80082c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	699a      	ldr	r2, [r3, #24]
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007e4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	699a      	ldr	r2, [r3, #24]
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	6999      	ldr	r1, [r3, #24]
 8007e66:	68bb      	ldr	r3, [r7, #8]
 8007e68:	691b      	ldr	r3, [r3, #16]
 8007e6a:	021a      	lsls	r2, r3, #8
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	430a      	orrs	r2, r1
 8007e72:	619a      	str	r2, [r3, #24]
      break;
 8007e74:	e043      	b.n	8007efe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	68b9      	ldr	r1, [r7, #8]
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	f000 fa95 	bl	80083ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	69da      	ldr	r2, [r3, #28]
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f042 0208 	orr.w	r2, r2, #8
 8007e90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	69da      	ldr	r2, [r3, #28]
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f022 0204 	bic.w	r2, r2, #4
 8007ea0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	69d9      	ldr	r1, [r3, #28]
 8007ea8:	68bb      	ldr	r3, [r7, #8]
 8007eaa:	691a      	ldr	r2, [r3, #16]
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	430a      	orrs	r2, r1
 8007eb2:	61da      	str	r2, [r3, #28]
      break;
 8007eb4:	e023      	b.n	8007efe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	68b9      	ldr	r1, [r7, #8]
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	f000 fae9 	bl	8008494 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	69da      	ldr	r2, [r3, #28]
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007ed0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	69da      	ldr	r2, [r3, #28]
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ee0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	69d9      	ldr	r1, [r3, #28]
 8007ee8:	68bb      	ldr	r3, [r7, #8]
 8007eea:	691b      	ldr	r3, [r3, #16]
 8007eec:	021a      	lsls	r2, r3, #8
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	430a      	orrs	r2, r1
 8007ef4:	61da      	str	r2, [r3, #28]
      break;
 8007ef6:	e002      	b.n	8007efe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007ef8:	2301      	movs	r3, #1
 8007efa:	75fb      	strb	r3, [r7, #23]
      break;
 8007efc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	2200      	movs	r2, #0
 8007f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007f06:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3718      	adds	r7, #24
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}

08007f10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b084      	sub	sp, #16
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
 8007f18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f24:	2b01      	cmp	r3, #1
 8007f26:	d101      	bne.n	8007f2c <HAL_TIM_ConfigClockSource+0x1c>
 8007f28:	2302      	movs	r3, #2
 8007f2a:	e0b4      	b.n	8008096 <HAL_TIM_ConfigClockSource+0x186>
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2201      	movs	r2, #1
 8007f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2202      	movs	r2, #2
 8007f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	689b      	ldr	r3, [r3, #8]
 8007f42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007f4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007f52:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	68ba      	ldr	r2, [r7, #8]
 8007f5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f64:	d03e      	beq.n	8007fe4 <HAL_TIM_ConfigClockSource+0xd4>
 8007f66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f6a:	f200 8087 	bhi.w	800807c <HAL_TIM_ConfigClockSource+0x16c>
 8007f6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f72:	f000 8086 	beq.w	8008082 <HAL_TIM_ConfigClockSource+0x172>
 8007f76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f7a:	d87f      	bhi.n	800807c <HAL_TIM_ConfigClockSource+0x16c>
 8007f7c:	2b70      	cmp	r3, #112	; 0x70
 8007f7e:	d01a      	beq.n	8007fb6 <HAL_TIM_ConfigClockSource+0xa6>
 8007f80:	2b70      	cmp	r3, #112	; 0x70
 8007f82:	d87b      	bhi.n	800807c <HAL_TIM_ConfigClockSource+0x16c>
 8007f84:	2b60      	cmp	r3, #96	; 0x60
 8007f86:	d050      	beq.n	800802a <HAL_TIM_ConfigClockSource+0x11a>
 8007f88:	2b60      	cmp	r3, #96	; 0x60
 8007f8a:	d877      	bhi.n	800807c <HAL_TIM_ConfigClockSource+0x16c>
 8007f8c:	2b50      	cmp	r3, #80	; 0x50
 8007f8e:	d03c      	beq.n	800800a <HAL_TIM_ConfigClockSource+0xfa>
 8007f90:	2b50      	cmp	r3, #80	; 0x50
 8007f92:	d873      	bhi.n	800807c <HAL_TIM_ConfigClockSource+0x16c>
 8007f94:	2b40      	cmp	r3, #64	; 0x40
 8007f96:	d058      	beq.n	800804a <HAL_TIM_ConfigClockSource+0x13a>
 8007f98:	2b40      	cmp	r3, #64	; 0x40
 8007f9a:	d86f      	bhi.n	800807c <HAL_TIM_ConfigClockSource+0x16c>
 8007f9c:	2b30      	cmp	r3, #48	; 0x30
 8007f9e:	d064      	beq.n	800806a <HAL_TIM_ConfigClockSource+0x15a>
 8007fa0:	2b30      	cmp	r3, #48	; 0x30
 8007fa2:	d86b      	bhi.n	800807c <HAL_TIM_ConfigClockSource+0x16c>
 8007fa4:	2b20      	cmp	r3, #32
 8007fa6:	d060      	beq.n	800806a <HAL_TIM_ConfigClockSource+0x15a>
 8007fa8:	2b20      	cmp	r3, #32
 8007faa:	d867      	bhi.n	800807c <HAL_TIM_ConfigClockSource+0x16c>
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d05c      	beq.n	800806a <HAL_TIM_ConfigClockSource+0x15a>
 8007fb0:	2b10      	cmp	r3, #16
 8007fb2:	d05a      	beq.n	800806a <HAL_TIM_ConfigClockSource+0x15a>
 8007fb4:	e062      	b.n	800807c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6818      	ldr	r0, [r3, #0]
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	6899      	ldr	r1, [r3, #8]
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	685a      	ldr	r2, [r3, #4]
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	68db      	ldr	r3, [r3, #12]
 8007fc6:	f000 fb35 	bl	8008634 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	689b      	ldr	r3, [r3, #8]
 8007fd0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007fd8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	68ba      	ldr	r2, [r7, #8]
 8007fe0:	609a      	str	r2, [r3, #8]
      break;
 8007fe2:	e04f      	b.n	8008084 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6818      	ldr	r0, [r3, #0]
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	6899      	ldr	r1, [r3, #8]
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	685a      	ldr	r2, [r3, #4]
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	68db      	ldr	r3, [r3, #12]
 8007ff4:	f000 fb1e 	bl	8008634 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	689a      	ldr	r2, [r3, #8]
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008006:	609a      	str	r2, [r3, #8]
      break;
 8008008:	e03c      	b.n	8008084 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6818      	ldr	r0, [r3, #0]
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	6859      	ldr	r1, [r3, #4]
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	68db      	ldr	r3, [r3, #12]
 8008016:	461a      	mov	r2, r3
 8008018:	f000 fa92 	bl	8008540 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	2150      	movs	r1, #80	; 0x50
 8008022:	4618      	mov	r0, r3
 8008024:	f000 faeb 	bl	80085fe <TIM_ITRx_SetConfig>
      break;
 8008028:	e02c      	b.n	8008084 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6818      	ldr	r0, [r3, #0]
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	6859      	ldr	r1, [r3, #4]
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	68db      	ldr	r3, [r3, #12]
 8008036:	461a      	mov	r2, r3
 8008038:	f000 fab1 	bl	800859e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	2160      	movs	r1, #96	; 0x60
 8008042:	4618      	mov	r0, r3
 8008044:	f000 fadb 	bl	80085fe <TIM_ITRx_SetConfig>
      break;
 8008048:	e01c      	b.n	8008084 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6818      	ldr	r0, [r3, #0]
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	6859      	ldr	r1, [r3, #4]
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	68db      	ldr	r3, [r3, #12]
 8008056:	461a      	mov	r2, r3
 8008058:	f000 fa72 	bl	8008540 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	2140      	movs	r1, #64	; 0x40
 8008062:	4618      	mov	r0, r3
 8008064:	f000 facb 	bl	80085fe <TIM_ITRx_SetConfig>
      break;
 8008068:	e00c      	b.n	8008084 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681a      	ldr	r2, [r3, #0]
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4619      	mov	r1, r3
 8008074:	4610      	mov	r0, r2
 8008076:	f000 fac2 	bl	80085fe <TIM_ITRx_SetConfig>
      break;
 800807a:	e003      	b.n	8008084 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800807c:	2301      	movs	r3, #1
 800807e:	73fb      	strb	r3, [r7, #15]
      break;
 8008080:	e000      	b.n	8008084 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008082:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2201      	movs	r2, #1
 8008088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2200      	movs	r2, #0
 8008090:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008094:	7bfb      	ldrb	r3, [r7, #15]
}
 8008096:	4618      	mov	r0, r3
 8008098:	3710      	adds	r7, #16
 800809a:	46bd      	mov	sp, r7
 800809c:	bd80      	pop	{r7, pc}
	...

080080a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b085      	sub	sp, #20
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
 80080a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	4a40      	ldr	r2, [pc, #256]	; (80081b4 <TIM_Base_SetConfig+0x114>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d013      	beq.n	80080e0 <TIM_Base_SetConfig+0x40>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080be:	d00f      	beq.n	80080e0 <TIM_Base_SetConfig+0x40>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	4a3d      	ldr	r2, [pc, #244]	; (80081b8 <TIM_Base_SetConfig+0x118>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d00b      	beq.n	80080e0 <TIM_Base_SetConfig+0x40>
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	4a3c      	ldr	r2, [pc, #240]	; (80081bc <TIM_Base_SetConfig+0x11c>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d007      	beq.n	80080e0 <TIM_Base_SetConfig+0x40>
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	4a3b      	ldr	r2, [pc, #236]	; (80081c0 <TIM_Base_SetConfig+0x120>)
 80080d4:	4293      	cmp	r3, r2
 80080d6:	d003      	beq.n	80080e0 <TIM_Base_SetConfig+0x40>
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	4a3a      	ldr	r2, [pc, #232]	; (80081c4 <TIM_Base_SetConfig+0x124>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d108      	bne.n	80080f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	685b      	ldr	r3, [r3, #4]
 80080ec:	68fa      	ldr	r2, [r7, #12]
 80080ee:	4313      	orrs	r3, r2
 80080f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	4a2f      	ldr	r2, [pc, #188]	; (80081b4 <TIM_Base_SetConfig+0x114>)
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d02b      	beq.n	8008152 <TIM_Base_SetConfig+0xb2>
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008100:	d027      	beq.n	8008152 <TIM_Base_SetConfig+0xb2>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	4a2c      	ldr	r2, [pc, #176]	; (80081b8 <TIM_Base_SetConfig+0x118>)
 8008106:	4293      	cmp	r3, r2
 8008108:	d023      	beq.n	8008152 <TIM_Base_SetConfig+0xb2>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	4a2b      	ldr	r2, [pc, #172]	; (80081bc <TIM_Base_SetConfig+0x11c>)
 800810e:	4293      	cmp	r3, r2
 8008110:	d01f      	beq.n	8008152 <TIM_Base_SetConfig+0xb2>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	4a2a      	ldr	r2, [pc, #168]	; (80081c0 <TIM_Base_SetConfig+0x120>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d01b      	beq.n	8008152 <TIM_Base_SetConfig+0xb2>
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	4a29      	ldr	r2, [pc, #164]	; (80081c4 <TIM_Base_SetConfig+0x124>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d017      	beq.n	8008152 <TIM_Base_SetConfig+0xb2>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	4a28      	ldr	r2, [pc, #160]	; (80081c8 <TIM_Base_SetConfig+0x128>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d013      	beq.n	8008152 <TIM_Base_SetConfig+0xb2>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	4a27      	ldr	r2, [pc, #156]	; (80081cc <TIM_Base_SetConfig+0x12c>)
 800812e:	4293      	cmp	r3, r2
 8008130:	d00f      	beq.n	8008152 <TIM_Base_SetConfig+0xb2>
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	4a26      	ldr	r2, [pc, #152]	; (80081d0 <TIM_Base_SetConfig+0x130>)
 8008136:	4293      	cmp	r3, r2
 8008138:	d00b      	beq.n	8008152 <TIM_Base_SetConfig+0xb2>
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	4a25      	ldr	r2, [pc, #148]	; (80081d4 <TIM_Base_SetConfig+0x134>)
 800813e:	4293      	cmp	r3, r2
 8008140:	d007      	beq.n	8008152 <TIM_Base_SetConfig+0xb2>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	4a24      	ldr	r2, [pc, #144]	; (80081d8 <TIM_Base_SetConfig+0x138>)
 8008146:	4293      	cmp	r3, r2
 8008148:	d003      	beq.n	8008152 <TIM_Base_SetConfig+0xb2>
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	4a23      	ldr	r2, [pc, #140]	; (80081dc <TIM_Base_SetConfig+0x13c>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d108      	bne.n	8008164 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008158:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	68db      	ldr	r3, [r3, #12]
 800815e:	68fa      	ldr	r2, [r7, #12]
 8008160:	4313      	orrs	r3, r2
 8008162:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	695b      	ldr	r3, [r3, #20]
 800816e:	4313      	orrs	r3, r2
 8008170:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	68fa      	ldr	r2, [r7, #12]
 8008176:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	689a      	ldr	r2, [r3, #8]
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	681a      	ldr	r2, [r3, #0]
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	4a0a      	ldr	r2, [pc, #40]	; (80081b4 <TIM_Base_SetConfig+0x114>)
 800818c:	4293      	cmp	r3, r2
 800818e:	d003      	beq.n	8008198 <TIM_Base_SetConfig+0xf8>
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	4a0c      	ldr	r2, [pc, #48]	; (80081c4 <TIM_Base_SetConfig+0x124>)
 8008194:	4293      	cmp	r3, r2
 8008196:	d103      	bne.n	80081a0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	691a      	ldr	r2, [r3, #16]
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2201      	movs	r2, #1
 80081a4:	615a      	str	r2, [r3, #20]
}
 80081a6:	bf00      	nop
 80081a8:	3714      	adds	r7, #20
 80081aa:	46bd      	mov	sp, r7
 80081ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b0:	4770      	bx	lr
 80081b2:	bf00      	nop
 80081b4:	40010000 	.word	0x40010000
 80081b8:	40000400 	.word	0x40000400
 80081bc:	40000800 	.word	0x40000800
 80081c0:	40000c00 	.word	0x40000c00
 80081c4:	40010400 	.word	0x40010400
 80081c8:	40014000 	.word	0x40014000
 80081cc:	40014400 	.word	0x40014400
 80081d0:	40014800 	.word	0x40014800
 80081d4:	40001800 	.word	0x40001800
 80081d8:	40001c00 	.word	0x40001c00
 80081dc:	40002000 	.word	0x40002000

080081e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80081e0:	b480      	push	{r7}
 80081e2:	b087      	sub	sp, #28
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
 80081e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6a1b      	ldr	r3, [r3, #32]
 80081ee:	f023 0201 	bic.w	r2, r3, #1
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6a1b      	ldr	r3, [r3, #32]
 80081fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	685b      	ldr	r3, [r3, #4]
 8008200:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	699b      	ldr	r3, [r3, #24]
 8008206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800820e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	f023 0303 	bic.w	r3, r3, #3
 8008216:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	68fa      	ldr	r2, [r7, #12]
 800821e:	4313      	orrs	r3, r2
 8008220:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	f023 0302 	bic.w	r3, r3, #2
 8008228:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	689b      	ldr	r3, [r3, #8]
 800822e:	697a      	ldr	r2, [r7, #20]
 8008230:	4313      	orrs	r3, r2
 8008232:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	4a20      	ldr	r2, [pc, #128]	; (80082b8 <TIM_OC1_SetConfig+0xd8>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d003      	beq.n	8008244 <TIM_OC1_SetConfig+0x64>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	4a1f      	ldr	r2, [pc, #124]	; (80082bc <TIM_OC1_SetConfig+0xdc>)
 8008240:	4293      	cmp	r3, r2
 8008242:	d10c      	bne.n	800825e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	f023 0308 	bic.w	r3, r3, #8
 800824a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	68db      	ldr	r3, [r3, #12]
 8008250:	697a      	ldr	r2, [r7, #20]
 8008252:	4313      	orrs	r3, r2
 8008254:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008256:	697b      	ldr	r3, [r7, #20]
 8008258:	f023 0304 	bic.w	r3, r3, #4
 800825c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	4a15      	ldr	r2, [pc, #84]	; (80082b8 <TIM_OC1_SetConfig+0xd8>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d003      	beq.n	800826e <TIM_OC1_SetConfig+0x8e>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	4a14      	ldr	r2, [pc, #80]	; (80082bc <TIM_OC1_SetConfig+0xdc>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d111      	bne.n	8008292 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008274:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800827c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	695b      	ldr	r3, [r3, #20]
 8008282:	693a      	ldr	r2, [r7, #16]
 8008284:	4313      	orrs	r3, r2
 8008286:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	699b      	ldr	r3, [r3, #24]
 800828c:	693a      	ldr	r2, [r7, #16]
 800828e:	4313      	orrs	r3, r2
 8008290:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	693a      	ldr	r2, [r7, #16]
 8008296:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	68fa      	ldr	r2, [r7, #12]
 800829c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	685a      	ldr	r2, [r3, #4]
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	697a      	ldr	r2, [r7, #20]
 80082aa:	621a      	str	r2, [r3, #32]
}
 80082ac:	bf00      	nop
 80082ae:	371c      	adds	r7, #28
 80082b0:	46bd      	mov	sp, r7
 80082b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b6:	4770      	bx	lr
 80082b8:	40010000 	.word	0x40010000
 80082bc:	40010400 	.word	0x40010400

080082c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80082c0:	b480      	push	{r7}
 80082c2:	b087      	sub	sp, #28
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
 80082c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6a1b      	ldr	r3, [r3, #32]
 80082ce:	f023 0210 	bic.w	r2, r3, #16
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6a1b      	ldr	r3, [r3, #32]
 80082da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	699b      	ldr	r3, [r3, #24]
 80082e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80082ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	021b      	lsls	r3, r3, #8
 80082fe:	68fa      	ldr	r2, [r7, #12]
 8008300:	4313      	orrs	r3, r2
 8008302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008304:	697b      	ldr	r3, [r7, #20]
 8008306:	f023 0320 	bic.w	r3, r3, #32
 800830a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	689b      	ldr	r3, [r3, #8]
 8008310:	011b      	lsls	r3, r3, #4
 8008312:	697a      	ldr	r2, [r7, #20]
 8008314:	4313      	orrs	r3, r2
 8008316:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	4a22      	ldr	r2, [pc, #136]	; (80083a4 <TIM_OC2_SetConfig+0xe4>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d003      	beq.n	8008328 <TIM_OC2_SetConfig+0x68>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	4a21      	ldr	r2, [pc, #132]	; (80083a8 <TIM_OC2_SetConfig+0xe8>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d10d      	bne.n	8008344 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008328:	697b      	ldr	r3, [r7, #20]
 800832a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800832e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	68db      	ldr	r3, [r3, #12]
 8008334:	011b      	lsls	r3, r3, #4
 8008336:	697a      	ldr	r2, [r7, #20]
 8008338:	4313      	orrs	r3, r2
 800833a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800833c:	697b      	ldr	r3, [r7, #20]
 800833e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008342:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	4a17      	ldr	r2, [pc, #92]	; (80083a4 <TIM_OC2_SetConfig+0xe4>)
 8008348:	4293      	cmp	r3, r2
 800834a:	d003      	beq.n	8008354 <TIM_OC2_SetConfig+0x94>
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	4a16      	ldr	r2, [pc, #88]	; (80083a8 <TIM_OC2_SetConfig+0xe8>)
 8008350:	4293      	cmp	r3, r2
 8008352:	d113      	bne.n	800837c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008354:	693b      	ldr	r3, [r7, #16]
 8008356:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800835a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008362:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	695b      	ldr	r3, [r3, #20]
 8008368:	009b      	lsls	r3, r3, #2
 800836a:	693a      	ldr	r2, [r7, #16]
 800836c:	4313      	orrs	r3, r2
 800836e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	699b      	ldr	r3, [r3, #24]
 8008374:	009b      	lsls	r3, r3, #2
 8008376:	693a      	ldr	r2, [r7, #16]
 8008378:	4313      	orrs	r3, r2
 800837a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	693a      	ldr	r2, [r7, #16]
 8008380:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	68fa      	ldr	r2, [r7, #12]
 8008386:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	685a      	ldr	r2, [r3, #4]
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	697a      	ldr	r2, [r7, #20]
 8008394:	621a      	str	r2, [r3, #32]
}
 8008396:	bf00      	nop
 8008398:	371c      	adds	r7, #28
 800839a:	46bd      	mov	sp, r7
 800839c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a0:	4770      	bx	lr
 80083a2:	bf00      	nop
 80083a4:	40010000 	.word	0x40010000
 80083a8:	40010400 	.word	0x40010400

080083ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80083ac:	b480      	push	{r7}
 80083ae:	b087      	sub	sp, #28
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
 80083b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6a1b      	ldr	r3, [r3, #32]
 80083ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6a1b      	ldr	r3, [r3, #32]
 80083c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	685b      	ldr	r3, [r3, #4]
 80083cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	69db      	ldr	r3, [r3, #28]
 80083d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	f023 0303 	bic.w	r3, r3, #3
 80083e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	68fa      	ldr	r2, [r7, #12]
 80083ea:	4313      	orrs	r3, r2
 80083ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80083ee:	697b      	ldr	r3, [r7, #20]
 80083f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80083f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	689b      	ldr	r3, [r3, #8]
 80083fa:	021b      	lsls	r3, r3, #8
 80083fc:	697a      	ldr	r2, [r7, #20]
 80083fe:	4313      	orrs	r3, r2
 8008400:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	4a21      	ldr	r2, [pc, #132]	; (800848c <TIM_OC3_SetConfig+0xe0>)
 8008406:	4293      	cmp	r3, r2
 8008408:	d003      	beq.n	8008412 <TIM_OC3_SetConfig+0x66>
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	4a20      	ldr	r2, [pc, #128]	; (8008490 <TIM_OC3_SetConfig+0xe4>)
 800840e:	4293      	cmp	r3, r2
 8008410:	d10d      	bne.n	800842e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008412:	697b      	ldr	r3, [r7, #20]
 8008414:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008418:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	68db      	ldr	r3, [r3, #12]
 800841e:	021b      	lsls	r3, r3, #8
 8008420:	697a      	ldr	r2, [r7, #20]
 8008422:	4313      	orrs	r3, r2
 8008424:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008426:	697b      	ldr	r3, [r7, #20]
 8008428:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800842c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	4a16      	ldr	r2, [pc, #88]	; (800848c <TIM_OC3_SetConfig+0xe0>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d003      	beq.n	800843e <TIM_OC3_SetConfig+0x92>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	4a15      	ldr	r2, [pc, #84]	; (8008490 <TIM_OC3_SetConfig+0xe4>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d113      	bne.n	8008466 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008444:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008446:	693b      	ldr	r3, [r7, #16]
 8008448:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800844c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	695b      	ldr	r3, [r3, #20]
 8008452:	011b      	lsls	r3, r3, #4
 8008454:	693a      	ldr	r2, [r7, #16]
 8008456:	4313      	orrs	r3, r2
 8008458:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	699b      	ldr	r3, [r3, #24]
 800845e:	011b      	lsls	r3, r3, #4
 8008460:	693a      	ldr	r2, [r7, #16]
 8008462:	4313      	orrs	r3, r2
 8008464:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	693a      	ldr	r2, [r7, #16]
 800846a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	68fa      	ldr	r2, [r7, #12]
 8008470:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	685a      	ldr	r2, [r3, #4]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	697a      	ldr	r2, [r7, #20]
 800847e:	621a      	str	r2, [r3, #32]
}
 8008480:	bf00      	nop
 8008482:	371c      	adds	r7, #28
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr
 800848c:	40010000 	.word	0x40010000
 8008490:	40010400 	.word	0x40010400

08008494 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008494:	b480      	push	{r7}
 8008496:	b087      	sub	sp, #28
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
 800849c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6a1b      	ldr	r3, [r3, #32]
 80084a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6a1b      	ldr	r3, [r3, #32]
 80084ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	685b      	ldr	r3, [r3, #4]
 80084b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	69db      	ldr	r3, [r3, #28]
 80084ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80084c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	021b      	lsls	r3, r3, #8
 80084d2:	68fa      	ldr	r2, [r7, #12]
 80084d4:	4313      	orrs	r3, r2
 80084d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80084d8:	693b      	ldr	r3, [r7, #16]
 80084da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80084de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	689b      	ldr	r3, [r3, #8]
 80084e4:	031b      	lsls	r3, r3, #12
 80084e6:	693a      	ldr	r2, [r7, #16]
 80084e8:	4313      	orrs	r3, r2
 80084ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	4a12      	ldr	r2, [pc, #72]	; (8008538 <TIM_OC4_SetConfig+0xa4>)
 80084f0:	4293      	cmp	r3, r2
 80084f2:	d003      	beq.n	80084fc <TIM_OC4_SetConfig+0x68>
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	4a11      	ldr	r2, [pc, #68]	; (800853c <TIM_OC4_SetConfig+0xa8>)
 80084f8:	4293      	cmp	r3, r2
 80084fa:	d109      	bne.n	8008510 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80084fc:	697b      	ldr	r3, [r7, #20]
 80084fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008502:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	695b      	ldr	r3, [r3, #20]
 8008508:	019b      	lsls	r3, r3, #6
 800850a:	697a      	ldr	r2, [r7, #20]
 800850c:	4313      	orrs	r3, r2
 800850e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	697a      	ldr	r2, [r7, #20]
 8008514:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	68fa      	ldr	r2, [r7, #12]
 800851a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	685a      	ldr	r2, [r3, #4]
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	693a      	ldr	r2, [r7, #16]
 8008528:	621a      	str	r2, [r3, #32]
}
 800852a:	bf00      	nop
 800852c:	371c      	adds	r7, #28
 800852e:	46bd      	mov	sp, r7
 8008530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008534:	4770      	bx	lr
 8008536:	bf00      	nop
 8008538:	40010000 	.word	0x40010000
 800853c:	40010400 	.word	0x40010400

08008540 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008540:	b480      	push	{r7}
 8008542:	b087      	sub	sp, #28
 8008544:	af00      	add	r7, sp, #0
 8008546:	60f8      	str	r0, [r7, #12]
 8008548:	60b9      	str	r1, [r7, #8]
 800854a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	6a1b      	ldr	r3, [r3, #32]
 8008550:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	6a1b      	ldr	r3, [r3, #32]
 8008556:	f023 0201 	bic.w	r2, r3, #1
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	699b      	ldr	r3, [r3, #24]
 8008562:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800856a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	011b      	lsls	r3, r3, #4
 8008570:	693a      	ldr	r2, [r7, #16]
 8008572:	4313      	orrs	r3, r2
 8008574:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	f023 030a 	bic.w	r3, r3, #10
 800857c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800857e:	697a      	ldr	r2, [r7, #20]
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	4313      	orrs	r3, r2
 8008584:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	693a      	ldr	r2, [r7, #16]
 800858a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	697a      	ldr	r2, [r7, #20]
 8008590:	621a      	str	r2, [r3, #32]
}
 8008592:	bf00      	nop
 8008594:	371c      	adds	r7, #28
 8008596:	46bd      	mov	sp, r7
 8008598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859c:	4770      	bx	lr

0800859e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800859e:	b480      	push	{r7}
 80085a0:	b087      	sub	sp, #28
 80085a2:	af00      	add	r7, sp, #0
 80085a4:	60f8      	str	r0, [r7, #12]
 80085a6:	60b9      	str	r1, [r7, #8]
 80085a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	6a1b      	ldr	r3, [r3, #32]
 80085ae:	f023 0210 	bic.w	r2, r3, #16
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	699b      	ldr	r3, [r3, #24]
 80085ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	6a1b      	ldr	r3, [r3, #32]
 80085c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80085c2:	697b      	ldr	r3, [r7, #20]
 80085c4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80085c8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	031b      	lsls	r3, r3, #12
 80085ce:	697a      	ldr	r2, [r7, #20]
 80085d0:	4313      	orrs	r3, r2
 80085d2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80085d4:	693b      	ldr	r3, [r7, #16]
 80085d6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80085da:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	011b      	lsls	r3, r3, #4
 80085e0:	693a      	ldr	r2, [r7, #16]
 80085e2:	4313      	orrs	r3, r2
 80085e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	697a      	ldr	r2, [r7, #20]
 80085ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	693a      	ldr	r2, [r7, #16]
 80085f0:	621a      	str	r2, [r3, #32]
}
 80085f2:	bf00      	nop
 80085f4:	371c      	adds	r7, #28
 80085f6:	46bd      	mov	sp, r7
 80085f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fc:	4770      	bx	lr

080085fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80085fe:	b480      	push	{r7}
 8008600:	b085      	sub	sp, #20
 8008602:	af00      	add	r7, sp, #0
 8008604:	6078      	str	r0, [r7, #4]
 8008606:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	689b      	ldr	r3, [r3, #8]
 800860c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008614:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008616:	683a      	ldr	r2, [r7, #0]
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	4313      	orrs	r3, r2
 800861c:	f043 0307 	orr.w	r3, r3, #7
 8008620:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	68fa      	ldr	r2, [r7, #12]
 8008626:	609a      	str	r2, [r3, #8]
}
 8008628:	bf00      	nop
 800862a:	3714      	adds	r7, #20
 800862c:	46bd      	mov	sp, r7
 800862e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008632:	4770      	bx	lr

08008634 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008634:	b480      	push	{r7}
 8008636:	b087      	sub	sp, #28
 8008638:	af00      	add	r7, sp, #0
 800863a:	60f8      	str	r0, [r7, #12]
 800863c:	60b9      	str	r1, [r7, #8]
 800863e:	607a      	str	r2, [r7, #4]
 8008640:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	689b      	ldr	r3, [r3, #8]
 8008646:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800864e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	021a      	lsls	r2, r3, #8
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	431a      	orrs	r2, r3
 8008658:	68bb      	ldr	r3, [r7, #8]
 800865a:	4313      	orrs	r3, r2
 800865c:	697a      	ldr	r2, [r7, #20]
 800865e:	4313      	orrs	r3, r2
 8008660:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	697a      	ldr	r2, [r7, #20]
 8008666:	609a      	str	r2, [r3, #8]
}
 8008668:	bf00      	nop
 800866a:	371c      	adds	r7, #28
 800866c:	46bd      	mov	sp, r7
 800866e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008672:	4770      	bx	lr

08008674 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008674:	b480      	push	{r7}
 8008676:	b087      	sub	sp, #28
 8008678:	af00      	add	r7, sp, #0
 800867a:	60f8      	str	r0, [r7, #12]
 800867c:	60b9      	str	r1, [r7, #8]
 800867e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	f003 031f 	and.w	r3, r3, #31
 8008686:	2201      	movs	r2, #1
 8008688:	fa02 f303 	lsl.w	r3, r2, r3
 800868c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	6a1a      	ldr	r2, [r3, #32]
 8008692:	697b      	ldr	r3, [r7, #20]
 8008694:	43db      	mvns	r3, r3
 8008696:	401a      	ands	r2, r3
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	6a1a      	ldr	r2, [r3, #32]
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	f003 031f 	and.w	r3, r3, #31
 80086a6:	6879      	ldr	r1, [r7, #4]
 80086a8:	fa01 f303 	lsl.w	r3, r1, r3
 80086ac:	431a      	orrs	r2, r3
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	621a      	str	r2, [r3, #32]
}
 80086b2:	bf00      	nop
 80086b4:	371c      	adds	r7, #28
 80086b6:	46bd      	mov	sp, r7
 80086b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086bc:	4770      	bx	lr
	...

080086c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b085      	sub	sp, #20
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
 80086c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80086d0:	2b01      	cmp	r3, #1
 80086d2:	d101      	bne.n	80086d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80086d4:	2302      	movs	r3, #2
 80086d6:	e05a      	b.n	800878e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2201      	movs	r2, #1
 80086dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2202      	movs	r2, #2
 80086e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	685b      	ldr	r3, [r3, #4]
 80086ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	689b      	ldr	r3, [r3, #8]
 80086f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	68fa      	ldr	r2, [r7, #12]
 8008706:	4313      	orrs	r3, r2
 8008708:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	68fa      	ldr	r2, [r7, #12]
 8008710:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	4a21      	ldr	r2, [pc, #132]	; (800879c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008718:	4293      	cmp	r3, r2
 800871a:	d022      	beq.n	8008762 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008724:	d01d      	beq.n	8008762 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	4a1d      	ldr	r2, [pc, #116]	; (80087a0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d018      	beq.n	8008762 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	4a1b      	ldr	r2, [pc, #108]	; (80087a4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008736:	4293      	cmp	r3, r2
 8008738:	d013      	beq.n	8008762 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	4a1a      	ldr	r2, [pc, #104]	; (80087a8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008740:	4293      	cmp	r3, r2
 8008742:	d00e      	beq.n	8008762 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	4a18      	ldr	r2, [pc, #96]	; (80087ac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800874a:	4293      	cmp	r3, r2
 800874c:	d009      	beq.n	8008762 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4a17      	ldr	r2, [pc, #92]	; (80087b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d004      	beq.n	8008762 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	4a15      	ldr	r2, [pc, #84]	; (80087b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d10c      	bne.n	800877c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008768:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	685b      	ldr	r3, [r3, #4]
 800876e:	68ba      	ldr	r2, [r7, #8]
 8008770:	4313      	orrs	r3, r2
 8008772:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	68ba      	ldr	r2, [r7, #8]
 800877a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2201      	movs	r2, #1
 8008780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2200      	movs	r2, #0
 8008788:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800878c:	2300      	movs	r3, #0
}
 800878e:	4618      	mov	r0, r3
 8008790:	3714      	adds	r7, #20
 8008792:	46bd      	mov	sp, r7
 8008794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008798:	4770      	bx	lr
 800879a:	bf00      	nop
 800879c:	40010000 	.word	0x40010000
 80087a0:	40000400 	.word	0x40000400
 80087a4:	40000800 	.word	0x40000800
 80087a8:	40000c00 	.word	0x40000c00
 80087ac:	40010400 	.word	0x40010400
 80087b0:	40014000 	.word	0x40014000
 80087b4:	40001800 	.word	0x40001800

080087b8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80087b8:	b480      	push	{r7}
 80087ba:	b085      	sub	sp, #20
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
 80087c0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80087c2:	2300      	movs	r3, #0
 80087c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80087cc:	2b01      	cmp	r3, #1
 80087ce:	d101      	bne.n	80087d4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80087d0:	2302      	movs	r3, #2
 80087d2:	e03d      	b.n	8008850 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2201      	movs	r2, #1
 80087d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	68db      	ldr	r3, [r3, #12]
 80087e6:	4313      	orrs	r3, r2
 80087e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	689b      	ldr	r3, [r3, #8]
 80087f4:	4313      	orrs	r3, r2
 80087f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	685b      	ldr	r3, [r3, #4]
 8008802:	4313      	orrs	r3, r2
 8008804:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800880c:	683b      	ldr	r3, [r7, #0]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4313      	orrs	r3, r2
 8008812:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	691b      	ldr	r3, [r3, #16]
 800881e:	4313      	orrs	r3, r2
 8008820:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	695b      	ldr	r3, [r3, #20]
 800882c:	4313      	orrs	r3, r2
 800882e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	69db      	ldr	r3, [r3, #28]
 800883a:	4313      	orrs	r3, r2
 800883c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	68fa      	ldr	r2, [r7, #12]
 8008844:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2200      	movs	r2, #0
 800884a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800884e:	2300      	movs	r3, #0
}
 8008850:	4618      	mov	r0, r3
 8008852:	3714      	adds	r7, #20
 8008854:	46bd      	mov	sp, r7
 8008856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885a:	4770      	bx	lr

0800885c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b082      	sub	sp, #8
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d101      	bne.n	800886e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800886a:	2301      	movs	r3, #1
 800886c:	e03f      	b.n	80088ee <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008874:	b2db      	uxtb	r3, r3
 8008876:	2b00      	cmp	r3, #0
 8008878:	d106      	bne.n	8008888 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2200      	movs	r2, #0
 800887e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	f7fc fe32 	bl	80054ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2224      	movs	r2, #36	; 0x24
 800888c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	68da      	ldr	r2, [r3, #12]
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800889e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80088a0:	6878      	ldr	r0, [r7, #4]
 80088a2:	f000 fe1d 	bl	80094e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	691a      	ldr	r2, [r3, #16]
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80088b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	695a      	ldr	r2, [r3, #20]
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80088c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	68da      	ldr	r2, [r3, #12]
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80088d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2200      	movs	r2, #0
 80088da:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2220      	movs	r2, #32
 80088e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2220      	movs	r2, #32
 80088e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80088ec:	2300      	movs	r3, #0
}
 80088ee:	4618      	mov	r0, r3
 80088f0:	3708      	adds	r7, #8
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}

080088f6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80088f6:	b580      	push	{r7, lr}
 80088f8:	b08a      	sub	sp, #40	; 0x28
 80088fa:	af02      	add	r7, sp, #8
 80088fc:	60f8      	str	r0, [r7, #12]
 80088fe:	60b9      	str	r1, [r7, #8]
 8008900:	603b      	str	r3, [r7, #0]
 8008902:	4613      	mov	r3, r2
 8008904:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008906:	2300      	movs	r3, #0
 8008908:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008910:	b2db      	uxtb	r3, r3
 8008912:	2b20      	cmp	r3, #32
 8008914:	d17c      	bne.n	8008a10 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008916:	68bb      	ldr	r3, [r7, #8]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d002      	beq.n	8008922 <HAL_UART_Transmit+0x2c>
 800891c:	88fb      	ldrh	r3, [r7, #6]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d101      	bne.n	8008926 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008922:	2301      	movs	r3, #1
 8008924:	e075      	b.n	8008a12 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800892c:	2b01      	cmp	r3, #1
 800892e:	d101      	bne.n	8008934 <HAL_UART_Transmit+0x3e>
 8008930:	2302      	movs	r3, #2
 8008932:	e06e      	b.n	8008a12 <HAL_UART_Transmit+0x11c>
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	2201      	movs	r2, #1
 8008938:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	2200      	movs	r2, #0
 8008940:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	2221      	movs	r2, #33	; 0x21
 8008946:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800894a:	f7fc ffff 	bl	800594c <HAL_GetTick>
 800894e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	88fa      	ldrh	r2, [r7, #6]
 8008954:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	88fa      	ldrh	r2, [r7, #6]
 800895a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	689b      	ldr	r3, [r3, #8]
 8008960:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008964:	d108      	bne.n	8008978 <HAL_UART_Transmit+0x82>
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	691b      	ldr	r3, [r3, #16]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d104      	bne.n	8008978 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800896e:	2300      	movs	r3, #0
 8008970:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	61bb      	str	r3, [r7, #24]
 8008976:	e003      	b.n	8008980 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800897c:	2300      	movs	r3, #0
 800897e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	2200      	movs	r2, #0
 8008984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008988:	e02a      	b.n	80089e0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	9300      	str	r3, [sp, #0]
 800898e:	697b      	ldr	r3, [r7, #20]
 8008990:	2200      	movs	r2, #0
 8008992:	2180      	movs	r1, #128	; 0x80
 8008994:	68f8      	ldr	r0, [r7, #12]
 8008996:	f000 fb9b 	bl	80090d0 <UART_WaitOnFlagUntilTimeout>
 800899a:	4603      	mov	r3, r0
 800899c:	2b00      	cmp	r3, #0
 800899e:	d001      	beq.n	80089a4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80089a0:	2303      	movs	r3, #3
 80089a2:	e036      	b.n	8008a12 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80089a4:	69fb      	ldr	r3, [r7, #28]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d10b      	bne.n	80089c2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80089aa:	69bb      	ldr	r3, [r7, #24]
 80089ac:	881b      	ldrh	r3, [r3, #0]
 80089ae:	461a      	mov	r2, r3
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80089b8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80089ba:	69bb      	ldr	r3, [r7, #24]
 80089bc:	3302      	adds	r3, #2
 80089be:	61bb      	str	r3, [r7, #24]
 80089c0:	e007      	b.n	80089d2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80089c2:	69fb      	ldr	r3, [r7, #28]
 80089c4:	781a      	ldrb	r2, [r3, #0]
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80089cc:	69fb      	ldr	r3, [r7, #28]
 80089ce:	3301      	adds	r3, #1
 80089d0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80089d6:	b29b      	uxth	r3, r3
 80089d8:	3b01      	subs	r3, #1
 80089da:	b29a      	uxth	r2, r3
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80089e4:	b29b      	uxth	r3, r3
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d1cf      	bne.n	800898a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	9300      	str	r3, [sp, #0]
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	2200      	movs	r2, #0
 80089f2:	2140      	movs	r1, #64	; 0x40
 80089f4:	68f8      	ldr	r0, [r7, #12]
 80089f6:	f000 fb6b 	bl	80090d0 <UART_WaitOnFlagUntilTimeout>
 80089fa:	4603      	mov	r3, r0
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d001      	beq.n	8008a04 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008a00:	2303      	movs	r3, #3
 8008a02:	e006      	b.n	8008a12 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	2220      	movs	r2, #32
 8008a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	e000      	b.n	8008a12 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008a10:	2302      	movs	r3, #2
  }
}
 8008a12:	4618      	mov	r0, r3
 8008a14:	3720      	adds	r7, #32
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bd80      	pop	{r7, pc}

08008a1a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a1a:	b580      	push	{r7, lr}
 8008a1c:	b08a      	sub	sp, #40	; 0x28
 8008a1e:	af02      	add	r7, sp, #8
 8008a20:	60f8      	str	r0, [r7, #12]
 8008a22:	60b9      	str	r1, [r7, #8]
 8008a24:	603b      	str	r3, [r7, #0]
 8008a26:	4613      	mov	r3, r2
 8008a28:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008a34:	b2db      	uxtb	r3, r3
 8008a36:	2b20      	cmp	r3, #32
 8008a38:	f040 808c 	bne.w	8008b54 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d002      	beq.n	8008a48 <HAL_UART_Receive+0x2e>
 8008a42:	88fb      	ldrh	r3, [r7, #6]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d101      	bne.n	8008a4c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8008a48:	2301      	movs	r3, #1
 8008a4a:	e084      	b.n	8008b56 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a52:	2b01      	cmp	r3, #1
 8008a54:	d101      	bne.n	8008a5a <HAL_UART_Receive+0x40>
 8008a56:	2302      	movs	r3, #2
 8008a58:	e07d      	b.n	8008b56 <HAL_UART_Receive+0x13c>
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	2201      	movs	r2, #1
 8008a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	2200      	movs	r2, #0
 8008a66:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	2222      	movs	r2, #34	; 0x22
 8008a6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	2200      	movs	r2, #0
 8008a74:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008a76:	f7fc ff69 	bl	800594c <HAL_GetTick>
 8008a7a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	88fa      	ldrh	r2, [r7, #6]
 8008a80:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	88fa      	ldrh	r2, [r7, #6]
 8008a86:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	689b      	ldr	r3, [r3, #8]
 8008a8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a90:	d108      	bne.n	8008aa4 <HAL_UART_Receive+0x8a>
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	691b      	ldr	r3, [r3, #16]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d104      	bne.n	8008aa4 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008a9e:	68bb      	ldr	r3, [r7, #8]
 8008aa0:	61bb      	str	r3, [r7, #24]
 8008aa2:	e003      	b.n	8008aac <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8008ab4:	e043      	b.n	8008b3e <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	9300      	str	r3, [sp, #0]
 8008aba:	697b      	ldr	r3, [r7, #20]
 8008abc:	2200      	movs	r2, #0
 8008abe:	2120      	movs	r1, #32
 8008ac0:	68f8      	ldr	r0, [r7, #12]
 8008ac2:	f000 fb05 	bl	80090d0 <UART_WaitOnFlagUntilTimeout>
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d001      	beq.n	8008ad0 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8008acc:	2303      	movs	r3, #3
 8008ace:	e042      	b.n	8008b56 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8008ad0:	69fb      	ldr	r3, [r7, #28]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d10c      	bne.n	8008af0 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	685b      	ldr	r3, [r3, #4]
 8008adc:	b29b      	uxth	r3, r3
 8008ade:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ae2:	b29a      	uxth	r2, r3
 8008ae4:	69bb      	ldr	r3, [r7, #24]
 8008ae6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008ae8:	69bb      	ldr	r3, [r7, #24]
 8008aea:	3302      	adds	r3, #2
 8008aec:	61bb      	str	r3, [r7, #24]
 8008aee:	e01f      	b.n	8008b30 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	689b      	ldr	r3, [r3, #8]
 8008af4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008af8:	d007      	beq.n	8008b0a <HAL_UART_Receive+0xf0>
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	689b      	ldr	r3, [r3, #8]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d10a      	bne.n	8008b18 <HAL_UART_Receive+0xfe>
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	691b      	ldr	r3, [r3, #16]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d106      	bne.n	8008b18 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	685b      	ldr	r3, [r3, #4]
 8008b10:	b2da      	uxtb	r2, r3
 8008b12:	69fb      	ldr	r3, [r7, #28]
 8008b14:	701a      	strb	r2, [r3, #0]
 8008b16:	e008      	b.n	8008b2a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	b2db      	uxtb	r3, r3
 8008b20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b24:	b2da      	uxtb	r2, r3
 8008b26:	69fb      	ldr	r3, [r7, #28]
 8008b28:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8008b2a:	69fb      	ldr	r3, [r7, #28]
 8008b2c:	3301      	adds	r3, #1
 8008b2e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008b34:	b29b      	uxth	r3, r3
 8008b36:	3b01      	subs	r3, #1
 8008b38:	b29a      	uxth	r2, r3
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008b42:	b29b      	uxth	r3, r3
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d1b6      	bne.n	8008ab6 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	2220      	movs	r2, #32
 8008b4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8008b50:	2300      	movs	r3, #0
 8008b52:	e000      	b.n	8008b56 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8008b54:	2302      	movs	r3, #2
  }
}
 8008b56:	4618      	mov	r0, r3
 8008b58:	3720      	adds	r7, #32
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	bd80      	pop	{r7, pc}
	...

08008b60 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b0ba      	sub	sp, #232	; 0xe8
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	68db      	ldr	r3, [r3, #12]
 8008b78:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	695b      	ldr	r3, [r3, #20]
 8008b82:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008b86:	2300      	movs	r3, #0
 8008b88:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008b92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b96:	f003 030f 	and.w	r3, r3, #15
 8008b9a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008b9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d10f      	bne.n	8008bc6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008ba6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008baa:	f003 0320 	and.w	r3, r3, #32
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d009      	beq.n	8008bc6 <HAL_UART_IRQHandler+0x66>
 8008bb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008bb6:	f003 0320 	and.w	r3, r3, #32
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d003      	beq.n	8008bc6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f000 fbd3 	bl	800936a <UART_Receive_IT>
      return;
 8008bc4:	e256      	b.n	8009074 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008bc6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	f000 80de 	beq.w	8008d8c <HAL_UART_IRQHandler+0x22c>
 8008bd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008bd4:	f003 0301 	and.w	r3, r3, #1
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d106      	bne.n	8008bea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008bdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008be0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	f000 80d1 	beq.w	8008d8c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008bea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008bee:	f003 0301 	and.w	r3, r3, #1
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d00b      	beq.n	8008c0e <HAL_UART_IRQHandler+0xae>
 8008bf6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008bfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d005      	beq.n	8008c0e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c06:	f043 0201 	orr.w	r2, r3, #1
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008c0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c12:	f003 0304 	and.w	r3, r3, #4
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d00b      	beq.n	8008c32 <HAL_UART_IRQHandler+0xd2>
 8008c1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008c1e:	f003 0301 	and.w	r3, r3, #1
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d005      	beq.n	8008c32 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c2a:	f043 0202 	orr.w	r2, r3, #2
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008c32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c36:	f003 0302 	and.w	r3, r3, #2
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d00b      	beq.n	8008c56 <HAL_UART_IRQHandler+0xf6>
 8008c3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008c42:	f003 0301 	and.w	r3, r3, #1
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d005      	beq.n	8008c56 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c4e:	f043 0204 	orr.w	r2, r3, #4
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008c56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c5a:	f003 0308 	and.w	r3, r3, #8
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d011      	beq.n	8008c86 <HAL_UART_IRQHandler+0x126>
 8008c62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c66:	f003 0320 	and.w	r3, r3, #32
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d105      	bne.n	8008c7a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008c6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008c72:	f003 0301 	and.w	r3, r3, #1
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d005      	beq.n	8008c86 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c7e:	f043 0208 	orr.w	r2, r3, #8
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	f000 81ed 	beq.w	800906a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008c90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c94:	f003 0320 	and.w	r3, r3, #32
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d008      	beq.n	8008cae <HAL_UART_IRQHandler+0x14e>
 8008c9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008ca0:	f003 0320 	and.w	r3, r3, #32
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d002      	beq.n	8008cae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008ca8:	6878      	ldr	r0, [r7, #4]
 8008caa:	f000 fb5e 	bl	800936a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	695b      	ldr	r3, [r3, #20]
 8008cb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cb8:	2b40      	cmp	r3, #64	; 0x40
 8008cba:	bf0c      	ite	eq
 8008cbc:	2301      	moveq	r3, #1
 8008cbe:	2300      	movne	r3, #0
 8008cc0:	b2db      	uxtb	r3, r3
 8008cc2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cca:	f003 0308 	and.w	r3, r3, #8
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d103      	bne.n	8008cda <HAL_UART_IRQHandler+0x17a>
 8008cd2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d04f      	beq.n	8008d7a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f000 fa66 	bl	80091ac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	695b      	ldr	r3, [r3, #20]
 8008ce6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cea:	2b40      	cmp	r3, #64	; 0x40
 8008cec:	d141      	bne.n	8008d72 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	3314      	adds	r3, #20
 8008cf4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cf8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008cfc:	e853 3f00 	ldrex	r3, [r3]
 8008d00:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008d04:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008d08:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d0c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	3314      	adds	r3, #20
 8008d16:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008d1a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008d1e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d22:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008d26:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008d2a:	e841 2300 	strex	r3, r2, [r1]
 8008d2e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008d32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d1d9      	bne.n	8008cee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d013      	beq.n	8008d6a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d46:	4a7d      	ldr	r2, [pc, #500]	; (8008f3c <HAL_UART_IRQHandler+0x3dc>)
 8008d48:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d4e:	4618      	mov	r0, r3
 8008d50:	f7fd fb79 	bl	8006446 <HAL_DMA_Abort_IT>
 8008d54:	4603      	mov	r3, r0
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d016      	beq.n	8008d88 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d60:	687a      	ldr	r2, [r7, #4]
 8008d62:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008d64:	4610      	mov	r0, r2
 8008d66:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d68:	e00e      	b.n	8008d88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f000 f99a 	bl	80090a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d70:	e00a      	b.n	8008d88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	f000 f996 	bl	80090a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d78:	e006      	b.n	8008d88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	f000 f992 	bl	80090a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2200      	movs	r2, #0
 8008d84:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008d86:	e170      	b.n	800906a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d88:	bf00      	nop
    return;
 8008d8a:	e16e      	b.n	800906a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d90:	2b01      	cmp	r3, #1
 8008d92:	f040 814a 	bne.w	800902a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008d96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d9a:	f003 0310 	and.w	r3, r3, #16
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	f000 8143 	beq.w	800902a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008da4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008da8:	f003 0310 	and.w	r3, r3, #16
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	f000 813c 	beq.w	800902a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008db2:	2300      	movs	r3, #0
 8008db4:	60bb      	str	r3, [r7, #8]
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	60bb      	str	r3, [r7, #8]
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	60bb      	str	r3, [r7, #8]
 8008dc6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	695b      	ldr	r3, [r3, #20]
 8008dce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dd2:	2b40      	cmp	r3, #64	; 0x40
 8008dd4:	f040 80b4 	bne.w	8008f40 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	685b      	ldr	r3, [r3, #4]
 8008de0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008de4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	f000 8140 	beq.w	800906e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008df2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008df6:	429a      	cmp	r2, r3
 8008df8:	f080 8139 	bcs.w	800906e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008e02:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e08:	69db      	ldr	r3, [r3, #28]
 8008e0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e0e:	f000 8088 	beq.w	8008f22 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	330c      	adds	r3, #12
 8008e18:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008e20:	e853 3f00 	ldrex	r3, [r3]
 8008e24:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008e28:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008e2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008e30:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	330c      	adds	r3, #12
 8008e3a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008e3e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008e42:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e46:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008e4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008e4e:	e841 2300 	strex	r3, r2, [r1]
 8008e52:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008e56:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d1d9      	bne.n	8008e12 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	3314      	adds	r3, #20
 8008e64:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008e68:	e853 3f00 	ldrex	r3, [r3]
 8008e6c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008e6e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008e70:	f023 0301 	bic.w	r3, r3, #1
 8008e74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	3314      	adds	r3, #20
 8008e7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008e82:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008e86:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e88:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008e8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008e8e:	e841 2300 	strex	r3, r2, [r1]
 8008e92:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008e94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d1e1      	bne.n	8008e5e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	3314      	adds	r3, #20
 8008ea0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ea2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008ea4:	e853 3f00 	ldrex	r3, [r3]
 8008ea8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008eaa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008eac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008eb0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	3314      	adds	r3, #20
 8008eba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008ebe:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008ec0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ec2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008ec4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008ec6:	e841 2300 	strex	r3, r2, [r1]
 8008eca:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008ecc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d1e3      	bne.n	8008e9a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2220      	movs	r2, #32
 8008ed6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2200      	movs	r2, #0
 8008ede:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	330c      	adds	r3, #12
 8008ee6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ee8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008eea:	e853 3f00 	ldrex	r3, [r3]
 8008eee:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008ef0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008ef2:	f023 0310 	bic.w	r3, r3, #16
 8008ef6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	330c      	adds	r3, #12
 8008f00:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008f04:	65ba      	str	r2, [r7, #88]	; 0x58
 8008f06:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f08:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008f0a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008f0c:	e841 2300 	strex	r3, r2, [r1]
 8008f10:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008f12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d1e3      	bne.n	8008ee0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	f7fd fa22 	bl	8006366 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008f2a:	b29b      	uxth	r3, r3
 8008f2c:	1ad3      	subs	r3, r2, r3
 8008f2e:	b29b      	uxth	r3, r3
 8008f30:	4619      	mov	r1, r3
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f000 f8c0 	bl	80090b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008f38:	e099      	b.n	800906e <HAL_UART_IRQHandler+0x50e>
 8008f3a:	bf00      	nop
 8008f3c:	08009273 	.word	0x08009273
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008f48:	b29b      	uxth	r3, r3
 8008f4a:	1ad3      	subs	r3, r2, r3
 8008f4c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008f54:	b29b      	uxth	r3, r3
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	f000 808b 	beq.w	8009072 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008f5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	f000 8086 	beq.w	8009072 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	330c      	adds	r3, #12
 8008f6c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f70:	e853 3f00 	ldrex	r3, [r3]
 8008f74:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008f76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f78:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008f7c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	330c      	adds	r3, #12
 8008f86:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008f8a:	647a      	str	r2, [r7, #68]	; 0x44
 8008f8c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f8e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008f90:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008f92:	e841 2300 	strex	r3, r2, [r1]
 8008f96:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008f98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d1e3      	bne.n	8008f66 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	3314      	adds	r3, #20
 8008fa4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fa8:	e853 3f00 	ldrex	r3, [r3]
 8008fac:	623b      	str	r3, [r7, #32]
   return(result);
 8008fae:	6a3b      	ldr	r3, [r7, #32]
 8008fb0:	f023 0301 	bic.w	r3, r3, #1
 8008fb4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	3314      	adds	r3, #20
 8008fbe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008fc2:	633a      	str	r2, [r7, #48]	; 0x30
 8008fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fc6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008fc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008fca:	e841 2300 	strex	r3, r2, [r1]
 8008fce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008fd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d1e3      	bne.n	8008f9e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	2220      	movs	r2, #32
 8008fda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	330c      	adds	r3, #12
 8008fea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fec:	693b      	ldr	r3, [r7, #16]
 8008fee:	e853 3f00 	ldrex	r3, [r3]
 8008ff2:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	f023 0310 	bic.w	r3, r3, #16
 8008ffa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	330c      	adds	r3, #12
 8009004:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009008:	61fa      	str	r2, [r7, #28]
 800900a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800900c:	69b9      	ldr	r1, [r7, #24]
 800900e:	69fa      	ldr	r2, [r7, #28]
 8009010:	e841 2300 	strex	r3, r2, [r1]
 8009014:	617b      	str	r3, [r7, #20]
   return(result);
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d1e3      	bne.n	8008fe4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800901c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009020:	4619      	mov	r1, r3
 8009022:	6878      	ldr	r0, [r7, #4]
 8009024:	f000 f848 	bl	80090b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009028:	e023      	b.n	8009072 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800902a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800902e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009032:	2b00      	cmp	r3, #0
 8009034:	d009      	beq.n	800904a <HAL_UART_IRQHandler+0x4ea>
 8009036:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800903a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800903e:	2b00      	cmp	r3, #0
 8009040:	d003      	beq.n	800904a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f000 f929 	bl	800929a <UART_Transmit_IT>
    return;
 8009048:	e014      	b.n	8009074 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800904a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800904e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009052:	2b00      	cmp	r3, #0
 8009054:	d00e      	beq.n	8009074 <HAL_UART_IRQHandler+0x514>
 8009056:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800905a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800905e:	2b00      	cmp	r3, #0
 8009060:	d008      	beq.n	8009074 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009062:	6878      	ldr	r0, [r7, #4]
 8009064:	f000 f969 	bl	800933a <UART_EndTransmit_IT>
    return;
 8009068:	e004      	b.n	8009074 <HAL_UART_IRQHandler+0x514>
    return;
 800906a:	bf00      	nop
 800906c:	e002      	b.n	8009074 <HAL_UART_IRQHandler+0x514>
      return;
 800906e:	bf00      	nop
 8009070:	e000      	b.n	8009074 <HAL_UART_IRQHandler+0x514>
      return;
 8009072:	bf00      	nop
  }
}
 8009074:	37e8      	adds	r7, #232	; 0xe8
 8009076:	46bd      	mov	sp, r7
 8009078:	bd80      	pop	{r7, pc}
 800907a:	bf00      	nop

0800907c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800907c:	b480      	push	{r7}
 800907e:	b083      	sub	sp, #12
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009084:	bf00      	nop
 8009086:	370c      	adds	r7, #12
 8009088:	46bd      	mov	sp, r7
 800908a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908e:	4770      	bx	lr

08009090 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009090:	b480      	push	{r7}
 8009092:	b083      	sub	sp, #12
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009098:	bf00      	nop
 800909a:	370c      	adds	r7, #12
 800909c:	46bd      	mov	sp, r7
 800909e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a2:	4770      	bx	lr

080090a4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80090a4:	b480      	push	{r7}
 80090a6:	b083      	sub	sp, #12
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80090ac:	bf00      	nop
 80090ae:	370c      	adds	r7, #12
 80090b0:	46bd      	mov	sp, r7
 80090b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b6:	4770      	bx	lr

080090b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80090b8:	b480      	push	{r7}
 80090ba:	b083      	sub	sp, #12
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
 80090c0:	460b      	mov	r3, r1
 80090c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80090c4:	bf00      	nop
 80090c6:	370c      	adds	r7, #12
 80090c8:	46bd      	mov	sp, r7
 80090ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ce:	4770      	bx	lr

080090d0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b090      	sub	sp, #64	; 0x40
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	60f8      	str	r0, [r7, #12]
 80090d8:	60b9      	str	r1, [r7, #8]
 80090da:	603b      	str	r3, [r7, #0]
 80090dc:	4613      	mov	r3, r2
 80090de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80090e0:	e050      	b.n	8009184 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80090e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80090e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090e8:	d04c      	beq.n	8009184 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80090ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d007      	beq.n	8009100 <UART_WaitOnFlagUntilTimeout+0x30>
 80090f0:	f7fc fc2c 	bl	800594c <HAL_GetTick>
 80090f4:	4602      	mov	r2, r0
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	1ad3      	subs	r3, r2, r3
 80090fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80090fc:	429a      	cmp	r2, r3
 80090fe:	d241      	bcs.n	8009184 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	330c      	adds	r3, #12
 8009106:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800910a:	e853 3f00 	ldrex	r3, [r3]
 800910e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009112:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009116:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	330c      	adds	r3, #12
 800911e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009120:	637a      	str	r2, [r7, #52]	; 0x34
 8009122:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009124:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009126:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009128:	e841 2300 	strex	r3, r2, [r1]
 800912c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800912e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009130:	2b00      	cmp	r3, #0
 8009132:	d1e5      	bne.n	8009100 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	3314      	adds	r3, #20
 800913a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800913c:	697b      	ldr	r3, [r7, #20]
 800913e:	e853 3f00 	ldrex	r3, [r3]
 8009142:	613b      	str	r3, [r7, #16]
   return(result);
 8009144:	693b      	ldr	r3, [r7, #16]
 8009146:	f023 0301 	bic.w	r3, r3, #1
 800914a:	63bb      	str	r3, [r7, #56]	; 0x38
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	3314      	adds	r3, #20
 8009152:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009154:	623a      	str	r2, [r7, #32]
 8009156:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009158:	69f9      	ldr	r1, [r7, #28]
 800915a:	6a3a      	ldr	r2, [r7, #32]
 800915c:	e841 2300 	strex	r3, r2, [r1]
 8009160:	61bb      	str	r3, [r7, #24]
   return(result);
 8009162:	69bb      	ldr	r3, [r7, #24]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d1e5      	bne.n	8009134 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	2220      	movs	r2, #32
 800916c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	2220      	movs	r2, #32
 8009174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	2200      	movs	r2, #0
 800917c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009180:	2303      	movs	r3, #3
 8009182:	e00f      	b.n	80091a4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	681a      	ldr	r2, [r3, #0]
 800918a:	68bb      	ldr	r3, [r7, #8]
 800918c:	4013      	ands	r3, r2
 800918e:	68ba      	ldr	r2, [r7, #8]
 8009190:	429a      	cmp	r2, r3
 8009192:	bf0c      	ite	eq
 8009194:	2301      	moveq	r3, #1
 8009196:	2300      	movne	r3, #0
 8009198:	b2db      	uxtb	r3, r3
 800919a:	461a      	mov	r2, r3
 800919c:	79fb      	ldrb	r3, [r7, #7]
 800919e:	429a      	cmp	r2, r3
 80091a0:	d09f      	beq.n	80090e2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80091a2:	2300      	movs	r3, #0
}
 80091a4:	4618      	mov	r0, r3
 80091a6:	3740      	adds	r7, #64	; 0x40
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bd80      	pop	{r7, pc}

080091ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80091ac:	b480      	push	{r7}
 80091ae:	b095      	sub	sp, #84	; 0x54
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	330c      	adds	r3, #12
 80091ba:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091be:	e853 3f00 	ldrex	r3, [r3]
 80091c2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80091c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091c6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80091ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	330c      	adds	r3, #12
 80091d2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80091d4:	643a      	str	r2, [r7, #64]	; 0x40
 80091d6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091d8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80091da:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80091dc:	e841 2300 	strex	r3, r2, [r1]
 80091e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80091e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d1e5      	bne.n	80091b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	3314      	adds	r3, #20
 80091ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091f0:	6a3b      	ldr	r3, [r7, #32]
 80091f2:	e853 3f00 	ldrex	r3, [r3]
 80091f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80091f8:	69fb      	ldr	r3, [r7, #28]
 80091fa:	f023 0301 	bic.w	r3, r3, #1
 80091fe:	64bb      	str	r3, [r7, #72]	; 0x48
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	3314      	adds	r3, #20
 8009206:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009208:	62fa      	str	r2, [r7, #44]	; 0x2c
 800920a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800920c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800920e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009210:	e841 2300 	strex	r3, r2, [r1]
 8009214:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009218:	2b00      	cmp	r3, #0
 800921a:	d1e5      	bne.n	80091e8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009220:	2b01      	cmp	r3, #1
 8009222:	d119      	bne.n	8009258 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	330c      	adds	r3, #12
 800922a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	e853 3f00 	ldrex	r3, [r3]
 8009232:	60bb      	str	r3, [r7, #8]
   return(result);
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	f023 0310 	bic.w	r3, r3, #16
 800923a:	647b      	str	r3, [r7, #68]	; 0x44
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	330c      	adds	r3, #12
 8009242:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009244:	61ba      	str	r2, [r7, #24]
 8009246:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009248:	6979      	ldr	r1, [r7, #20]
 800924a:	69ba      	ldr	r2, [r7, #24]
 800924c:	e841 2300 	strex	r3, r2, [r1]
 8009250:	613b      	str	r3, [r7, #16]
   return(result);
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	2b00      	cmp	r3, #0
 8009256:	d1e5      	bne.n	8009224 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	2220      	movs	r2, #32
 800925c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2200      	movs	r2, #0
 8009264:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009266:	bf00      	nop
 8009268:	3754      	adds	r7, #84	; 0x54
 800926a:	46bd      	mov	sp, r7
 800926c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009270:	4770      	bx	lr

08009272 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009272:	b580      	push	{r7, lr}
 8009274:	b084      	sub	sp, #16
 8009276:	af00      	add	r7, sp, #0
 8009278:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800927e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2200      	movs	r2, #0
 8009284:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	2200      	movs	r2, #0
 800928a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800928c:	68f8      	ldr	r0, [r7, #12]
 800928e:	f7ff ff09 	bl	80090a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009292:	bf00      	nop
 8009294:	3710      	adds	r7, #16
 8009296:	46bd      	mov	sp, r7
 8009298:	bd80      	pop	{r7, pc}

0800929a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800929a:	b480      	push	{r7}
 800929c:	b085      	sub	sp, #20
 800929e:	af00      	add	r7, sp, #0
 80092a0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80092a8:	b2db      	uxtb	r3, r3
 80092aa:	2b21      	cmp	r3, #33	; 0x21
 80092ac:	d13e      	bne.n	800932c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	689b      	ldr	r3, [r3, #8]
 80092b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80092b6:	d114      	bne.n	80092e2 <UART_Transmit_IT+0x48>
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	691b      	ldr	r3, [r3, #16]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d110      	bne.n	80092e2 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	6a1b      	ldr	r3, [r3, #32]
 80092c4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	881b      	ldrh	r3, [r3, #0]
 80092ca:	461a      	mov	r2, r3
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80092d4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	6a1b      	ldr	r3, [r3, #32]
 80092da:	1c9a      	adds	r2, r3, #2
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	621a      	str	r2, [r3, #32]
 80092e0:	e008      	b.n	80092f4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	6a1b      	ldr	r3, [r3, #32]
 80092e6:	1c59      	adds	r1, r3, #1
 80092e8:	687a      	ldr	r2, [r7, #4]
 80092ea:	6211      	str	r1, [r2, #32]
 80092ec:	781a      	ldrb	r2, [r3, #0]
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80092f8:	b29b      	uxth	r3, r3
 80092fa:	3b01      	subs	r3, #1
 80092fc:	b29b      	uxth	r3, r3
 80092fe:	687a      	ldr	r2, [r7, #4]
 8009300:	4619      	mov	r1, r3
 8009302:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009304:	2b00      	cmp	r3, #0
 8009306:	d10f      	bne.n	8009328 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	68da      	ldr	r2, [r3, #12]
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009316:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	68da      	ldr	r2, [r3, #12]
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009326:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009328:	2300      	movs	r3, #0
 800932a:	e000      	b.n	800932e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800932c:	2302      	movs	r3, #2
  }
}
 800932e:	4618      	mov	r0, r3
 8009330:	3714      	adds	r7, #20
 8009332:	46bd      	mov	sp, r7
 8009334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009338:	4770      	bx	lr

0800933a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800933a:	b580      	push	{r7, lr}
 800933c:	b082      	sub	sp, #8
 800933e:	af00      	add	r7, sp, #0
 8009340:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	68da      	ldr	r2, [r3, #12]
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009350:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2220      	movs	r2, #32
 8009356:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800935a:	6878      	ldr	r0, [r7, #4]
 800935c:	f7ff fe8e 	bl	800907c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009360:	2300      	movs	r3, #0
}
 8009362:	4618      	mov	r0, r3
 8009364:	3708      	adds	r7, #8
 8009366:	46bd      	mov	sp, r7
 8009368:	bd80      	pop	{r7, pc}

0800936a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800936a:	b580      	push	{r7, lr}
 800936c:	b08c      	sub	sp, #48	; 0x30
 800936e:	af00      	add	r7, sp, #0
 8009370:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009378:	b2db      	uxtb	r3, r3
 800937a:	2b22      	cmp	r3, #34	; 0x22
 800937c:	f040 80ab 	bne.w	80094d6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	689b      	ldr	r3, [r3, #8]
 8009384:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009388:	d117      	bne.n	80093ba <UART_Receive_IT+0x50>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	691b      	ldr	r3, [r3, #16]
 800938e:	2b00      	cmp	r3, #0
 8009390:	d113      	bne.n	80093ba <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009392:	2300      	movs	r3, #0
 8009394:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800939a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	685b      	ldr	r3, [r3, #4]
 80093a2:	b29b      	uxth	r3, r3
 80093a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093a8:	b29a      	uxth	r2, r3
 80093aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093ac:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093b2:	1c9a      	adds	r2, r3, #2
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	629a      	str	r2, [r3, #40]	; 0x28
 80093b8:	e026      	b.n	8009408 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093be:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80093c0:	2300      	movs	r3, #0
 80093c2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	689b      	ldr	r3, [r3, #8]
 80093c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80093cc:	d007      	beq.n	80093de <UART_Receive_IT+0x74>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	689b      	ldr	r3, [r3, #8]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d10a      	bne.n	80093ec <UART_Receive_IT+0x82>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	691b      	ldr	r3, [r3, #16]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d106      	bne.n	80093ec <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	685b      	ldr	r3, [r3, #4]
 80093e4:	b2da      	uxtb	r2, r3
 80093e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093e8:	701a      	strb	r2, [r3, #0]
 80093ea:	e008      	b.n	80093fe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	685b      	ldr	r3, [r3, #4]
 80093f2:	b2db      	uxtb	r3, r3
 80093f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80093f8:	b2da      	uxtb	r2, r3
 80093fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093fc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009402:	1c5a      	adds	r2, r3, #1
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800940c:	b29b      	uxth	r3, r3
 800940e:	3b01      	subs	r3, #1
 8009410:	b29b      	uxth	r3, r3
 8009412:	687a      	ldr	r2, [r7, #4]
 8009414:	4619      	mov	r1, r3
 8009416:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009418:	2b00      	cmp	r3, #0
 800941a:	d15a      	bne.n	80094d2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	68da      	ldr	r2, [r3, #12]
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f022 0220 	bic.w	r2, r2, #32
 800942a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	68da      	ldr	r2, [r3, #12]
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800943a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	695a      	ldr	r2, [r3, #20]
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f022 0201 	bic.w	r2, r2, #1
 800944a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	2220      	movs	r2, #32
 8009450:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009458:	2b01      	cmp	r3, #1
 800945a:	d135      	bne.n	80094c8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	2200      	movs	r2, #0
 8009460:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	330c      	adds	r3, #12
 8009468:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800946a:	697b      	ldr	r3, [r7, #20]
 800946c:	e853 3f00 	ldrex	r3, [r3]
 8009470:	613b      	str	r3, [r7, #16]
   return(result);
 8009472:	693b      	ldr	r3, [r7, #16]
 8009474:	f023 0310 	bic.w	r3, r3, #16
 8009478:	627b      	str	r3, [r7, #36]	; 0x24
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	330c      	adds	r3, #12
 8009480:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009482:	623a      	str	r2, [r7, #32]
 8009484:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009486:	69f9      	ldr	r1, [r7, #28]
 8009488:	6a3a      	ldr	r2, [r7, #32]
 800948a:	e841 2300 	strex	r3, r2, [r1]
 800948e:	61bb      	str	r3, [r7, #24]
   return(result);
 8009490:	69bb      	ldr	r3, [r7, #24]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d1e5      	bne.n	8009462 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	f003 0310 	and.w	r3, r3, #16
 80094a0:	2b10      	cmp	r3, #16
 80094a2:	d10a      	bne.n	80094ba <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80094a4:	2300      	movs	r3, #0
 80094a6:	60fb      	str	r3, [r7, #12]
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	60fb      	str	r3, [r7, #12]
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	685b      	ldr	r3, [r3, #4]
 80094b6:	60fb      	str	r3, [r7, #12]
 80094b8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80094be:	4619      	mov	r1, r3
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f7ff fdf9 	bl	80090b8 <HAL_UARTEx_RxEventCallback>
 80094c6:	e002      	b.n	80094ce <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80094c8:	6878      	ldr	r0, [r7, #4]
 80094ca:	f7ff fde1 	bl	8009090 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80094ce:	2300      	movs	r3, #0
 80094d0:	e002      	b.n	80094d8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80094d2:	2300      	movs	r3, #0
 80094d4:	e000      	b.n	80094d8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80094d6:	2302      	movs	r3, #2
  }
}
 80094d8:	4618      	mov	r0, r3
 80094da:	3730      	adds	r7, #48	; 0x30
 80094dc:	46bd      	mov	sp, r7
 80094de:	bd80      	pop	{r7, pc}

080094e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80094e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094e4:	b09f      	sub	sp, #124	; 0x7c
 80094e6:	af00      	add	r7, sp, #0
 80094e8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80094ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	691b      	ldr	r3, [r3, #16]
 80094f0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80094f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094f6:	68d9      	ldr	r1, [r3, #12]
 80094f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094fa:	681a      	ldr	r2, [r3, #0]
 80094fc:	ea40 0301 	orr.w	r3, r0, r1
 8009500:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009502:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009504:	689a      	ldr	r2, [r3, #8]
 8009506:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009508:	691b      	ldr	r3, [r3, #16]
 800950a:	431a      	orrs	r2, r3
 800950c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800950e:	695b      	ldr	r3, [r3, #20]
 8009510:	431a      	orrs	r2, r3
 8009512:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009514:	69db      	ldr	r3, [r3, #28]
 8009516:	4313      	orrs	r3, r2
 8009518:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800951a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	68db      	ldr	r3, [r3, #12]
 8009520:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009524:	f021 010c 	bic.w	r1, r1, #12
 8009528:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800952a:	681a      	ldr	r2, [r3, #0]
 800952c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800952e:	430b      	orrs	r3, r1
 8009530:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009532:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	695b      	ldr	r3, [r3, #20]
 8009538:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800953c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800953e:	6999      	ldr	r1, [r3, #24]
 8009540:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009542:	681a      	ldr	r2, [r3, #0]
 8009544:	ea40 0301 	orr.w	r3, r0, r1
 8009548:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800954a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800954c:	681a      	ldr	r2, [r3, #0]
 800954e:	4bc5      	ldr	r3, [pc, #788]	; (8009864 <UART_SetConfig+0x384>)
 8009550:	429a      	cmp	r2, r3
 8009552:	d004      	beq.n	800955e <UART_SetConfig+0x7e>
 8009554:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009556:	681a      	ldr	r2, [r3, #0]
 8009558:	4bc3      	ldr	r3, [pc, #780]	; (8009868 <UART_SetConfig+0x388>)
 800955a:	429a      	cmp	r2, r3
 800955c:	d103      	bne.n	8009566 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800955e:	f7fe fa27 	bl	80079b0 <HAL_RCC_GetPCLK2Freq>
 8009562:	6778      	str	r0, [r7, #116]	; 0x74
 8009564:	e002      	b.n	800956c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009566:	f7fe fa0f 	bl	8007988 <HAL_RCC_GetPCLK1Freq>
 800956a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800956c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800956e:	69db      	ldr	r3, [r3, #28]
 8009570:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009574:	f040 80b6 	bne.w	80096e4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009578:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800957a:	461c      	mov	r4, r3
 800957c:	f04f 0500 	mov.w	r5, #0
 8009580:	4622      	mov	r2, r4
 8009582:	462b      	mov	r3, r5
 8009584:	1891      	adds	r1, r2, r2
 8009586:	6439      	str	r1, [r7, #64]	; 0x40
 8009588:	415b      	adcs	r3, r3
 800958a:	647b      	str	r3, [r7, #68]	; 0x44
 800958c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009590:	1912      	adds	r2, r2, r4
 8009592:	eb45 0303 	adc.w	r3, r5, r3
 8009596:	f04f 0000 	mov.w	r0, #0
 800959a:	f04f 0100 	mov.w	r1, #0
 800959e:	00d9      	lsls	r1, r3, #3
 80095a0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80095a4:	00d0      	lsls	r0, r2, #3
 80095a6:	4602      	mov	r2, r0
 80095a8:	460b      	mov	r3, r1
 80095aa:	1911      	adds	r1, r2, r4
 80095ac:	6639      	str	r1, [r7, #96]	; 0x60
 80095ae:	416b      	adcs	r3, r5
 80095b0:	667b      	str	r3, [r7, #100]	; 0x64
 80095b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80095b4:	685b      	ldr	r3, [r3, #4]
 80095b6:	461a      	mov	r2, r3
 80095b8:	f04f 0300 	mov.w	r3, #0
 80095bc:	1891      	adds	r1, r2, r2
 80095be:	63b9      	str	r1, [r7, #56]	; 0x38
 80095c0:	415b      	adcs	r3, r3
 80095c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80095c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80095c8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80095cc:	f7f7 fa76 	bl	8000abc <__aeabi_uldivmod>
 80095d0:	4602      	mov	r2, r0
 80095d2:	460b      	mov	r3, r1
 80095d4:	4ba5      	ldr	r3, [pc, #660]	; (800986c <UART_SetConfig+0x38c>)
 80095d6:	fba3 2302 	umull	r2, r3, r3, r2
 80095da:	095b      	lsrs	r3, r3, #5
 80095dc:	011e      	lsls	r6, r3, #4
 80095de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80095e0:	461c      	mov	r4, r3
 80095e2:	f04f 0500 	mov.w	r5, #0
 80095e6:	4622      	mov	r2, r4
 80095e8:	462b      	mov	r3, r5
 80095ea:	1891      	adds	r1, r2, r2
 80095ec:	6339      	str	r1, [r7, #48]	; 0x30
 80095ee:	415b      	adcs	r3, r3
 80095f0:	637b      	str	r3, [r7, #52]	; 0x34
 80095f2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80095f6:	1912      	adds	r2, r2, r4
 80095f8:	eb45 0303 	adc.w	r3, r5, r3
 80095fc:	f04f 0000 	mov.w	r0, #0
 8009600:	f04f 0100 	mov.w	r1, #0
 8009604:	00d9      	lsls	r1, r3, #3
 8009606:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800960a:	00d0      	lsls	r0, r2, #3
 800960c:	4602      	mov	r2, r0
 800960e:	460b      	mov	r3, r1
 8009610:	1911      	adds	r1, r2, r4
 8009612:	65b9      	str	r1, [r7, #88]	; 0x58
 8009614:	416b      	adcs	r3, r5
 8009616:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009618:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800961a:	685b      	ldr	r3, [r3, #4]
 800961c:	461a      	mov	r2, r3
 800961e:	f04f 0300 	mov.w	r3, #0
 8009622:	1891      	adds	r1, r2, r2
 8009624:	62b9      	str	r1, [r7, #40]	; 0x28
 8009626:	415b      	adcs	r3, r3
 8009628:	62fb      	str	r3, [r7, #44]	; 0x2c
 800962a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800962e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8009632:	f7f7 fa43 	bl	8000abc <__aeabi_uldivmod>
 8009636:	4602      	mov	r2, r0
 8009638:	460b      	mov	r3, r1
 800963a:	4b8c      	ldr	r3, [pc, #560]	; (800986c <UART_SetConfig+0x38c>)
 800963c:	fba3 1302 	umull	r1, r3, r3, r2
 8009640:	095b      	lsrs	r3, r3, #5
 8009642:	2164      	movs	r1, #100	; 0x64
 8009644:	fb01 f303 	mul.w	r3, r1, r3
 8009648:	1ad3      	subs	r3, r2, r3
 800964a:	00db      	lsls	r3, r3, #3
 800964c:	3332      	adds	r3, #50	; 0x32
 800964e:	4a87      	ldr	r2, [pc, #540]	; (800986c <UART_SetConfig+0x38c>)
 8009650:	fba2 2303 	umull	r2, r3, r2, r3
 8009654:	095b      	lsrs	r3, r3, #5
 8009656:	005b      	lsls	r3, r3, #1
 8009658:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800965c:	441e      	add	r6, r3
 800965e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009660:	4618      	mov	r0, r3
 8009662:	f04f 0100 	mov.w	r1, #0
 8009666:	4602      	mov	r2, r0
 8009668:	460b      	mov	r3, r1
 800966a:	1894      	adds	r4, r2, r2
 800966c:	623c      	str	r4, [r7, #32]
 800966e:	415b      	adcs	r3, r3
 8009670:	627b      	str	r3, [r7, #36]	; 0x24
 8009672:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009676:	1812      	adds	r2, r2, r0
 8009678:	eb41 0303 	adc.w	r3, r1, r3
 800967c:	f04f 0400 	mov.w	r4, #0
 8009680:	f04f 0500 	mov.w	r5, #0
 8009684:	00dd      	lsls	r5, r3, #3
 8009686:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800968a:	00d4      	lsls	r4, r2, #3
 800968c:	4622      	mov	r2, r4
 800968e:	462b      	mov	r3, r5
 8009690:	1814      	adds	r4, r2, r0
 8009692:	653c      	str	r4, [r7, #80]	; 0x50
 8009694:	414b      	adcs	r3, r1
 8009696:	657b      	str	r3, [r7, #84]	; 0x54
 8009698:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800969a:	685b      	ldr	r3, [r3, #4]
 800969c:	461a      	mov	r2, r3
 800969e:	f04f 0300 	mov.w	r3, #0
 80096a2:	1891      	adds	r1, r2, r2
 80096a4:	61b9      	str	r1, [r7, #24]
 80096a6:	415b      	adcs	r3, r3
 80096a8:	61fb      	str	r3, [r7, #28]
 80096aa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80096ae:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80096b2:	f7f7 fa03 	bl	8000abc <__aeabi_uldivmod>
 80096b6:	4602      	mov	r2, r0
 80096b8:	460b      	mov	r3, r1
 80096ba:	4b6c      	ldr	r3, [pc, #432]	; (800986c <UART_SetConfig+0x38c>)
 80096bc:	fba3 1302 	umull	r1, r3, r3, r2
 80096c0:	095b      	lsrs	r3, r3, #5
 80096c2:	2164      	movs	r1, #100	; 0x64
 80096c4:	fb01 f303 	mul.w	r3, r1, r3
 80096c8:	1ad3      	subs	r3, r2, r3
 80096ca:	00db      	lsls	r3, r3, #3
 80096cc:	3332      	adds	r3, #50	; 0x32
 80096ce:	4a67      	ldr	r2, [pc, #412]	; (800986c <UART_SetConfig+0x38c>)
 80096d0:	fba2 2303 	umull	r2, r3, r2, r3
 80096d4:	095b      	lsrs	r3, r3, #5
 80096d6:	f003 0207 	and.w	r2, r3, #7
 80096da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	4432      	add	r2, r6
 80096e0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80096e2:	e0b9      	b.n	8009858 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80096e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80096e6:	461c      	mov	r4, r3
 80096e8:	f04f 0500 	mov.w	r5, #0
 80096ec:	4622      	mov	r2, r4
 80096ee:	462b      	mov	r3, r5
 80096f0:	1891      	adds	r1, r2, r2
 80096f2:	6139      	str	r1, [r7, #16]
 80096f4:	415b      	adcs	r3, r3
 80096f6:	617b      	str	r3, [r7, #20]
 80096f8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80096fc:	1912      	adds	r2, r2, r4
 80096fe:	eb45 0303 	adc.w	r3, r5, r3
 8009702:	f04f 0000 	mov.w	r0, #0
 8009706:	f04f 0100 	mov.w	r1, #0
 800970a:	00d9      	lsls	r1, r3, #3
 800970c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009710:	00d0      	lsls	r0, r2, #3
 8009712:	4602      	mov	r2, r0
 8009714:	460b      	mov	r3, r1
 8009716:	eb12 0804 	adds.w	r8, r2, r4
 800971a:	eb43 0905 	adc.w	r9, r3, r5
 800971e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009720:	685b      	ldr	r3, [r3, #4]
 8009722:	4618      	mov	r0, r3
 8009724:	f04f 0100 	mov.w	r1, #0
 8009728:	f04f 0200 	mov.w	r2, #0
 800972c:	f04f 0300 	mov.w	r3, #0
 8009730:	008b      	lsls	r3, r1, #2
 8009732:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009736:	0082      	lsls	r2, r0, #2
 8009738:	4640      	mov	r0, r8
 800973a:	4649      	mov	r1, r9
 800973c:	f7f7 f9be 	bl	8000abc <__aeabi_uldivmod>
 8009740:	4602      	mov	r2, r0
 8009742:	460b      	mov	r3, r1
 8009744:	4b49      	ldr	r3, [pc, #292]	; (800986c <UART_SetConfig+0x38c>)
 8009746:	fba3 2302 	umull	r2, r3, r3, r2
 800974a:	095b      	lsrs	r3, r3, #5
 800974c:	011e      	lsls	r6, r3, #4
 800974e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009750:	4618      	mov	r0, r3
 8009752:	f04f 0100 	mov.w	r1, #0
 8009756:	4602      	mov	r2, r0
 8009758:	460b      	mov	r3, r1
 800975a:	1894      	adds	r4, r2, r2
 800975c:	60bc      	str	r4, [r7, #8]
 800975e:	415b      	adcs	r3, r3
 8009760:	60fb      	str	r3, [r7, #12]
 8009762:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009766:	1812      	adds	r2, r2, r0
 8009768:	eb41 0303 	adc.w	r3, r1, r3
 800976c:	f04f 0400 	mov.w	r4, #0
 8009770:	f04f 0500 	mov.w	r5, #0
 8009774:	00dd      	lsls	r5, r3, #3
 8009776:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800977a:	00d4      	lsls	r4, r2, #3
 800977c:	4622      	mov	r2, r4
 800977e:	462b      	mov	r3, r5
 8009780:	1814      	adds	r4, r2, r0
 8009782:	64bc      	str	r4, [r7, #72]	; 0x48
 8009784:	414b      	adcs	r3, r1
 8009786:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009788:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800978a:	685b      	ldr	r3, [r3, #4]
 800978c:	4618      	mov	r0, r3
 800978e:	f04f 0100 	mov.w	r1, #0
 8009792:	f04f 0200 	mov.w	r2, #0
 8009796:	f04f 0300 	mov.w	r3, #0
 800979a:	008b      	lsls	r3, r1, #2
 800979c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80097a0:	0082      	lsls	r2, r0, #2
 80097a2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80097a6:	f7f7 f989 	bl	8000abc <__aeabi_uldivmod>
 80097aa:	4602      	mov	r2, r0
 80097ac:	460b      	mov	r3, r1
 80097ae:	4b2f      	ldr	r3, [pc, #188]	; (800986c <UART_SetConfig+0x38c>)
 80097b0:	fba3 1302 	umull	r1, r3, r3, r2
 80097b4:	095b      	lsrs	r3, r3, #5
 80097b6:	2164      	movs	r1, #100	; 0x64
 80097b8:	fb01 f303 	mul.w	r3, r1, r3
 80097bc:	1ad3      	subs	r3, r2, r3
 80097be:	011b      	lsls	r3, r3, #4
 80097c0:	3332      	adds	r3, #50	; 0x32
 80097c2:	4a2a      	ldr	r2, [pc, #168]	; (800986c <UART_SetConfig+0x38c>)
 80097c4:	fba2 2303 	umull	r2, r3, r2, r3
 80097c8:	095b      	lsrs	r3, r3, #5
 80097ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80097ce:	441e      	add	r6, r3
 80097d0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80097d2:	4618      	mov	r0, r3
 80097d4:	f04f 0100 	mov.w	r1, #0
 80097d8:	4602      	mov	r2, r0
 80097da:	460b      	mov	r3, r1
 80097dc:	1894      	adds	r4, r2, r2
 80097de:	603c      	str	r4, [r7, #0]
 80097e0:	415b      	adcs	r3, r3
 80097e2:	607b      	str	r3, [r7, #4]
 80097e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80097e8:	1812      	adds	r2, r2, r0
 80097ea:	eb41 0303 	adc.w	r3, r1, r3
 80097ee:	f04f 0400 	mov.w	r4, #0
 80097f2:	f04f 0500 	mov.w	r5, #0
 80097f6:	00dd      	lsls	r5, r3, #3
 80097f8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80097fc:	00d4      	lsls	r4, r2, #3
 80097fe:	4622      	mov	r2, r4
 8009800:	462b      	mov	r3, r5
 8009802:	eb12 0a00 	adds.w	sl, r2, r0
 8009806:	eb43 0b01 	adc.w	fp, r3, r1
 800980a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800980c:	685b      	ldr	r3, [r3, #4]
 800980e:	4618      	mov	r0, r3
 8009810:	f04f 0100 	mov.w	r1, #0
 8009814:	f04f 0200 	mov.w	r2, #0
 8009818:	f04f 0300 	mov.w	r3, #0
 800981c:	008b      	lsls	r3, r1, #2
 800981e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009822:	0082      	lsls	r2, r0, #2
 8009824:	4650      	mov	r0, sl
 8009826:	4659      	mov	r1, fp
 8009828:	f7f7 f948 	bl	8000abc <__aeabi_uldivmod>
 800982c:	4602      	mov	r2, r0
 800982e:	460b      	mov	r3, r1
 8009830:	4b0e      	ldr	r3, [pc, #56]	; (800986c <UART_SetConfig+0x38c>)
 8009832:	fba3 1302 	umull	r1, r3, r3, r2
 8009836:	095b      	lsrs	r3, r3, #5
 8009838:	2164      	movs	r1, #100	; 0x64
 800983a:	fb01 f303 	mul.w	r3, r1, r3
 800983e:	1ad3      	subs	r3, r2, r3
 8009840:	011b      	lsls	r3, r3, #4
 8009842:	3332      	adds	r3, #50	; 0x32
 8009844:	4a09      	ldr	r2, [pc, #36]	; (800986c <UART_SetConfig+0x38c>)
 8009846:	fba2 2303 	umull	r2, r3, r2, r3
 800984a:	095b      	lsrs	r3, r3, #5
 800984c:	f003 020f 	and.w	r2, r3, #15
 8009850:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	4432      	add	r2, r6
 8009856:	609a      	str	r2, [r3, #8]
}
 8009858:	bf00      	nop
 800985a:	377c      	adds	r7, #124	; 0x7c
 800985c:	46bd      	mov	sp, r7
 800985e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009862:	bf00      	nop
 8009864:	40011000 	.word	0x40011000
 8009868:	40011400 	.word	0x40011400
 800986c:	51eb851f 	.word	0x51eb851f

08009870 <atoi>:
 8009870:	220a      	movs	r2, #10
 8009872:	2100      	movs	r1, #0
 8009874:	f000 b8f0 	b.w	8009a58 <strtol>

08009878 <__errno>:
 8009878:	4b01      	ldr	r3, [pc, #4]	; (8009880 <__errno+0x8>)
 800987a:	6818      	ldr	r0, [r3, #0]
 800987c:	4770      	bx	lr
 800987e:	bf00      	nop
 8009880:	2000000c 	.word	0x2000000c

08009884 <__libc_init_array>:
 8009884:	b570      	push	{r4, r5, r6, lr}
 8009886:	4d0d      	ldr	r5, [pc, #52]	; (80098bc <__libc_init_array+0x38>)
 8009888:	4c0d      	ldr	r4, [pc, #52]	; (80098c0 <__libc_init_array+0x3c>)
 800988a:	1b64      	subs	r4, r4, r5
 800988c:	10a4      	asrs	r4, r4, #2
 800988e:	2600      	movs	r6, #0
 8009890:	42a6      	cmp	r6, r4
 8009892:	d109      	bne.n	80098a8 <__libc_init_array+0x24>
 8009894:	4d0b      	ldr	r5, [pc, #44]	; (80098c4 <__libc_init_array+0x40>)
 8009896:	4c0c      	ldr	r4, [pc, #48]	; (80098c8 <__libc_init_array+0x44>)
 8009898:	f000 fd38 	bl	800a30c <_init>
 800989c:	1b64      	subs	r4, r4, r5
 800989e:	10a4      	asrs	r4, r4, #2
 80098a0:	2600      	movs	r6, #0
 80098a2:	42a6      	cmp	r6, r4
 80098a4:	d105      	bne.n	80098b2 <__libc_init_array+0x2e>
 80098a6:	bd70      	pop	{r4, r5, r6, pc}
 80098a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80098ac:	4798      	blx	r3
 80098ae:	3601      	adds	r6, #1
 80098b0:	e7ee      	b.n	8009890 <__libc_init_array+0xc>
 80098b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80098b6:	4798      	blx	r3
 80098b8:	3601      	adds	r6, #1
 80098ba:	e7f2      	b.n	80098a2 <__libc_init_array+0x1e>
 80098bc:	0800d160 	.word	0x0800d160
 80098c0:	0800d160 	.word	0x0800d160
 80098c4:	0800d160 	.word	0x0800d160
 80098c8:	0800d164 	.word	0x0800d164

080098cc <__itoa>:
 80098cc:	1e93      	subs	r3, r2, #2
 80098ce:	2b22      	cmp	r3, #34	; 0x22
 80098d0:	b510      	push	{r4, lr}
 80098d2:	460c      	mov	r4, r1
 80098d4:	d904      	bls.n	80098e0 <__itoa+0x14>
 80098d6:	2300      	movs	r3, #0
 80098d8:	700b      	strb	r3, [r1, #0]
 80098da:	461c      	mov	r4, r3
 80098dc:	4620      	mov	r0, r4
 80098de:	bd10      	pop	{r4, pc}
 80098e0:	2a0a      	cmp	r2, #10
 80098e2:	d109      	bne.n	80098f8 <__itoa+0x2c>
 80098e4:	2800      	cmp	r0, #0
 80098e6:	da07      	bge.n	80098f8 <__itoa+0x2c>
 80098e8:	232d      	movs	r3, #45	; 0x2d
 80098ea:	700b      	strb	r3, [r1, #0]
 80098ec:	4240      	negs	r0, r0
 80098ee:	2101      	movs	r1, #1
 80098f0:	4421      	add	r1, r4
 80098f2:	f000 f8bb 	bl	8009a6c <__utoa>
 80098f6:	e7f1      	b.n	80098dc <__itoa+0x10>
 80098f8:	2100      	movs	r1, #0
 80098fa:	e7f9      	b.n	80098f0 <__itoa+0x24>

080098fc <itoa>:
 80098fc:	f7ff bfe6 	b.w	80098cc <__itoa>

08009900 <memset>:
 8009900:	4402      	add	r2, r0
 8009902:	4603      	mov	r3, r0
 8009904:	4293      	cmp	r3, r2
 8009906:	d100      	bne.n	800990a <memset+0xa>
 8009908:	4770      	bx	lr
 800990a:	f803 1b01 	strb.w	r1, [r3], #1
 800990e:	e7f9      	b.n	8009904 <memset+0x4>

08009910 <siprintf>:
 8009910:	b40e      	push	{r1, r2, r3}
 8009912:	b500      	push	{lr}
 8009914:	b09c      	sub	sp, #112	; 0x70
 8009916:	ab1d      	add	r3, sp, #116	; 0x74
 8009918:	9002      	str	r0, [sp, #8]
 800991a:	9006      	str	r0, [sp, #24]
 800991c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009920:	4809      	ldr	r0, [pc, #36]	; (8009948 <siprintf+0x38>)
 8009922:	9107      	str	r1, [sp, #28]
 8009924:	9104      	str	r1, [sp, #16]
 8009926:	4909      	ldr	r1, [pc, #36]	; (800994c <siprintf+0x3c>)
 8009928:	f853 2b04 	ldr.w	r2, [r3], #4
 800992c:	9105      	str	r1, [sp, #20]
 800992e:	6800      	ldr	r0, [r0, #0]
 8009930:	9301      	str	r3, [sp, #4]
 8009932:	a902      	add	r1, sp, #8
 8009934:	f000 f938 	bl	8009ba8 <_svfiprintf_r>
 8009938:	9b02      	ldr	r3, [sp, #8]
 800993a:	2200      	movs	r2, #0
 800993c:	701a      	strb	r2, [r3, #0]
 800993e:	b01c      	add	sp, #112	; 0x70
 8009940:	f85d eb04 	ldr.w	lr, [sp], #4
 8009944:	b003      	add	sp, #12
 8009946:	4770      	bx	lr
 8009948:	2000000c 	.word	0x2000000c
 800994c:	ffff0208 	.word	0xffff0208

08009950 <_strtol_l.isra.0>:
 8009950:	2b01      	cmp	r3, #1
 8009952:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009956:	d001      	beq.n	800995c <_strtol_l.isra.0+0xc>
 8009958:	2b24      	cmp	r3, #36	; 0x24
 800995a:	d906      	bls.n	800996a <_strtol_l.isra.0+0x1a>
 800995c:	f7ff ff8c 	bl	8009878 <__errno>
 8009960:	2316      	movs	r3, #22
 8009962:	6003      	str	r3, [r0, #0]
 8009964:	2000      	movs	r0, #0
 8009966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800996a:	4f3a      	ldr	r7, [pc, #232]	; (8009a54 <_strtol_l.isra.0+0x104>)
 800996c:	468e      	mov	lr, r1
 800996e:	4676      	mov	r6, lr
 8009970:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8009974:	5de5      	ldrb	r5, [r4, r7]
 8009976:	f015 0508 	ands.w	r5, r5, #8
 800997a:	d1f8      	bne.n	800996e <_strtol_l.isra.0+0x1e>
 800997c:	2c2d      	cmp	r4, #45	; 0x2d
 800997e:	d134      	bne.n	80099ea <_strtol_l.isra.0+0x9a>
 8009980:	f89e 4000 	ldrb.w	r4, [lr]
 8009984:	f04f 0801 	mov.w	r8, #1
 8009988:	f106 0e02 	add.w	lr, r6, #2
 800998c:	2b00      	cmp	r3, #0
 800998e:	d05c      	beq.n	8009a4a <_strtol_l.isra.0+0xfa>
 8009990:	2b10      	cmp	r3, #16
 8009992:	d10c      	bne.n	80099ae <_strtol_l.isra.0+0x5e>
 8009994:	2c30      	cmp	r4, #48	; 0x30
 8009996:	d10a      	bne.n	80099ae <_strtol_l.isra.0+0x5e>
 8009998:	f89e 4000 	ldrb.w	r4, [lr]
 800999c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80099a0:	2c58      	cmp	r4, #88	; 0x58
 80099a2:	d14d      	bne.n	8009a40 <_strtol_l.isra.0+0xf0>
 80099a4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80099a8:	2310      	movs	r3, #16
 80099aa:	f10e 0e02 	add.w	lr, lr, #2
 80099ae:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80099b2:	f10c 3cff 	add.w	ip, ip, #4294967295
 80099b6:	2600      	movs	r6, #0
 80099b8:	fbbc f9f3 	udiv	r9, ip, r3
 80099bc:	4635      	mov	r5, r6
 80099be:	fb03 ca19 	mls	sl, r3, r9, ip
 80099c2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80099c6:	2f09      	cmp	r7, #9
 80099c8:	d818      	bhi.n	80099fc <_strtol_l.isra.0+0xac>
 80099ca:	463c      	mov	r4, r7
 80099cc:	42a3      	cmp	r3, r4
 80099ce:	dd24      	ble.n	8009a1a <_strtol_l.isra.0+0xca>
 80099d0:	2e00      	cmp	r6, #0
 80099d2:	db1f      	blt.n	8009a14 <_strtol_l.isra.0+0xc4>
 80099d4:	45a9      	cmp	r9, r5
 80099d6:	d31d      	bcc.n	8009a14 <_strtol_l.isra.0+0xc4>
 80099d8:	d101      	bne.n	80099de <_strtol_l.isra.0+0x8e>
 80099da:	45a2      	cmp	sl, r4
 80099dc:	db1a      	blt.n	8009a14 <_strtol_l.isra.0+0xc4>
 80099de:	fb05 4503 	mla	r5, r5, r3, r4
 80099e2:	2601      	movs	r6, #1
 80099e4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80099e8:	e7eb      	b.n	80099c2 <_strtol_l.isra.0+0x72>
 80099ea:	2c2b      	cmp	r4, #43	; 0x2b
 80099ec:	bf08      	it	eq
 80099ee:	f89e 4000 	ldrbeq.w	r4, [lr]
 80099f2:	46a8      	mov	r8, r5
 80099f4:	bf08      	it	eq
 80099f6:	f106 0e02 	addeq.w	lr, r6, #2
 80099fa:	e7c7      	b.n	800998c <_strtol_l.isra.0+0x3c>
 80099fc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8009a00:	2f19      	cmp	r7, #25
 8009a02:	d801      	bhi.n	8009a08 <_strtol_l.isra.0+0xb8>
 8009a04:	3c37      	subs	r4, #55	; 0x37
 8009a06:	e7e1      	b.n	80099cc <_strtol_l.isra.0+0x7c>
 8009a08:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8009a0c:	2f19      	cmp	r7, #25
 8009a0e:	d804      	bhi.n	8009a1a <_strtol_l.isra.0+0xca>
 8009a10:	3c57      	subs	r4, #87	; 0x57
 8009a12:	e7db      	b.n	80099cc <_strtol_l.isra.0+0x7c>
 8009a14:	f04f 36ff 	mov.w	r6, #4294967295
 8009a18:	e7e4      	b.n	80099e4 <_strtol_l.isra.0+0x94>
 8009a1a:	2e00      	cmp	r6, #0
 8009a1c:	da05      	bge.n	8009a2a <_strtol_l.isra.0+0xda>
 8009a1e:	2322      	movs	r3, #34	; 0x22
 8009a20:	6003      	str	r3, [r0, #0]
 8009a22:	4665      	mov	r5, ip
 8009a24:	b942      	cbnz	r2, 8009a38 <_strtol_l.isra.0+0xe8>
 8009a26:	4628      	mov	r0, r5
 8009a28:	e79d      	b.n	8009966 <_strtol_l.isra.0+0x16>
 8009a2a:	f1b8 0f00 	cmp.w	r8, #0
 8009a2e:	d000      	beq.n	8009a32 <_strtol_l.isra.0+0xe2>
 8009a30:	426d      	negs	r5, r5
 8009a32:	2a00      	cmp	r2, #0
 8009a34:	d0f7      	beq.n	8009a26 <_strtol_l.isra.0+0xd6>
 8009a36:	b10e      	cbz	r6, 8009a3c <_strtol_l.isra.0+0xec>
 8009a38:	f10e 31ff 	add.w	r1, lr, #4294967295
 8009a3c:	6011      	str	r1, [r2, #0]
 8009a3e:	e7f2      	b.n	8009a26 <_strtol_l.isra.0+0xd6>
 8009a40:	2430      	movs	r4, #48	; 0x30
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d1b3      	bne.n	80099ae <_strtol_l.isra.0+0x5e>
 8009a46:	2308      	movs	r3, #8
 8009a48:	e7b1      	b.n	80099ae <_strtol_l.isra.0+0x5e>
 8009a4a:	2c30      	cmp	r4, #48	; 0x30
 8009a4c:	d0a4      	beq.n	8009998 <_strtol_l.isra.0+0x48>
 8009a4e:	230a      	movs	r3, #10
 8009a50:	e7ad      	b.n	80099ae <_strtol_l.isra.0+0x5e>
 8009a52:	bf00      	nop
 8009a54:	0800d022 	.word	0x0800d022

08009a58 <strtol>:
 8009a58:	4613      	mov	r3, r2
 8009a5a:	460a      	mov	r2, r1
 8009a5c:	4601      	mov	r1, r0
 8009a5e:	4802      	ldr	r0, [pc, #8]	; (8009a68 <strtol+0x10>)
 8009a60:	6800      	ldr	r0, [r0, #0]
 8009a62:	f7ff bf75 	b.w	8009950 <_strtol_l.isra.0>
 8009a66:	bf00      	nop
 8009a68:	2000000c 	.word	0x2000000c

08009a6c <__utoa>:
 8009a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a6e:	4c1f      	ldr	r4, [pc, #124]	; (8009aec <__utoa+0x80>)
 8009a70:	b08b      	sub	sp, #44	; 0x2c
 8009a72:	4605      	mov	r5, r0
 8009a74:	460b      	mov	r3, r1
 8009a76:	466e      	mov	r6, sp
 8009a78:	f104 0c20 	add.w	ip, r4, #32
 8009a7c:	6820      	ldr	r0, [r4, #0]
 8009a7e:	6861      	ldr	r1, [r4, #4]
 8009a80:	4637      	mov	r7, r6
 8009a82:	c703      	stmia	r7!, {r0, r1}
 8009a84:	3408      	adds	r4, #8
 8009a86:	4564      	cmp	r4, ip
 8009a88:	463e      	mov	r6, r7
 8009a8a:	d1f7      	bne.n	8009a7c <__utoa+0x10>
 8009a8c:	7921      	ldrb	r1, [r4, #4]
 8009a8e:	7139      	strb	r1, [r7, #4]
 8009a90:	1e91      	subs	r1, r2, #2
 8009a92:	6820      	ldr	r0, [r4, #0]
 8009a94:	6038      	str	r0, [r7, #0]
 8009a96:	2922      	cmp	r1, #34	; 0x22
 8009a98:	f04f 0100 	mov.w	r1, #0
 8009a9c:	d904      	bls.n	8009aa8 <__utoa+0x3c>
 8009a9e:	7019      	strb	r1, [r3, #0]
 8009aa0:	460b      	mov	r3, r1
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	b00b      	add	sp, #44	; 0x2c
 8009aa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009aa8:	1e58      	subs	r0, r3, #1
 8009aaa:	4684      	mov	ip, r0
 8009aac:	fbb5 f7f2 	udiv	r7, r5, r2
 8009ab0:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8009ab4:	fb02 5617 	mls	r6, r2, r7, r5
 8009ab8:	4476      	add	r6, lr
 8009aba:	460c      	mov	r4, r1
 8009abc:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8009ac0:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8009ac4:	462e      	mov	r6, r5
 8009ac6:	42b2      	cmp	r2, r6
 8009ac8:	f101 0101 	add.w	r1, r1, #1
 8009acc:	463d      	mov	r5, r7
 8009ace:	d9ed      	bls.n	8009aac <__utoa+0x40>
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	545a      	strb	r2, [r3, r1]
 8009ad4:	1919      	adds	r1, r3, r4
 8009ad6:	1aa5      	subs	r5, r4, r2
 8009ad8:	42aa      	cmp	r2, r5
 8009ada:	dae2      	bge.n	8009aa2 <__utoa+0x36>
 8009adc:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8009ae0:	780e      	ldrb	r6, [r1, #0]
 8009ae2:	7006      	strb	r6, [r0, #0]
 8009ae4:	3201      	adds	r2, #1
 8009ae6:	f801 5901 	strb.w	r5, [r1], #-1
 8009aea:	e7f4      	b.n	8009ad6 <__utoa+0x6a>
 8009aec:	0800cffc 	.word	0x0800cffc

08009af0 <__ssputs_r>:
 8009af0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009af4:	688e      	ldr	r6, [r1, #8]
 8009af6:	429e      	cmp	r6, r3
 8009af8:	4682      	mov	sl, r0
 8009afa:	460c      	mov	r4, r1
 8009afc:	4690      	mov	r8, r2
 8009afe:	461f      	mov	r7, r3
 8009b00:	d838      	bhi.n	8009b74 <__ssputs_r+0x84>
 8009b02:	898a      	ldrh	r2, [r1, #12]
 8009b04:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009b08:	d032      	beq.n	8009b70 <__ssputs_r+0x80>
 8009b0a:	6825      	ldr	r5, [r4, #0]
 8009b0c:	6909      	ldr	r1, [r1, #16]
 8009b0e:	eba5 0901 	sub.w	r9, r5, r1
 8009b12:	6965      	ldr	r5, [r4, #20]
 8009b14:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009b18:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009b1c:	3301      	adds	r3, #1
 8009b1e:	444b      	add	r3, r9
 8009b20:	106d      	asrs	r5, r5, #1
 8009b22:	429d      	cmp	r5, r3
 8009b24:	bf38      	it	cc
 8009b26:	461d      	movcc	r5, r3
 8009b28:	0553      	lsls	r3, r2, #21
 8009b2a:	d531      	bpl.n	8009b90 <__ssputs_r+0xa0>
 8009b2c:	4629      	mov	r1, r5
 8009b2e:	f000 fb47 	bl	800a1c0 <_malloc_r>
 8009b32:	4606      	mov	r6, r0
 8009b34:	b950      	cbnz	r0, 8009b4c <__ssputs_r+0x5c>
 8009b36:	230c      	movs	r3, #12
 8009b38:	f8ca 3000 	str.w	r3, [sl]
 8009b3c:	89a3      	ldrh	r3, [r4, #12]
 8009b3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b42:	81a3      	strh	r3, [r4, #12]
 8009b44:	f04f 30ff 	mov.w	r0, #4294967295
 8009b48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b4c:	6921      	ldr	r1, [r4, #16]
 8009b4e:	464a      	mov	r2, r9
 8009b50:	f000 fabe 	bl	800a0d0 <memcpy>
 8009b54:	89a3      	ldrh	r3, [r4, #12]
 8009b56:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009b5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b5e:	81a3      	strh	r3, [r4, #12]
 8009b60:	6126      	str	r6, [r4, #16]
 8009b62:	6165      	str	r5, [r4, #20]
 8009b64:	444e      	add	r6, r9
 8009b66:	eba5 0509 	sub.w	r5, r5, r9
 8009b6a:	6026      	str	r6, [r4, #0]
 8009b6c:	60a5      	str	r5, [r4, #8]
 8009b6e:	463e      	mov	r6, r7
 8009b70:	42be      	cmp	r6, r7
 8009b72:	d900      	bls.n	8009b76 <__ssputs_r+0x86>
 8009b74:	463e      	mov	r6, r7
 8009b76:	4632      	mov	r2, r6
 8009b78:	6820      	ldr	r0, [r4, #0]
 8009b7a:	4641      	mov	r1, r8
 8009b7c:	f000 fab6 	bl	800a0ec <memmove>
 8009b80:	68a3      	ldr	r3, [r4, #8]
 8009b82:	6822      	ldr	r2, [r4, #0]
 8009b84:	1b9b      	subs	r3, r3, r6
 8009b86:	4432      	add	r2, r6
 8009b88:	60a3      	str	r3, [r4, #8]
 8009b8a:	6022      	str	r2, [r4, #0]
 8009b8c:	2000      	movs	r0, #0
 8009b8e:	e7db      	b.n	8009b48 <__ssputs_r+0x58>
 8009b90:	462a      	mov	r2, r5
 8009b92:	f000 fb6f 	bl	800a274 <_realloc_r>
 8009b96:	4606      	mov	r6, r0
 8009b98:	2800      	cmp	r0, #0
 8009b9a:	d1e1      	bne.n	8009b60 <__ssputs_r+0x70>
 8009b9c:	6921      	ldr	r1, [r4, #16]
 8009b9e:	4650      	mov	r0, sl
 8009ba0:	f000 fabe 	bl	800a120 <_free_r>
 8009ba4:	e7c7      	b.n	8009b36 <__ssputs_r+0x46>
	...

08009ba8 <_svfiprintf_r>:
 8009ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bac:	4698      	mov	r8, r3
 8009bae:	898b      	ldrh	r3, [r1, #12]
 8009bb0:	061b      	lsls	r3, r3, #24
 8009bb2:	b09d      	sub	sp, #116	; 0x74
 8009bb4:	4607      	mov	r7, r0
 8009bb6:	460d      	mov	r5, r1
 8009bb8:	4614      	mov	r4, r2
 8009bba:	d50e      	bpl.n	8009bda <_svfiprintf_r+0x32>
 8009bbc:	690b      	ldr	r3, [r1, #16]
 8009bbe:	b963      	cbnz	r3, 8009bda <_svfiprintf_r+0x32>
 8009bc0:	2140      	movs	r1, #64	; 0x40
 8009bc2:	f000 fafd 	bl	800a1c0 <_malloc_r>
 8009bc6:	6028      	str	r0, [r5, #0]
 8009bc8:	6128      	str	r0, [r5, #16]
 8009bca:	b920      	cbnz	r0, 8009bd6 <_svfiprintf_r+0x2e>
 8009bcc:	230c      	movs	r3, #12
 8009bce:	603b      	str	r3, [r7, #0]
 8009bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8009bd4:	e0d1      	b.n	8009d7a <_svfiprintf_r+0x1d2>
 8009bd6:	2340      	movs	r3, #64	; 0x40
 8009bd8:	616b      	str	r3, [r5, #20]
 8009bda:	2300      	movs	r3, #0
 8009bdc:	9309      	str	r3, [sp, #36]	; 0x24
 8009bde:	2320      	movs	r3, #32
 8009be0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009be4:	f8cd 800c 	str.w	r8, [sp, #12]
 8009be8:	2330      	movs	r3, #48	; 0x30
 8009bea:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009d94 <_svfiprintf_r+0x1ec>
 8009bee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009bf2:	f04f 0901 	mov.w	r9, #1
 8009bf6:	4623      	mov	r3, r4
 8009bf8:	469a      	mov	sl, r3
 8009bfa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009bfe:	b10a      	cbz	r2, 8009c04 <_svfiprintf_r+0x5c>
 8009c00:	2a25      	cmp	r2, #37	; 0x25
 8009c02:	d1f9      	bne.n	8009bf8 <_svfiprintf_r+0x50>
 8009c04:	ebba 0b04 	subs.w	fp, sl, r4
 8009c08:	d00b      	beq.n	8009c22 <_svfiprintf_r+0x7a>
 8009c0a:	465b      	mov	r3, fp
 8009c0c:	4622      	mov	r2, r4
 8009c0e:	4629      	mov	r1, r5
 8009c10:	4638      	mov	r0, r7
 8009c12:	f7ff ff6d 	bl	8009af0 <__ssputs_r>
 8009c16:	3001      	adds	r0, #1
 8009c18:	f000 80aa 	beq.w	8009d70 <_svfiprintf_r+0x1c8>
 8009c1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c1e:	445a      	add	r2, fp
 8009c20:	9209      	str	r2, [sp, #36]	; 0x24
 8009c22:	f89a 3000 	ldrb.w	r3, [sl]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	f000 80a2 	beq.w	8009d70 <_svfiprintf_r+0x1c8>
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	f04f 32ff 	mov.w	r2, #4294967295
 8009c32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c36:	f10a 0a01 	add.w	sl, sl, #1
 8009c3a:	9304      	str	r3, [sp, #16]
 8009c3c:	9307      	str	r3, [sp, #28]
 8009c3e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009c42:	931a      	str	r3, [sp, #104]	; 0x68
 8009c44:	4654      	mov	r4, sl
 8009c46:	2205      	movs	r2, #5
 8009c48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c4c:	4851      	ldr	r0, [pc, #324]	; (8009d94 <_svfiprintf_r+0x1ec>)
 8009c4e:	f7f6 fac7 	bl	80001e0 <memchr>
 8009c52:	9a04      	ldr	r2, [sp, #16]
 8009c54:	b9d8      	cbnz	r0, 8009c8e <_svfiprintf_r+0xe6>
 8009c56:	06d0      	lsls	r0, r2, #27
 8009c58:	bf44      	itt	mi
 8009c5a:	2320      	movmi	r3, #32
 8009c5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c60:	0711      	lsls	r1, r2, #28
 8009c62:	bf44      	itt	mi
 8009c64:	232b      	movmi	r3, #43	; 0x2b
 8009c66:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c6a:	f89a 3000 	ldrb.w	r3, [sl]
 8009c6e:	2b2a      	cmp	r3, #42	; 0x2a
 8009c70:	d015      	beq.n	8009c9e <_svfiprintf_r+0xf6>
 8009c72:	9a07      	ldr	r2, [sp, #28]
 8009c74:	4654      	mov	r4, sl
 8009c76:	2000      	movs	r0, #0
 8009c78:	f04f 0c0a 	mov.w	ip, #10
 8009c7c:	4621      	mov	r1, r4
 8009c7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c82:	3b30      	subs	r3, #48	; 0x30
 8009c84:	2b09      	cmp	r3, #9
 8009c86:	d94e      	bls.n	8009d26 <_svfiprintf_r+0x17e>
 8009c88:	b1b0      	cbz	r0, 8009cb8 <_svfiprintf_r+0x110>
 8009c8a:	9207      	str	r2, [sp, #28]
 8009c8c:	e014      	b.n	8009cb8 <_svfiprintf_r+0x110>
 8009c8e:	eba0 0308 	sub.w	r3, r0, r8
 8009c92:	fa09 f303 	lsl.w	r3, r9, r3
 8009c96:	4313      	orrs	r3, r2
 8009c98:	9304      	str	r3, [sp, #16]
 8009c9a:	46a2      	mov	sl, r4
 8009c9c:	e7d2      	b.n	8009c44 <_svfiprintf_r+0x9c>
 8009c9e:	9b03      	ldr	r3, [sp, #12]
 8009ca0:	1d19      	adds	r1, r3, #4
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	9103      	str	r1, [sp, #12]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	bfbb      	ittet	lt
 8009caa:	425b      	neglt	r3, r3
 8009cac:	f042 0202 	orrlt.w	r2, r2, #2
 8009cb0:	9307      	strge	r3, [sp, #28]
 8009cb2:	9307      	strlt	r3, [sp, #28]
 8009cb4:	bfb8      	it	lt
 8009cb6:	9204      	strlt	r2, [sp, #16]
 8009cb8:	7823      	ldrb	r3, [r4, #0]
 8009cba:	2b2e      	cmp	r3, #46	; 0x2e
 8009cbc:	d10c      	bne.n	8009cd8 <_svfiprintf_r+0x130>
 8009cbe:	7863      	ldrb	r3, [r4, #1]
 8009cc0:	2b2a      	cmp	r3, #42	; 0x2a
 8009cc2:	d135      	bne.n	8009d30 <_svfiprintf_r+0x188>
 8009cc4:	9b03      	ldr	r3, [sp, #12]
 8009cc6:	1d1a      	adds	r2, r3, #4
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	9203      	str	r2, [sp, #12]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	bfb8      	it	lt
 8009cd0:	f04f 33ff 	movlt.w	r3, #4294967295
 8009cd4:	3402      	adds	r4, #2
 8009cd6:	9305      	str	r3, [sp, #20]
 8009cd8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009da4 <_svfiprintf_r+0x1fc>
 8009cdc:	7821      	ldrb	r1, [r4, #0]
 8009cde:	2203      	movs	r2, #3
 8009ce0:	4650      	mov	r0, sl
 8009ce2:	f7f6 fa7d 	bl	80001e0 <memchr>
 8009ce6:	b140      	cbz	r0, 8009cfa <_svfiprintf_r+0x152>
 8009ce8:	2340      	movs	r3, #64	; 0x40
 8009cea:	eba0 000a 	sub.w	r0, r0, sl
 8009cee:	fa03 f000 	lsl.w	r0, r3, r0
 8009cf2:	9b04      	ldr	r3, [sp, #16]
 8009cf4:	4303      	orrs	r3, r0
 8009cf6:	3401      	adds	r4, #1
 8009cf8:	9304      	str	r3, [sp, #16]
 8009cfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cfe:	4826      	ldr	r0, [pc, #152]	; (8009d98 <_svfiprintf_r+0x1f0>)
 8009d00:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009d04:	2206      	movs	r2, #6
 8009d06:	f7f6 fa6b 	bl	80001e0 <memchr>
 8009d0a:	2800      	cmp	r0, #0
 8009d0c:	d038      	beq.n	8009d80 <_svfiprintf_r+0x1d8>
 8009d0e:	4b23      	ldr	r3, [pc, #140]	; (8009d9c <_svfiprintf_r+0x1f4>)
 8009d10:	bb1b      	cbnz	r3, 8009d5a <_svfiprintf_r+0x1b2>
 8009d12:	9b03      	ldr	r3, [sp, #12]
 8009d14:	3307      	adds	r3, #7
 8009d16:	f023 0307 	bic.w	r3, r3, #7
 8009d1a:	3308      	adds	r3, #8
 8009d1c:	9303      	str	r3, [sp, #12]
 8009d1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d20:	4433      	add	r3, r6
 8009d22:	9309      	str	r3, [sp, #36]	; 0x24
 8009d24:	e767      	b.n	8009bf6 <_svfiprintf_r+0x4e>
 8009d26:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d2a:	460c      	mov	r4, r1
 8009d2c:	2001      	movs	r0, #1
 8009d2e:	e7a5      	b.n	8009c7c <_svfiprintf_r+0xd4>
 8009d30:	2300      	movs	r3, #0
 8009d32:	3401      	adds	r4, #1
 8009d34:	9305      	str	r3, [sp, #20]
 8009d36:	4619      	mov	r1, r3
 8009d38:	f04f 0c0a 	mov.w	ip, #10
 8009d3c:	4620      	mov	r0, r4
 8009d3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d42:	3a30      	subs	r2, #48	; 0x30
 8009d44:	2a09      	cmp	r2, #9
 8009d46:	d903      	bls.n	8009d50 <_svfiprintf_r+0x1a8>
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d0c5      	beq.n	8009cd8 <_svfiprintf_r+0x130>
 8009d4c:	9105      	str	r1, [sp, #20]
 8009d4e:	e7c3      	b.n	8009cd8 <_svfiprintf_r+0x130>
 8009d50:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d54:	4604      	mov	r4, r0
 8009d56:	2301      	movs	r3, #1
 8009d58:	e7f0      	b.n	8009d3c <_svfiprintf_r+0x194>
 8009d5a:	ab03      	add	r3, sp, #12
 8009d5c:	9300      	str	r3, [sp, #0]
 8009d5e:	462a      	mov	r2, r5
 8009d60:	4b0f      	ldr	r3, [pc, #60]	; (8009da0 <_svfiprintf_r+0x1f8>)
 8009d62:	a904      	add	r1, sp, #16
 8009d64:	4638      	mov	r0, r7
 8009d66:	f3af 8000 	nop.w
 8009d6a:	1c42      	adds	r2, r0, #1
 8009d6c:	4606      	mov	r6, r0
 8009d6e:	d1d6      	bne.n	8009d1e <_svfiprintf_r+0x176>
 8009d70:	89ab      	ldrh	r3, [r5, #12]
 8009d72:	065b      	lsls	r3, r3, #25
 8009d74:	f53f af2c 	bmi.w	8009bd0 <_svfiprintf_r+0x28>
 8009d78:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009d7a:	b01d      	add	sp, #116	; 0x74
 8009d7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d80:	ab03      	add	r3, sp, #12
 8009d82:	9300      	str	r3, [sp, #0]
 8009d84:	462a      	mov	r2, r5
 8009d86:	4b06      	ldr	r3, [pc, #24]	; (8009da0 <_svfiprintf_r+0x1f8>)
 8009d88:	a904      	add	r1, sp, #16
 8009d8a:	4638      	mov	r0, r7
 8009d8c:	f000 f87a 	bl	8009e84 <_printf_i>
 8009d90:	e7eb      	b.n	8009d6a <_svfiprintf_r+0x1c2>
 8009d92:	bf00      	nop
 8009d94:	0800d122 	.word	0x0800d122
 8009d98:	0800d12c 	.word	0x0800d12c
 8009d9c:	00000000 	.word	0x00000000
 8009da0:	08009af1 	.word	0x08009af1
 8009da4:	0800d128 	.word	0x0800d128

08009da8 <_printf_common>:
 8009da8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009dac:	4616      	mov	r6, r2
 8009dae:	4699      	mov	r9, r3
 8009db0:	688a      	ldr	r2, [r1, #8]
 8009db2:	690b      	ldr	r3, [r1, #16]
 8009db4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009db8:	4293      	cmp	r3, r2
 8009dba:	bfb8      	it	lt
 8009dbc:	4613      	movlt	r3, r2
 8009dbe:	6033      	str	r3, [r6, #0]
 8009dc0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009dc4:	4607      	mov	r7, r0
 8009dc6:	460c      	mov	r4, r1
 8009dc8:	b10a      	cbz	r2, 8009dce <_printf_common+0x26>
 8009dca:	3301      	adds	r3, #1
 8009dcc:	6033      	str	r3, [r6, #0]
 8009dce:	6823      	ldr	r3, [r4, #0]
 8009dd0:	0699      	lsls	r1, r3, #26
 8009dd2:	bf42      	ittt	mi
 8009dd4:	6833      	ldrmi	r3, [r6, #0]
 8009dd6:	3302      	addmi	r3, #2
 8009dd8:	6033      	strmi	r3, [r6, #0]
 8009dda:	6825      	ldr	r5, [r4, #0]
 8009ddc:	f015 0506 	ands.w	r5, r5, #6
 8009de0:	d106      	bne.n	8009df0 <_printf_common+0x48>
 8009de2:	f104 0a19 	add.w	sl, r4, #25
 8009de6:	68e3      	ldr	r3, [r4, #12]
 8009de8:	6832      	ldr	r2, [r6, #0]
 8009dea:	1a9b      	subs	r3, r3, r2
 8009dec:	42ab      	cmp	r3, r5
 8009dee:	dc26      	bgt.n	8009e3e <_printf_common+0x96>
 8009df0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009df4:	1e13      	subs	r3, r2, #0
 8009df6:	6822      	ldr	r2, [r4, #0]
 8009df8:	bf18      	it	ne
 8009dfa:	2301      	movne	r3, #1
 8009dfc:	0692      	lsls	r2, r2, #26
 8009dfe:	d42b      	bmi.n	8009e58 <_printf_common+0xb0>
 8009e00:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009e04:	4649      	mov	r1, r9
 8009e06:	4638      	mov	r0, r7
 8009e08:	47c0      	blx	r8
 8009e0a:	3001      	adds	r0, #1
 8009e0c:	d01e      	beq.n	8009e4c <_printf_common+0xa4>
 8009e0e:	6823      	ldr	r3, [r4, #0]
 8009e10:	68e5      	ldr	r5, [r4, #12]
 8009e12:	6832      	ldr	r2, [r6, #0]
 8009e14:	f003 0306 	and.w	r3, r3, #6
 8009e18:	2b04      	cmp	r3, #4
 8009e1a:	bf08      	it	eq
 8009e1c:	1aad      	subeq	r5, r5, r2
 8009e1e:	68a3      	ldr	r3, [r4, #8]
 8009e20:	6922      	ldr	r2, [r4, #16]
 8009e22:	bf0c      	ite	eq
 8009e24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e28:	2500      	movne	r5, #0
 8009e2a:	4293      	cmp	r3, r2
 8009e2c:	bfc4      	itt	gt
 8009e2e:	1a9b      	subgt	r3, r3, r2
 8009e30:	18ed      	addgt	r5, r5, r3
 8009e32:	2600      	movs	r6, #0
 8009e34:	341a      	adds	r4, #26
 8009e36:	42b5      	cmp	r5, r6
 8009e38:	d11a      	bne.n	8009e70 <_printf_common+0xc8>
 8009e3a:	2000      	movs	r0, #0
 8009e3c:	e008      	b.n	8009e50 <_printf_common+0xa8>
 8009e3e:	2301      	movs	r3, #1
 8009e40:	4652      	mov	r2, sl
 8009e42:	4649      	mov	r1, r9
 8009e44:	4638      	mov	r0, r7
 8009e46:	47c0      	blx	r8
 8009e48:	3001      	adds	r0, #1
 8009e4a:	d103      	bne.n	8009e54 <_printf_common+0xac>
 8009e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e54:	3501      	adds	r5, #1
 8009e56:	e7c6      	b.n	8009de6 <_printf_common+0x3e>
 8009e58:	18e1      	adds	r1, r4, r3
 8009e5a:	1c5a      	adds	r2, r3, #1
 8009e5c:	2030      	movs	r0, #48	; 0x30
 8009e5e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009e62:	4422      	add	r2, r4
 8009e64:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009e68:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009e6c:	3302      	adds	r3, #2
 8009e6e:	e7c7      	b.n	8009e00 <_printf_common+0x58>
 8009e70:	2301      	movs	r3, #1
 8009e72:	4622      	mov	r2, r4
 8009e74:	4649      	mov	r1, r9
 8009e76:	4638      	mov	r0, r7
 8009e78:	47c0      	blx	r8
 8009e7a:	3001      	adds	r0, #1
 8009e7c:	d0e6      	beq.n	8009e4c <_printf_common+0xa4>
 8009e7e:	3601      	adds	r6, #1
 8009e80:	e7d9      	b.n	8009e36 <_printf_common+0x8e>
	...

08009e84 <_printf_i>:
 8009e84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e88:	460c      	mov	r4, r1
 8009e8a:	4691      	mov	r9, r2
 8009e8c:	7e27      	ldrb	r7, [r4, #24]
 8009e8e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009e90:	2f78      	cmp	r7, #120	; 0x78
 8009e92:	4680      	mov	r8, r0
 8009e94:	469a      	mov	sl, r3
 8009e96:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009e9a:	d807      	bhi.n	8009eac <_printf_i+0x28>
 8009e9c:	2f62      	cmp	r7, #98	; 0x62
 8009e9e:	d80a      	bhi.n	8009eb6 <_printf_i+0x32>
 8009ea0:	2f00      	cmp	r7, #0
 8009ea2:	f000 80d8 	beq.w	800a056 <_printf_i+0x1d2>
 8009ea6:	2f58      	cmp	r7, #88	; 0x58
 8009ea8:	f000 80a3 	beq.w	8009ff2 <_printf_i+0x16e>
 8009eac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009eb0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009eb4:	e03a      	b.n	8009f2c <_printf_i+0xa8>
 8009eb6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009eba:	2b15      	cmp	r3, #21
 8009ebc:	d8f6      	bhi.n	8009eac <_printf_i+0x28>
 8009ebe:	a001      	add	r0, pc, #4	; (adr r0, 8009ec4 <_printf_i+0x40>)
 8009ec0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009ec4:	08009f1d 	.word	0x08009f1d
 8009ec8:	08009f31 	.word	0x08009f31
 8009ecc:	08009ead 	.word	0x08009ead
 8009ed0:	08009ead 	.word	0x08009ead
 8009ed4:	08009ead 	.word	0x08009ead
 8009ed8:	08009ead 	.word	0x08009ead
 8009edc:	08009f31 	.word	0x08009f31
 8009ee0:	08009ead 	.word	0x08009ead
 8009ee4:	08009ead 	.word	0x08009ead
 8009ee8:	08009ead 	.word	0x08009ead
 8009eec:	08009ead 	.word	0x08009ead
 8009ef0:	0800a03d 	.word	0x0800a03d
 8009ef4:	08009f61 	.word	0x08009f61
 8009ef8:	0800a01f 	.word	0x0800a01f
 8009efc:	08009ead 	.word	0x08009ead
 8009f00:	08009ead 	.word	0x08009ead
 8009f04:	0800a05f 	.word	0x0800a05f
 8009f08:	08009ead 	.word	0x08009ead
 8009f0c:	08009f61 	.word	0x08009f61
 8009f10:	08009ead 	.word	0x08009ead
 8009f14:	08009ead 	.word	0x08009ead
 8009f18:	0800a027 	.word	0x0800a027
 8009f1c:	680b      	ldr	r3, [r1, #0]
 8009f1e:	1d1a      	adds	r2, r3, #4
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	600a      	str	r2, [r1, #0]
 8009f24:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009f28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009f2c:	2301      	movs	r3, #1
 8009f2e:	e0a3      	b.n	800a078 <_printf_i+0x1f4>
 8009f30:	6825      	ldr	r5, [r4, #0]
 8009f32:	6808      	ldr	r0, [r1, #0]
 8009f34:	062e      	lsls	r6, r5, #24
 8009f36:	f100 0304 	add.w	r3, r0, #4
 8009f3a:	d50a      	bpl.n	8009f52 <_printf_i+0xce>
 8009f3c:	6805      	ldr	r5, [r0, #0]
 8009f3e:	600b      	str	r3, [r1, #0]
 8009f40:	2d00      	cmp	r5, #0
 8009f42:	da03      	bge.n	8009f4c <_printf_i+0xc8>
 8009f44:	232d      	movs	r3, #45	; 0x2d
 8009f46:	426d      	negs	r5, r5
 8009f48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f4c:	485e      	ldr	r0, [pc, #376]	; (800a0c8 <_printf_i+0x244>)
 8009f4e:	230a      	movs	r3, #10
 8009f50:	e019      	b.n	8009f86 <_printf_i+0x102>
 8009f52:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009f56:	6805      	ldr	r5, [r0, #0]
 8009f58:	600b      	str	r3, [r1, #0]
 8009f5a:	bf18      	it	ne
 8009f5c:	b22d      	sxthne	r5, r5
 8009f5e:	e7ef      	b.n	8009f40 <_printf_i+0xbc>
 8009f60:	680b      	ldr	r3, [r1, #0]
 8009f62:	6825      	ldr	r5, [r4, #0]
 8009f64:	1d18      	adds	r0, r3, #4
 8009f66:	6008      	str	r0, [r1, #0]
 8009f68:	0628      	lsls	r0, r5, #24
 8009f6a:	d501      	bpl.n	8009f70 <_printf_i+0xec>
 8009f6c:	681d      	ldr	r5, [r3, #0]
 8009f6e:	e002      	b.n	8009f76 <_printf_i+0xf2>
 8009f70:	0669      	lsls	r1, r5, #25
 8009f72:	d5fb      	bpl.n	8009f6c <_printf_i+0xe8>
 8009f74:	881d      	ldrh	r5, [r3, #0]
 8009f76:	4854      	ldr	r0, [pc, #336]	; (800a0c8 <_printf_i+0x244>)
 8009f78:	2f6f      	cmp	r7, #111	; 0x6f
 8009f7a:	bf0c      	ite	eq
 8009f7c:	2308      	moveq	r3, #8
 8009f7e:	230a      	movne	r3, #10
 8009f80:	2100      	movs	r1, #0
 8009f82:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009f86:	6866      	ldr	r6, [r4, #4]
 8009f88:	60a6      	str	r6, [r4, #8]
 8009f8a:	2e00      	cmp	r6, #0
 8009f8c:	bfa2      	ittt	ge
 8009f8e:	6821      	ldrge	r1, [r4, #0]
 8009f90:	f021 0104 	bicge.w	r1, r1, #4
 8009f94:	6021      	strge	r1, [r4, #0]
 8009f96:	b90d      	cbnz	r5, 8009f9c <_printf_i+0x118>
 8009f98:	2e00      	cmp	r6, #0
 8009f9a:	d04d      	beq.n	800a038 <_printf_i+0x1b4>
 8009f9c:	4616      	mov	r6, r2
 8009f9e:	fbb5 f1f3 	udiv	r1, r5, r3
 8009fa2:	fb03 5711 	mls	r7, r3, r1, r5
 8009fa6:	5dc7      	ldrb	r7, [r0, r7]
 8009fa8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009fac:	462f      	mov	r7, r5
 8009fae:	42bb      	cmp	r3, r7
 8009fb0:	460d      	mov	r5, r1
 8009fb2:	d9f4      	bls.n	8009f9e <_printf_i+0x11a>
 8009fb4:	2b08      	cmp	r3, #8
 8009fb6:	d10b      	bne.n	8009fd0 <_printf_i+0x14c>
 8009fb8:	6823      	ldr	r3, [r4, #0]
 8009fba:	07df      	lsls	r7, r3, #31
 8009fbc:	d508      	bpl.n	8009fd0 <_printf_i+0x14c>
 8009fbe:	6923      	ldr	r3, [r4, #16]
 8009fc0:	6861      	ldr	r1, [r4, #4]
 8009fc2:	4299      	cmp	r1, r3
 8009fc4:	bfde      	ittt	le
 8009fc6:	2330      	movle	r3, #48	; 0x30
 8009fc8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009fcc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009fd0:	1b92      	subs	r2, r2, r6
 8009fd2:	6122      	str	r2, [r4, #16]
 8009fd4:	f8cd a000 	str.w	sl, [sp]
 8009fd8:	464b      	mov	r3, r9
 8009fda:	aa03      	add	r2, sp, #12
 8009fdc:	4621      	mov	r1, r4
 8009fde:	4640      	mov	r0, r8
 8009fe0:	f7ff fee2 	bl	8009da8 <_printf_common>
 8009fe4:	3001      	adds	r0, #1
 8009fe6:	d14c      	bne.n	800a082 <_printf_i+0x1fe>
 8009fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8009fec:	b004      	add	sp, #16
 8009fee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ff2:	4835      	ldr	r0, [pc, #212]	; (800a0c8 <_printf_i+0x244>)
 8009ff4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009ff8:	6823      	ldr	r3, [r4, #0]
 8009ffa:	680e      	ldr	r6, [r1, #0]
 8009ffc:	061f      	lsls	r7, r3, #24
 8009ffe:	f856 5b04 	ldr.w	r5, [r6], #4
 800a002:	600e      	str	r6, [r1, #0]
 800a004:	d514      	bpl.n	800a030 <_printf_i+0x1ac>
 800a006:	07d9      	lsls	r1, r3, #31
 800a008:	bf44      	itt	mi
 800a00a:	f043 0320 	orrmi.w	r3, r3, #32
 800a00e:	6023      	strmi	r3, [r4, #0]
 800a010:	b91d      	cbnz	r5, 800a01a <_printf_i+0x196>
 800a012:	6823      	ldr	r3, [r4, #0]
 800a014:	f023 0320 	bic.w	r3, r3, #32
 800a018:	6023      	str	r3, [r4, #0]
 800a01a:	2310      	movs	r3, #16
 800a01c:	e7b0      	b.n	8009f80 <_printf_i+0xfc>
 800a01e:	6823      	ldr	r3, [r4, #0]
 800a020:	f043 0320 	orr.w	r3, r3, #32
 800a024:	6023      	str	r3, [r4, #0]
 800a026:	2378      	movs	r3, #120	; 0x78
 800a028:	4828      	ldr	r0, [pc, #160]	; (800a0cc <_printf_i+0x248>)
 800a02a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a02e:	e7e3      	b.n	8009ff8 <_printf_i+0x174>
 800a030:	065e      	lsls	r6, r3, #25
 800a032:	bf48      	it	mi
 800a034:	b2ad      	uxthmi	r5, r5
 800a036:	e7e6      	b.n	800a006 <_printf_i+0x182>
 800a038:	4616      	mov	r6, r2
 800a03a:	e7bb      	b.n	8009fb4 <_printf_i+0x130>
 800a03c:	680b      	ldr	r3, [r1, #0]
 800a03e:	6826      	ldr	r6, [r4, #0]
 800a040:	6960      	ldr	r0, [r4, #20]
 800a042:	1d1d      	adds	r5, r3, #4
 800a044:	600d      	str	r5, [r1, #0]
 800a046:	0635      	lsls	r5, r6, #24
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	d501      	bpl.n	800a050 <_printf_i+0x1cc>
 800a04c:	6018      	str	r0, [r3, #0]
 800a04e:	e002      	b.n	800a056 <_printf_i+0x1d2>
 800a050:	0671      	lsls	r1, r6, #25
 800a052:	d5fb      	bpl.n	800a04c <_printf_i+0x1c8>
 800a054:	8018      	strh	r0, [r3, #0]
 800a056:	2300      	movs	r3, #0
 800a058:	6123      	str	r3, [r4, #16]
 800a05a:	4616      	mov	r6, r2
 800a05c:	e7ba      	b.n	8009fd4 <_printf_i+0x150>
 800a05e:	680b      	ldr	r3, [r1, #0]
 800a060:	1d1a      	adds	r2, r3, #4
 800a062:	600a      	str	r2, [r1, #0]
 800a064:	681e      	ldr	r6, [r3, #0]
 800a066:	6862      	ldr	r2, [r4, #4]
 800a068:	2100      	movs	r1, #0
 800a06a:	4630      	mov	r0, r6
 800a06c:	f7f6 f8b8 	bl	80001e0 <memchr>
 800a070:	b108      	cbz	r0, 800a076 <_printf_i+0x1f2>
 800a072:	1b80      	subs	r0, r0, r6
 800a074:	6060      	str	r0, [r4, #4]
 800a076:	6863      	ldr	r3, [r4, #4]
 800a078:	6123      	str	r3, [r4, #16]
 800a07a:	2300      	movs	r3, #0
 800a07c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a080:	e7a8      	b.n	8009fd4 <_printf_i+0x150>
 800a082:	6923      	ldr	r3, [r4, #16]
 800a084:	4632      	mov	r2, r6
 800a086:	4649      	mov	r1, r9
 800a088:	4640      	mov	r0, r8
 800a08a:	47d0      	blx	sl
 800a08c:	3001      	adds	r0, #1
 800a08e:	d0ab      	beq.n	8009fe8 <_printf_i+0x164>
 800a090:	6823      	ldr	r3, [r4, #0]
 800a092:	079b      	lsls	r3, r3, #30
 800a094:	d413      	bmi.n	800a0be <_printf_i+0x23a>
 800a096:	68e0      	ldr	r0, [r4, #12]
 800a098:	9b03      	ldr	r3, [sp, #12]
 800a09a:	4298      	cmp	r0, r3
 800a09c:	bfb8      	it	lt
 800a09e:	4618      	movlt	r0, r3
 800a0a0:	e7a4      	b.n	8009fec <_printf_i+0x168>
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	4632      	mov	r2, r6
 800a0a6:	4649      	mov	r1, r9
 800a0a8:	4640      	mov	r0, r8
 800a0aa:	47d0      	blx	sl
 800a0ac:	3001      	adds	r0, #1
 800a0ae:	d09b      	beq.n	8009fe8 <_printf_i+0x164>
 800a0b0:	3501      	adds	r5, #1
 800a0b2:	68e3      	ldr	r3, [r4, #12]
 800a0b4:	9903      	ldr	r1, [sp, #12]
 800a0b6:	1a5b      	subs	r3, r3, r1
 800a0b8:	42ab      	cmp	r3, r5
 800a0ba:	dcf2      	bgt.n	800a0a2 <_printf_i+0x21e>
 800a0bc:	e7eb      	b.n	800a096 <_printf_i+0x212>
 800a0be:	2500      	movs	r5, #0
 800a0c0:	f104 0619 	add.w	r6, r4, #25
 800a0c4:	e7f5      	b.n	800a0b2 <_printf_i+0x22e>
 800a0c6:	bf00      	nop
 800a0c8:	0800d133 	.word	0x0800d133
 800a0cc:	0800d144 	.word	0x0800d144

0800a0d0 <memcpy>:
 800a0d0:	440a      	add	r2, r1
 800a0d2:	4291      	cmp	r1, r2
 800a0d4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a0d8:	d100      	bne.n	800a0dc <memcpy+0xc>
 800a0da:	4770      	bx	lr
 800a0dc:	b510      	push	{r4, lr}
 800a0de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a0e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a0e6:	4291      	cmp	r1, r2
 800a0e8:	d1f9      	bne.n	800a0de <memcpy+0xe>
 800a0ea:	bd10      	pop	{r4, pc}

0800a0ec <memmove>:
 800a0ec:	4288      	cmp	r0, r1
 800a0ee:	b510      	push	{r4, lr}
 800a0f0:	eb01 0402 	add.w	r4, r1, r2
 800a0f4:	d902      	bls.n	800a0fc <memmove+0x10>
 800a0f6:	4284      	cmp	r4, r0
 800a0f8:	4623      	mov	r3, r4
 800a0fa:	d807      	bhi.n	800a10c <memmove+0x20>
 800a0fc:	1e43      	subs	r3, r0, #1
 800a0fe:	42a1      	cmp	r1, r4
 800a100:	d008      	beq.n	800a114 <memmove+0x28>
 800a102:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a106:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a10a:	e7f8      	b.n	800a0fe <memmove+0x12>
 800a10c:	4402      	add	r2, r0
 800a10e:	4601      	mov	r1, r0
 800a110:	428a      	cmp	r2, r1
 800a112:	d100      	bne.n	800a116 <memmove+0x2a>
 800a114:	bd10      	pop	{r4, pc}
 800a116:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a11a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a11e:	e7f7      	b.n	800a110 <memmove+0x24>

0800a120 <_free_r>:
 800a120:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a122:	2900      	cmp	r1, #0
 800a124:	d048      	beq.n	800a1b8 <_free_r+0x98>
 800a126:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a12a:	9001      	str	r0, [sp, #4]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	f1a1 0404 	sub.w	r4, r1, #4
 800a132:	bfb8      	it	lt
 800a134:	18e4      	addlt	r4, r4, r3
 800a136:	f000 f8d3 	bl	800a2e0 <__malloc_lock>
 800a13a:	4a20      	ldr	r2, [pc, #128]	; (800a1bc <_free_r+0x9c>)
 800a13c:	9801      	ldr	r0, [sp, #4]
 800a13e:	6813      	ldr	r3, [r2, #0]
 800a140:	4615      	mov	r5, r2
 800a142:	b933      	cbnz	r3, 800a152 <_free_r+0x32>
 800a144:	6063      	str	r3, [r4, #4]
 800a146:	6014      	str	r4, [r2, #0]
 800a148:	b003      	add	sp, #12
 800a14a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a14e:	f000 b8cd 	b.w	800a2ec <__malloc_unlock>
 800a152:	42a3      	cmp	r3, r4
 800a154:	d90b      	bls.n	800a16e <_free_r+0x4e>
 800a156:	6821      	ldr	r1, [r4, #0]
 800a158:	1862      	adds	r2, r4, r1
 800a15a:	4293      	cmp	r3, r2
 800a15c:	bf04      	itt	eq
 800a15e:	681a      	ldreq	r2, [r3, #0]
 800a160:	685b      	ldreq	r3, [r3, #4]
 800a162:	6063      	str	r3, [r4, #4]
 800a164:	bf04      	itt	eq
 800a166:	1852      	addeq	r2, r2, r1
 800a168:	6022      	streq	r2, [r4, #0]
 800a16a:	602c      	str	r4, [r5, #0]
 800a16c:	e7ec      	b.n	800a148 <_free_r+0x28>
 800a16e:	461a      	mov	r2, r3
 800a170:	685b      	ldr	r3, [r3, #4]
 800a172:	b10b      	cbz	r3, 800a178 <_free_r+0x58>
 800a174:	42a3      	cmp	r3, r4
 800a176:	d9fa      	bls.n	800a16e <_free_r+0x4e>
 800a178:	6811      	ldr	r1, [r2, #0]
 800a17a:	1855      	adds	r5, r2, r1
 800a17c:	42a5      	cmp	r5, r4
 800a17e:	d10b      	bne.n	800a198 <_free_r+0x78>
 800a180:	6824      	ldr	r4, [r4, #0]
 800a182:	4421      	add	r1, r4
 800a184:	1854      	adds	r4, r2, r1
 800a186:	42a3      	cmp	r3, r4
 800a188:	6011      	str	r1, [r2, #0]
 800a18a:	d1dd      	bne.n	800a148 <_free_r+0x28>
 800a18c:	681c      	ldr	r4, [r3, #0]
 800a18e:	685b      	ldr	r3, [r3, #4]
 800a190:	6053      	str	r3, [r2, #4]
 800a192:	4421      	add	r1, r4
 800a194:	6011      	str	r1, [r2, #0]
 800a196:	e7d7      	b.n	800a148 <_free_r+0x28>
 800a198:	d902      	bls.n	800a1a0 <_free_r+0x80>
 800a19a:	230c      	movs	r3, #12
 800a19c:	6003      	str	r3, [r0, #0]
 800a19e:	e7d3      	b.n	800a148 <_free_r+0x28>
 800a1a0:	6825      	ldr	r5, [r4, #0]
 800a1a2:	1961      	adds	r1, r4, r5
 800a1a4:	428b      	cmp	r3, r1
 800a1a6:	bf04      	itt	eq
 800a1a8:	6819      	ldreq	r1, [r3, #0]
 800a1aa:	685b      	ldreq	r3, [r3, #4]
 800a1ac:	6063      	str	r3, [r4, #4]
 800a1ae:	bf04      	itt	eq
 800a1b0:	1949      	addeq	r1, r1, r5
 800a1b2:	6021      	streq	r1, [r4, #0]
 800a1b4:	6054      	str	r4, [r2, #4]
 800a1b6:	e7c7      	b.n	800a148 <_free_r+0x28>
 800a1b8:	b003      	add	sp, #12
 800a1ba:	bd30      	pop	{r4, r5, pc}
 800a1bc:	20000914 	.word	0x20000914

0800a1c0 <_malloc_r>:
 800a1c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1c2:	1ccd      	adds	r5, r1, #3
 800a1c4:	f025 0503 	bic.w	r5, r5, #3
 800a1c8:	3508      	adds	r5, #8
 800a1ca:	2d0c      	cmp	r5, #12
 800a1cc:	bf38      	it	cc
 800a1ce:	250c      	movcc	r5, #12
 800a1d0:	2d00      	cmp	r5, #0
 800a1d2:	4606      	mov	r6, r0
 800a1d4:	db01      	blt.n	800a1da <_malloc_r+0x1a>
 800a1d6:	42a9      	cmp	r1, r5
 800a1d8:	d903      	bls.n	800a1e2 <_malloc_r+0x22>
 800a1da:	230c      	movs	r3, #12
 800a1dc:	6033      	str	r3, [r6, #0]
 800a1de:	2000      	movs	r0, #0
 800a1e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1e2:	f000 f87d 	bl	800a2e0 <__malloc_lock>
 800a1e6:	4921      	ldr	r1, [pc, #132]	; (800a26c <_malloc_r+0xac>)
 800a1e8:	680a      	ldr	r2, [r1, #0]
 800a1ea:	4614      	mov	r4, r2
 800a1ec:	b99c      	cbnz	r4, 800a216 <_malloc_r+0x56>
 800a1ee:	4f20      	ldr	r7, [pc, #128]	; (800a270 <_malloc_r+0xb0>)
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	b923      	cbnz	r3, 800a1fe <_malloc_r+0x3e>
 800a1f4:	4621      	mov	r1, r4
 800a1f6:	4630      	mov	r0, r6
 800a1f8:	f000 f862 	bl	800a2c0 <_sbrk_r>
 800a1fc:	6038      	str	r0, [r7, #0]
 800a1fe:	4629      	mov	r1, r5
 800a200:	4630      	mov	r0, r6
 800a202:	f000 f85d 	bl	800a2c0 <_sbrk_r>
 800a206:	1c43      	adds	r3, r0, #1
 800a208:	d123      	bne.n	800a252 <_malloc_r+0x92>
 800a20a:	230c      	movs	r3, #12
 800a20c:	6033      	str	r3, [r6, #0]
 800a20e:	4630      	mov	r0, r6
 800a210:	f000 f86c 	bl	800a2ec <__malloc_unlock>
 800a214:	e7e3      	b.n	800a1de <_malloc_r+0x1e>
 800a216:	6823      	ldr	r3, [r4, #0]
 800a218:	1b5b      	subs	r3, r3, r5
 800a21a:	d417      	bmi.n	800a24c <_malloc_r+0x8c>
 800a21c:	2b0b      	cmp	r3, #11
 800a21e:	d903      	bls.n	800a228 <_malloc_r+0x68>
 800a220:	6023      	str	r3, [r4, #0]
 800a222:	441c      	add	r4, r3
 800a224:	6025      	str	r5, [r4, #0]
 800a226:	e004      	b.n	800a232 <_malloc_r+0x72>
 800a228:	6863      	ldr	r3, [r4, #4]
 800a22a:	42a2      	cmp	r2, r4
 800a22c:	bf0c      	ite	eq
 800a22e:	600b      	streq	r3, [r1, #0]
 800a230:	6053      	strne	r3, [r2, #4]
 800a232:	4630      	mov	r0, r6
 800a234:	f000 f85a 	bl	800a2ec <__malloc_unlock>
 800a238:	f104 000b 	add.w	r0, r4, #11
 800a23c:	1d23      	adds	r3, r4, #4
 800a23e:	f020 0007 	bic.w	r0, r0, #7
 800a242:	1ac2      	subs	r2, r0, r3
 800a244:	d0cc      	beq.n	800a1e0 <_malloc_r+0x20>
 800a246:	1a1b      	subs	r3, r3, r0
 800a248:	50a3      	str	r3, [r4, r2]
 800a24a:	e7c9      	b.n	800a1e0 <_malloc_r+0x20>
 800a24c:	4622      	mov	r2, r4
 800a24e:	6864      	ldr	r4, [r4, #4]
 800a250:	e7cc      	b.n	800a1ec <_malloc_r+0x2c>
 800a252:	1cc4      	adds	r4, r0, #3
 800a254:	f024 0403 	bic.w	r4, r4, #3
 800a258:	42a0      	cmp	r0, r4
 800a25a:	d0e3      	beq.n	800a224 <_malloc_r+0x64>
 800a25c:	1a21      	subs	r1, r4, r0
 800a25e:	4630      	mov	r0, r6
 800a260:	f000 f82e 	bl	800a2c0 <_sbrk_r>
 800a264:	3001      	adds	r0, #1
 800a266:	d1dd      	bne.n	800a224 <_malloc_r+0x64>
 800a268:	e7cf      	b.n	800a20a <_malloc_r+0x4a>
 800a26a:	bf00      	nop
 800a26c:	20000914 	.word	0x20000914
 800a270:	20000918 	.word	0x20000918

0800a274 <_realloc_r>:
 800a274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a276:	4607      	mov	r7, r0
 800a278:	4614      	mov	r4, r2
 800a27a:	460e      	mov	r6, r1
 800a27c:	b921      	cbnz	r1, 800a288 <_realloc_r+0x14>
 800a27e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a282:	4611      	mov	r1, r2
 800a284:	f7ff bf9c 	b.w	800a1c0 <_malloc_r>
 800a288:	b922      	cbnz	r2, 800a294 <_realloc_r+0x20>
 800a28a:	f7ff ff49 	bl	800a120 <_free_r>
 800a28e:	4625      	mov	r5, r4
 800a290:	4628      	mov	r0, r5
 800a292:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a294:	f000 f830 	bl	800a2f8 <_malloc_usable_size_r>
 800a298:	42a0      	cmp	r0, r4
 800a29a:	d20f      	bcs.n	800a2bc <_realloc_r+0x48>
 800a29c:	4621      	mov	r1, r4
 800a29e:	4638      	mov	r0, r7
 800a2a0:	f7ff ff8e 	bl	800a1c0 <_malloc_r>
 800a2a4:	4605      	mov	r5, r0
 800a2a6:	2800      	cmp	r0, #0
 800a2a8:	d0f2      	beq.n	800a290 <_realloc_r+0x1c>
 800a2aa:	4631      	mov	r1, r6
 800a2ac:	4622      	mov	r2, r4
 800a2ae:	f7ff ff0f 	bl	800a0d0 <memcpy>
 800a2b2:	4631      	mov	r1, r6
 800a2b4:	4638      	mov	r0, r7
 800a2b6:	f7ff ff33 	bl	800a120 <_free_r>
 800a2ba:	e7e9      	b.n	800a290 <_realloc_r+0x1c>
 800a2bc:	4635      	mov	r5, r6
 800a2be:	e7e7      	b.n	800a290 <_realloc_r+0x1c>

0800a2c0 <_sbrk_r>:
 800a2c0:	b538      	push	{r3, r4, r5, lr}
 800a2c2:	4d06      	ldr	r5, [pc, #24]	; (800a2dc <_sbrk_r+0x1c>)
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	4604      	mov	r4, r0
 800a2c8:	4608      	mov	r0, r1
 800a2ca:	602b      	str	r3, [r5, #0]
 800a2cc:	f7fb fa66 	bl	800579c <_sbrk>
 800a2d0:	1c43      	adds	r3, r0, #1
 800a2d2:	d102      	bne.n	800a2da <_sbrk_r+0x1a>
 800a2d4:	682b      	ldr	r3, [r5, #0]
 800a2d6:	b103      	cbz	r3, 800a2da <_sbrk_r+0x1a>
 800a2d8:	6023      	str	r3, [r4, #0]
 800a2da:	bd38      	pop	{r3, r4, r5, pc}
 800a2dc:	200010c8 	.word	0x200010c8

0800a2e0 <__malloc_lock>:
 800a2e0:	4801      	ldr	r0, [pc, #4]	; (800a2e8 <__malloc_lock+0x8>)
 800a2e2:	f000 b811 	b.w	800a308 <__retarget_lock_acquire_recursive>
 800a2e6:	bf00      	nop
 800a2e8:	200010d0 	.word	0x200010d0

0800a2ec <__malloc_unlock>:
 800a2ec:	4801      	ldr	r0, [pc, #4]	; (800a2f4 <__malloc_unlock+0x8>)
 800a2ee:	f000 b80c 	b.w	800a30a <__retarget_lock_release_recursive>
 800a2f2:	bf00      	nop
 800a2f4:	200010d0 	.word	0x200010d0

0800a2f8 <_malloc_usable_size_r>:
 800a2f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2fc:	1f18      	subs	r0, r3, #4
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	bfbc      	itt	lt
 800a302:	580b      	ldrlt	r3, [r1, r0]
 800a304:	18c0      	addlt	r0, r0, r3
 800a306:	4770      	bx	lr

0800a308 <__retarget_lock_acquire_recursive>:
 800a308:	4770      	bx	lr

0800a30a <__retarget_lock_release_recursive>:
 800a30a:	4770      	bx	lr

0800a30c <_init>:
 800a30c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a30e:	bf00      	nop
 800a310:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a312:	bc08      	pop	{r3}
 800a314:	469e      	mov	lr, r3
 800a316:	4770      	bx	lr

0800a318 <_fini>:
 800a318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a31a:	bf00      	nop
 800a31c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a31e:	bc08      	pop	{r3}
 800a320:	469e      	mov	lr, r3
 800a322:	4770      	bx	lr
