// Seed: 840627168
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input wand id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input tri id_7,
    output tri1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    input supply1 id_11,
    output wand id_12,
    input wire id_13,
    input uwire id_14,
    output uwire id_15,
    input tri0 id_16,
    input wor id_17,
    output wire id_18,
    output tri0 id_19,
    input wand id_20,
    output wor id_21,
    output tri id_22,
    output wand id_23,
    output supply1 id_24,
    input uwire id_25,
    input tri1 id_26,
    input supply1 id_27,
    input wand id_28,
    input tri1 id_29,
    input uwire id_30,
    input tri0 id_31,
    input tri1 id_32,
    output wor id_33,
    output tri id_34,
    input tri1 id_35,
    input tri0 id_36,
    output wor id_37,
    input wor id_38,
    input supply1 id_39,
    output tri0 id_40
);
  wire id_42;
  wire id_43;
  wire id_44;
  wire id_45;
endmodule
module module_1 (
    output wor   id_0,
    output wor   id_1,
    output tri1  id_2,
    input  wire  id_3,
    input  uwire id_4,
    input  wand  id_5
);
  wire id_7;
  assign id_1 = id_5;
  wire id_8;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_3,
      id_4,
      id_5,
      id_5,
      id_0,
      id_3,
      id_3,
      id_5,
      id_1,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1,
      id_0,
      id_4,
      id_0,
      id_1,
      id_1,
      id_0,
      id_3,
      id_4,
      id_4,
      id_3,
      id_4,
      id_5,
      id_3,
      id_3,
      id_2,
      id_1,
      id_5,
      id_5,
      id_2,
      id_3,
      id_4,
      id_0
  );
  assign modCall_1.type_54 = 0;
  initial id_8 = 1'b0;
endmodule
