Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr  1 14:29:24 2021
| Host         : C195-UL-41 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dgn_wrapper_timing_summary_routed.rpt -pb dgn_wrapper_timing_summary_routed.pb -rpx dgn_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : dgn_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/result_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.646     -339.955                    162                 2145        0.086        0.000                      0                 2145        2.000        0.000                       0                   491  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
sys_clock                 {0.000 4.000}        8.000           125.000         
  clk_out1_dgn_clk_wiz_1  {0.000 5.000}        10.000          100.000         
  clk_out2_dgn_clk_wiz_1  {0.000 10.000}       20.000          50.000          
  clk_out3_dgn_clk_wiz_1  {0.000 4.000}        8.000           125.000         
  clkfbout_dgn_clk_wiz_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                   2.000        0.000                       0                     1  
  clk_out1_dgn_clk_wiz_1       -4.646      -85.443                     29                 1880        0.086        0.000                      0                 1880        4.020        0.000                       0                   375  
  clk_out2_dgn_clk_wiz_1       15.130        0.000                      0                  171        0.137        0.000                      0                  171        9.500        0.000                       0                    73  
  clk_out3_dgn_clk_wiz_1        4.768        0.000                      0                   16        0.724        0.000                      0                   16        3.500        0.000                       0                    39  
  clkfbout_dgn_clk_wiz_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_dgn_clk_wiz_1  clk_out1_dgn_clk_wiz_1        7.069        0.000                      0                   10        0.184        0.000                      0                   10  
clk_out3_dgn_clk_wiz_1  clk_out1_dgn_clk_wiz_1       -2.925     -155.478                     80                   80        0.111        0.000                      0                   80  
clk_out1_dgn_clk_wiz_1  clk_out3_dgn_clk_wiz_1       -1.342       -5.516                      5                    5        0.159        0.000                      0                    5  
clk_out2_dgn_clk_wiz_1  clk_out3_dgn_clk_wiz_1       -3.119      -93.875                     50                   53        0.276        0.000                      0                   53  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dgn_clk_wiz_1
  To Clock:  clk_out1_dgn_clk_wiz_1

Setup :           29  Failing Endpoints,  Worst Slack       -4.646ns,  Total Violation      -85.443ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.646ns  (required time - arrival time)
  Source:                 dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.464ns  (logic 11.922ns (82.425%)  route 2.542ns (17.575%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 8.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.759    -0.634    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y13          DSP48E1                                      r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.339    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.375 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.377    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.895 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.642    10.537    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X32Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.661 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.661    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.194 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.194    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.311 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.311    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry__0_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.530 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry__1/O[0]
                         net (fo=3, routed)           0.635    12.165    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry__1_n_7
    SLICE_X33Y41         LUT4 (Prop_lut4_I1_O)        0.295    12.460 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__5_i_7/O
                         net (fo=1, routed)           0.000    12.460    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__5_i_7_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.010 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.010    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__5_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.232 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__6/O[0]
                         net (fo=1, routed)           0.299    13.531    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.299    13.830 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000    13.830    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X35Y42         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.502     8.636    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y42         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.588     9.224    
                         clock uncertainty           -0.072     9.153    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.031     9.184    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                          9.184    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                 -4.646    

Slack (VIOLATED) :        -4.644ns  (required time - arrival time)
  Source:                 dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.463ns  (logic 11.903ns (82.299%)  route 2.560ns (17.701%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 8.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.759    -0.634    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y13          DSP48E1                                      r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.339    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.375 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.377    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.895 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.642    10.537    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X32Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.661 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.661    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.194 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.194    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.413 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry__0/O[0]
                         net (fo=3, routed)           0.635    12.048    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry__0_n_7
    SLICE_X33Y40         LUT4 (Prop_lut4_I1_O)        0.295    12.343 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.343    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.893 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.893    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.206 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__5/O[3]
                         net (fo=1, routed)           0.317    13.523    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.306    13.829 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000    13.829    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X35Y42         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.502     8.636    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y42         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism              0.588     9.224    
                         clock uncertainty           -0.072     9.153    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.032     9.185    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                         -13.829    
  -------------------------------------------------------------------
                         slack                                 -4.644    

Slack (VIOLATED) :        -4.608ns  (required time - arrival time)
  Source:                 dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.474ns  (logic 11.921ns (82.361%)  route 2.553ns (17.639%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 8.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.759    -0.634    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y13          DSP48E1                                      r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.339    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.375 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.377    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.895 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.642    10.537    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X32Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.661 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.661    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.194 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.194    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.413 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry__0/O[0]
                         net (fo=3, routed)           0.635    12.048    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry__0_n_7
    SLICE_X33Y40         LUT4 (Prop_lut4_I1_O)        0.295    12.343 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.343    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.893 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.893    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.227 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__5/O[1]
                         net (fo=1, routed)           0.310    13.537    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.303    13.840 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000    13.840    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X34Y41         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.502     8.636    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y41         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism              0.588     9.224    
                         clock uncertainty           -0.072     9.153    
    SLICE_X34Y41         FDRE (Setup_fdre_C_D)        0.079     9.232    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                         -13.840    
  -------------------------------------------------------------------
                         slack                                 -4.608    

Slack (VIOLATED) :        -4.549ns  (required time - arrival time)
  Source:                 dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.367ns  (logic 11.805ns (82.166%)  route 2.562ns (17.834%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 8.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.759    -0.634    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y13          DSP48E1                                      r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.339    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.375 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.377    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.895 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.642    10.537    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X32Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.661 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.661    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.194 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.194    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.413 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry__0/O[0]
                         net (fo=3, routed)           0.635    12.048    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry__0_n_7
    SLICE_X33Y40         LUT4 (Prop_lut4_I1_O)        0.295    12.343 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.343    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.893 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.893    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.115 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__5/O[0]
                         net (fo=1, routed)           0.319    13.434    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X35Y42         LUT3 (Prop_lut3_I2_O)        0.299    13.733 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000    13.733    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X35Y42         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.502     8.636    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y42         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism              0.588     9.224    
                         clock uncertainty           -0.072     9.153    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)        0.031     9.184    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                          9.184    
                         arrival time                         -13.733    
  -------------------------------------------------------------------
                         slack                                 -4.549    

Slack (VIOLATED) :        -4.515ns  (required time - arrival time)
  Source:                 dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.383ns  (logic 11.825ns (82.217%)  route 2.558ns (17.783%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 8.636 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.759    -0.634    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y13          DSP48E1                                      r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.339    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.375 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.377    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.895 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.642    10.537    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X32Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.661 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.661    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.194 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.194    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.413 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry__0/O[0]
                         net (fo=3, routed)           0.635    12.048    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry__0_n_7
    SLICE_X33Y40         LUT4 (Prop_lut4_I1_O)        0.295    12.343 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.343    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.893 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.893    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.132 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__5/O[2]
                         net (fo=1, routed)           0.314    13.446    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X34Y41         LUT3 (Prop_lut3_I2_O)        0.302    13.748 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000    13.748    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X34Y41         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.502     8.636    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y41         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism              0.588     9.224    
                         clock uncertainty           -0.072     9.153    
    SLICE_X34Y41         FDRE (Setup_fdre_C_D)        0.081     9.234    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                 -4.515    

Slack (VIOLATED) :        -4.421ns  (required time - arrival time)
  Source:                 dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.238ns  (logic 11.680ns (82.035%)  route 2.558ns (17.965%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.759    -0.634    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y13          DSP48E1                                      r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.339    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.375 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.377    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.895 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.642    10.537    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X32Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.661 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.661    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.194 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.194    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.413 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry__0/O[0]
                         net (fo=3, routed)           0.635    12.048    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry__0_n_7
    SLICE_X33Y40         LUT4 (Prop_lut4_I1_O)        0.295    12.343 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.343    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.983 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4/O[3]
                         net (fo=1, routed)           0.315    13.298    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[23]
    SLICE_X35Y39         LUT3 (Prop_lut3_I2_O)        0.306    13.604 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000    13.604    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[24]
    SLICE_X35Y39         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.501     8.635    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y39         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism              0.588     9.223    
                         clock uncertainty           -0.072     9.152    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.031     9.183    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                         -13.604    
  -------------------------------------------------------------------
                         slack                                 -4.421    

Slack (VIOLATED) :        -4.370ns  (required time - arrival time)
  Source:                 dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.235ns  (logic 11.675ns (82.018%)  route 2.560ns (17.982%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.759    -0.634    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y13          DSP48E1                                      r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.339    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.375 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.377    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.895 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.642    10.537    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X32Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.661 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.661    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.304 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry/O[3]
                         net (fo=3, routed)           0.641    11.945    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_n_4
    SLICE_X33Y39         LUT4 (Prop_lut4_I3_O)        0.307    12.252 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.252    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.653 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.653    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.987 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4/O[1]
                         net (fo=1, routed)           0.310    13.297    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[21]
    SLICE_X34Y40         LUT3 (Prop_lut3_I2_O)        0.303    13.600 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[22]_i_1/O
                         net (fo=1, routed)           0.000    13.600    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[22]
    SLICE_X34Y40         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.501     8.635    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y40         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism              0.588     9.223    
                         clock uncertainty           -0.072     9.152    
    SLICE_X34Y40         FDRE (Setup_fdre_C_D)        0.079     9.231    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                 -4.370    

Slack (VIOLATED) :        -4.309ns  (required time - arrival time)
  Source:                 dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.126ns  (logic 11.559ns (81.830%)  route 2.567ns (18.170%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.759    -0.634    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y13          DSP48E1                                      r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.339    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.375 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.377    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.895 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.642    10.537    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X32Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.661 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.661    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.304 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry/O[3]
                         net (fo=3, routed)           0.641    11.945    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_n_4
    SLICE_X33Y39         LUT4 (Prop_lut4_I3_O)        0.307    12.252 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.252    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.653 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.653    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.875 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4/O[0]
                         net (fo=1, routed)           0.317    13.192    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[20]
    SLICE_X35Y39         LUT3 (Prop_lut3_I2_O)        0.299    13.491 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[21]_i_1/O
                         net (fo=1, routed)           0.000    13.491    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[21]
    SLICE_X35Y39         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.501     8.635    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y39         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/C
                         clock pessimism              0.588     9.223    
                         clock uncertainty           -0.072     9.152    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.031     9.183    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                         -13.491    
  -------------------------------------------------------------------
                         slack                                 -4.309    

Slack (VIOLATED) :        -4.307ns  (required time - arrival time)
  Source:                 dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        14.174ns  (logic 11.616ns (81.955%)  route 2.558ns (18.045%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.759    -0.634    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y13          DSP48E1                                      r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.339    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.375 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.377    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.895 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.642    10.537    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X32Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.661 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.661    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.194 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.194    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.413 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry__0/O[0]
                         net (fo=3, routed)           0.635    12.048    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry__0_n_7
    SLICE_X33Y40         LUT4 (Prop_lut4_I1_O)        0.295    12.343 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.343    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.923 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.314    13.237    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[22]
    SLICE_X34Y40         LUT3 (Prop_lut3_I2_O)        0.302    13.539 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[23]_i_1/O
                         net (fo=1, routed)           0.000    13.539    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[23]
    SLICE_X34Y40         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.501     8.635    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y40         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism              0.588     9.223    
                         clock uncertainty           -0.072     9.152    
    SLICE_X34Y40         FDRE (Setup_fdre_C_D)        0.081     9.233    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                         -13.539    
  -------------------------------------------------------------------
                         slack                                 -4.307    

Slack (VIOLATED) :        -3.930ns  (required time - arrival time)
  Source:                 dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.745ns  (logic 11.191ns (81.418%)  route 2.554ns (18.582%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.759    -0.634    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y13          DSP48E1                                      r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/P[15]
                         net (fo=1, routed)           0.965     4.339    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4_n_90
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     8.375 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     8.377    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.895 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.642    10.537    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X32Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.661 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_i_3/O
                         net (fo=1, routed)           0.000    10.661    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_i_3_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.304 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry/O[3]
                         net (fo=3, routed)           0.641    11.945    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R3_carry_n_4
    SLICE_X33Y39         LUT4 (Prop_lut4_I3_O)        0.307    12.252 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.252    dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.500 r  dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R1__0_carry__3/O[3]
                         net (fo=1, routed)           0.304    12.805    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[19]
    SLICE_X35Y39         LUT3 (Prop_lut3_I2_O)        0.306    13.111 r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[20]_i_1/O
                         net (fo=1, routed)           0.000    13.111    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[20]
    SLICE_X35Y39         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.501     8.635    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y39         FDRE                                         r  dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/C
                         clock pessimism              0.588     9.223    
                         clock uncertainty           -0.072     9.152    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.029     9.181    dgn_i/videomemlab_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                         -13.111    
  -------------------------------------------------------------------
                         slack                                 -3.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.940%)  route 0.280ns (63.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y27         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[2]/Q
                         net (fo=10, routed)          0.280    -0.096    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y6          RAMB36E1                                     r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.869    -0.728    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.249    -0.478    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.182    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.728%)  route 0.295ns (64.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.553    -0.542    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y26         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[25]/Q
                         net (fo=10, routed)          0.295    -0.083    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/dina[11]
    RAMB36_X2Y4          RAMB36E1                                     r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.861    -0.736    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.466    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296    -0.170    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.971%)  route 0.305ns (65.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.553    -0.542    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y26         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[27]/Q
                         net (fo=10, routed)          0.305    -0.073    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/dina[13]
    RAMB36_X2Y4          RAMB36E1                                     r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.861    -0.736    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.466    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296    -0.170    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.164ns (34.593%)  route 0.310ns (65.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.557    -0.538    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y30         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[29]/Q
                         net (fo=10, routed)          0.310    -0.064    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/dina[15]
    RAMB36_X2Y4          RAMB36E1                                     r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.861    -0.736    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.466    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296    -0.170    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.610%)  route 0.324ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.560    -0.535    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y33         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[24]/Q
                         net (fo=10, routed)          0.324    -0.047    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y8          RAMB36E1                                     r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.875    -0.722    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.452    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.156    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.899%)  route 0.231ns (62.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[7]/Q
                         net (fo=36, routed)          0.231    -0.168    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y4          RAMB36E1                                     r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.863    -0.734    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.269    -0.464    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.281    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.826%)  route 0.332ns (70.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.563    -0.532    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y39         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[8]/Q
                         net (fo=10, routed)          0.332    -0.059    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y9          RAMB36E1                                     r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.876    -0.721    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.250    -0.470    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.174    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.197%)  route 0.238ns (62.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.562    -0.533    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y37         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[11]/Q
                         net (fo=35, routed)          0.238    -0.154    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y7          RAMB36E1                                     r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.874    -0.723    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.453    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.270    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.701%)  route 0.323ns (66.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.560    -0.535    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y33         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[24]/Q
                         net (fo=10, routed)          0.323    -0.048    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y5          RAMB36E1                                     r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.863    -0.734    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.464    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.168    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.493%)  route 0.326ns (66.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.557    -0.538    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y30         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_data_reg[29]/Q
                         net (fo=10, routed)          0.326    -0.048    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y5          RAMB36E1                                     r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.863    -0.734    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.269    -0.464    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.168    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_dgn_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y37     dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y37     dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y31     dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/axi_arvalid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y31     dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/axi_bready_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y33     dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y33     dgn_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y34     dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/current_char_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y34     dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/current_char_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X26Y34     dgn_i/rst_clk_wiz_100M/U0/SEQ/Core_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y34     dgn_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y37     dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y37     dgn_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y26     dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/alt_l_down_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y26     dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/alt_l_down_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y26     dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/alt_r_down_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y26     dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/alt_r_down_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y27     dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/alt_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y27     dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/alt_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y31     dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/axi_arvalid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y32     dgn_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/axi_awvalid_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_dgn_clk_wiz_1
  To Clock:  clk_out2_dgn_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       15.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.130ns  (required time - arrival time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_clk_wiz_1 rise@20.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 0.828ns (17.423%)  route 3.924ns (82.577%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 18.706 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.658    -0.735    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X23Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.279 f  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/Q
                         net (fo=2, routed)           0.810     0.531    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]
    SLICE_X22Y29         LUT4 (Prop_lut4_I2_O)        0.124     0.655 f  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.890     1.545    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_4_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I4_O)        0.124     1.669 f  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_2/O
                         net (fo=13, routed)          1.155     2.824    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_2_n_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124     2.948 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_i_1/O
                         net (fo=10, routed)          1.070     4.018    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new0
    SLICE_X37Y34         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.572    18.706    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X37Y34         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg_lopt_replica/C
                         clock pessimism              0.588    19.294    
                         clock uncertainty           -0.080    19.214    
    SLICE_X37Y34         FDRE (Setup_fdre_C_D)       -0.067    19.147    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         19.147    
                         arrival time                          -4.018    
  -------------------------------------------------------------------
                         slack                                 15.130    

Slack (MET) :             15.415ns  (required time - arrival time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_clk_wiz_1 rise@20.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 0.828ns (18.558%)  route 3.634ns (81.442%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 18.701 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.658    -0.735    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X23Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.279 f  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/Q
                         net (fo=2, routed)           0.810     0.531    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]
    SLICE_X22Y29         LUT4 (Prop_lut4_I2_O)        0.124     0.655 f  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.890     1.545    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_4_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I4_O)        0.124     1.669 f  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_2/O
                         net (fo=13, routed)          1.155     2.824    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_2_n_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124     2.948 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_i_1/O
                         net (fo=10, routed)          0.779     3.727    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new0
    SLICE_X37Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.567    18.701    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X37Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/C
                         clock pessimism              0.588    19.289    
                         clock uncertainty           -0.080    19.209    
    SLICE_X37Y30         FDRE (Setup_fdre_C_D)       -0.067    19.142    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg
  -------------------------------------------------------------------
                         required time                         19.142    
                         arrival time                          -3.727    
  -------------------------------------------------------------------
                         slack                                 15.415    

Slack (MET) :             15.646ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_clk_wiz_1 rise@20.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.890ns (22.375%)  route 3.088ns (77.625%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.664    -0.729    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y20         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.211 f  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/Q
                         net (fo=11, routed)          0.877     0.667    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]
    SLICE_X33Y19         LUT6 (Prop_lut6_I2_O)        0.124     0.791 f  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_25/O
                         net (fo=1, routed)           0.429     1.220    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_25_n_0
    SLICE_X34Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.344 f  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_21/O
                         net (fo=20, routed)          1.198     2.542    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_end__23
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.666 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_7/O
                         net (fo=1, routed)           0.583     3.249    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_7_n_0
    DSP48_X1Y8           DSP48E1                                      r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.581    18.715    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                         clock pessimism              0.622    19.337    
                         clock uncertainty           -0.080    19.257    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    18.895    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr
  -------------------------------------------------------------------
                         required time                         18.895    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                 15.646    

Slack (MET) :             15.649ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_clk_wiz_1 rise@20.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.916ns (24.284%)  route 2.856ns (75.716%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.664    -0.729    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y20         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.211 f  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/Q
                         net (fo=11, routed)          0.877     0.667    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]
    SLICE_X33Y19         LUT6 (Prop_lut6_I2_O)        0.124     0.791 f  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_25/O
                         net (fo=1, routed)           0.429     1.220    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_25_n_0
    SLICE_X34Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.344 f  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_21/O
                         net (fo=20, routed)          0.980     2.324    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_end__23
    SLICE_X33Y21         LUT4 (Prop_lut4_I3_O)        0.150     2.474 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_4/O
                         net (fo=1, routed)           0.570     3.043    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_4_n_0
    DSP48_X1Y8           DSP48E1                                      r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.581    18.715    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                         clock pessimism              0.622    19.337    
                         clock uncertainty           -0.080    19.257    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.564    18.693    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                 15.649    

Slack (MET) :             15.651ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_clk_wiz_1 rise@20.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.918ns (24.487%)  route 2.831ns (75.513%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 18.715 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.664    -0.729    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X32Y20         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.518    -0.211 f  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]/Q
                         net (fo=11, routed)          0.877     0.667    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[2]
    SLICE_X33Y19         LUT6 (Prop_lut6_I2_O)        0.124     0.791 f  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_25/O
                         net (fo=1, routed)           0.429     1.220    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_25_n_0
    SLICE_X34Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.344 f  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_21/O
                         net (fo=20, routed)          1.001     2.345    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_end__23
    SLICE_X32Y20         LUT5 (Prop_lut5_I4_O)        0.152     2.497 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_8/O
                         net (fo=1, routed)           0.524     3.020    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_i_8_n_0
    DSP48_X1Y8           DSP48E1                                      r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.581    18.715    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                         clock pessimism              0.622    19.337    
                         clock uncertainty           -0.080    19.257    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.586    18.671    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr
  -------------------------------------------------------------------
                         required time                         18.671    
                         arrival time                          -3.020    
  -------------------------------------------------------------------
                         slack                                 15.651    

Slack (MET) :             15.661ns  (required time - arrival time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_clk_wiz_1 rise@20.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.828ns (20.508%)  route 3.209ns (79.492%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.658    -0.735    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X23Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.279 f  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/Q
                         net (fo=2, routed)           0.810     0.531    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]
    SLICE_X22Y29         LUT4 (Prop_lut4_I2_O)        0.124     0.655 f  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.890     1.545    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_4_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I4_O)        0.124     1.669 f  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_2/O
                         net (fo=13, routed)          1.155     2.824    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_2_n_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124     2.948 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_i_1/O
                         net (fo=10, routed)          0.355     3.303    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new0
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.491    18.625    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[1]/C
                         clock pessimism              0.588    19.213    
                         clock uncertainty           -0.080    19.133    
    SLICE_X28Y29         FDRE (Setup_fdre_C_CE)      -0.169    18.964    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[1]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                 15.661    

Slack (MET) :             15.661ns  (required time - arrival time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_clk_wiz_1 rise@20.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.828ns (20.508%)  route 3.209ns (79.492%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.658    -0.735    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X23Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.279 f  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/Q
                         net (fo=2, routed)           0.810     0.531    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]
    SLICE_X22Y29         LUT4 (Prop_lut4_I2_O)        0.124     0.655 f  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.890     1.545    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_4_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I4_O)        0.124     1.669 f  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_2/O
                         net (fo=13, routed)          1.155     2.824    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_2_n_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124     2.948 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_i_1/O
                         net (fo=10, routed)          0.355     3.303    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new0
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.491    18.625    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[3]/C
                         clock pessimism              0.588    19.213    
                         clock uncertainty           -0.080    19.133    
    SLICE_X28Y29         FDRE (Setup_fdre_C_CE)      -0.169    18.964    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[3]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                 15.661    

Slack (MET) :             15.661ns  (required time - arrival time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_clk_wiz_1 rise@20.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.828ns (20.508%)  route 3.209ns (79.492%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.658    -0.735    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X23Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.279 f  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/Q
                         net (fo=2, routed)           0.810     0.531    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]
    SLICE_X22Y29         LUT4 (Prop_lut4_I2_O)        0.124     0.655 f  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.890     1.545    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_4_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I4_O)        0.124     1.669 f  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_2/O
                         net (fo=13, routed)          1.155     2.824    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_2_n_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124     2.948 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_i_1/O
                         net (fo=10, routed)          0.355     3.303    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new0
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.491    18.625    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[4]/C
                         clock pessimism              0.588    19.213    
                         clock uncertainty           -0.080    19.133    
    SLICE_X28Y29         FDRE (Setup_fdre_C_CE)      -0.169    18.964    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[4]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                 15.661    

Slack (MET) :             15.661ns  (required time - arrival time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_clk_wiz_1 rise@20.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.828ns (20.508%)  route 3.209ns (79.492%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.658    -0.735    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X23Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.279 f  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/Q
                         net (fo=2, routed)           0.810     0.531    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]
    SLICE_X22Y29         LUT4 (Prop_lut4_I2_O)        0.124     0.655 f  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.890     1.545    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_4_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I4_O)        0.124     1.669 f  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_2/O
                         net (fo=13, routed)          1.155     2.824    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_2_n_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124     2.948 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_i_1/O
                         net (fo=10, routed)          0.355     3.303    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new0
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.491    18.625    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[5]/C
                         clock pessimism              0.588    19.213    
                         clock uncertainty           -0.080    19.133    
    SLICE_X28Y29         FDRE (Setup_fdre_C_CE)      -0.169    18.964    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[5]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                 15.661    

Slack (MET) :             15.661ns  (required time - arrival time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_dgn_clk_wiz_1 rise@20.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.828ns (20.508%)  route 3.209ns (79.492%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 18.625 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.658    -0.735    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X23Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.279 f  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/Q
                         net (fo=2, routed)           0.810     0.531    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]
    SLICE_X22Y29         LUT4 (Prop_lut4_I2_O)        0.124     0.655 f  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_4/O
                         net (fo=1, routed)           0.890     1.545    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_4_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I4_O)        0.124     1.669 f  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_2/O
                         net (fo=13, routed)          1.155     2.824    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle[0]_i_2_n_0
    SLICE_X28Y30         LUT4 (Prop_lut4_I3_O)        0.124     2.948 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_i_1/O
                         net (fo=10, routed)          0.355     3.303    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new0
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.491    18.625    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[6]/C
                         clock pessimism              0.588    19.213    
                         clock uncertainty           -0.080    19.133    
    SLICE_X28Y29         FDRE (Setup_fdre_C_CE)      -0.169    18.964    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[6]
  -------------------------------------------------------------------
                         required time                         18.964    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                 15.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.530%)  route 0.085ns (31.470%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.555    -0.540    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X29Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[4]/Q
                         net (fo=5, routed)           0.085    -0.313    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg_n_0_[4]
    SLICE_X28Y28         LUT4 (Prop_lut4_I1_O)        0.045    -0.268 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.268    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/plusOp__0[6]
    SLICE_X28Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.821    -0.776    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X28Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[6]/C
                         clock pessimism              0.249    -0.527    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.121    -0.406    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.555    -0.540    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X29Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[4]/Q
                         net (fo=5, routed)           0.087    -0.311    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg_n_0_[4]
    SLICE_X28Y28         LUT6 (Prop_lut6_I5_O)        0.045    -0.266 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.266    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/plusOp__0[5]
    SLICE_X28Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.821    -0.776    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X28Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[5]/C
                         clock pessimism              0.249    -0.527    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.121    -0.406    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.463%)  route 0.131ns (38.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X28Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]/Q
                         net (fo=10, routed)          0.131    -0.245    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[9]
    SLICE_X30Y21         LUT6 (Prop_lut6_I0_O)        0.045    -0.200 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.200    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_inv_i_1_n_0
    SLICE_X30Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.821    -0.776    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X30Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_reg_inv/C
                         clock pessimism              0.250    -0.526    
    SLICE_X30Y21         FDRE (Hold_fdre_C_D)         0.120    -0.406    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_sync_reg_reg_inv
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.587%)  route 0.116ns (35.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.555    -0.540    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X28Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[0]/Q
                         net (fo=7, routed)           0.116    -0.259    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg_n_0_[0]
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.048    -0.211 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.211    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/plusOp__0[3]
    SLICE_X29Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.821    -0.776    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X29Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[3]/C
                         clock pessimism              0.249    -0.527    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.107    -0.420    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.557    -0.538    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X34Y19         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.148    -0.390 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.087    -0.303    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[8]
    SLICE_X34Y19         LUT6 (Prop_lut6_I4_O)        0.098    -0.205 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg[9]_i_1_n_0
    SLICE_X34Y19         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.824    -0.773    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X34Y19         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]/C
                         clock pessimism              0.235    -0.538    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.121    -0.417    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.188ns (52.162%)  route 0.172ns (47.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.555    -0.540    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X29Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[4]/Q
                         net (fo=5, routed)           0.172    -0.226    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg_n_0_[4]
    SLICE_X28Y28         LUT5 (Prop_lut5_I1_O)        0.047    -0.179 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out[8]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.179    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/plusOp__0[8]
    SLICE_X28Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.821    -0.776    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X28Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[8]/C
                         clock pessimism              0.249    -0.527    
    SLICE_X28Y28         FDRE (Hold_fdre_C_D)         0.131    -0.396    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/result_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.235%)  route 0.083ns (26.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.555    -0.540    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X29Y27         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.083    -0.329    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/flipflops_reg_n_0_[0]
    SLICE_X29Y27         LUT4 (Prop_lut4_I2_O)        0.099    -0.230 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/result_i_1__0/O
                         net (fo=1, routed)           0.000    -0.230    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/result_i_1__0_n_0
    SLICE_X29Y27         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.820    -0.777    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X29Y27         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/result_reg/C
                         clock pessimism              0.237    -0.540    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.091    -0.449    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/result_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.189ns (51.859%)  route 0.175ns (48.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.552    -0.543    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/I_CLK_50MHZ
    SLICE_X25Y27         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[4]/Q
                         net (fo=5, routed)           0.175    -0.226    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg_n_0_[4]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.048    -0.178 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.178    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/plusOp[8]
    SLICE_X24Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.818    -0.779    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/I_CLK_50MHZ
    SLICE_X24Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[8]/C
                         clock pessimism              0.250    -0.529    
    SLICE_X24Y28         FDRE (Hold_fdre_C_D)         0.131    -0.398    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.260%)  route 0.116ns (35.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.555    -0.540    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X28Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[0]/Q
                         net (fo=7, routed)           0.116    -0.259    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg_n_0_[0]
    SLICE_X29Y28         LUT3 (Prop_lut3_I1_O)        0.045    -0.214 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.214    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/plusOp__0[2]
    SLICE_X29Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.821    -0.776    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/I_CLK_50MHZ
    SLICE_X29Y28         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[2]/C
                         clock pessimism              0.249    -0.527    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.091    -0.436    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_data/counter_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.755%)  route 0.135ns (39.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.552    -0.543    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/I_CLK_50MHZ
    SLICE_X24Y27         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[0]/Q
                         net (fo=7, routed)           0.135    -0.244    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg_n_0_[0]
    SLICE_X24Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.199 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/plusOp[5]
    SLICE_X24Y27         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.817    -0.780    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/I_CLK_50MHZ
    SLICE_X24Y27         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[5]/C
                         clock pessimism              0.237    -0.543    
    SLICE_X24Y27         FDRE (Hold_fdre_C_D)         0.121    -0.422    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/counter_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_dgn_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   dgn_i/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X23Y28     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X23Y30     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X23Y30     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X23Y28     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X23Y28     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X23Y28     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X23Y29     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X23Y29     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y30     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y30     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y29     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y29     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y29     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y29     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y30     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y30     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y29     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/flipflops_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y29     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/debounce_ps2_clk/result_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y28     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y30     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y30     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y28     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y28     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y28     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y29     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y29     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y29     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X23Y29     dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/count_idle_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_dgn_clk_wiz_1
  To Clock:  clk_out3_dgn_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.768ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_dgn_clk_wiz_1 rise@8.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 1.270ns (46.011%)  route 1.490ns (53.989%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 6.623 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.663    -0.730    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/Q
                         net (fo=1, routed)           1.075     0.801    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[4]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.124     0.925 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     0.925    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.458 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.458    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.615 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.415     2.030    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X32Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489     6.623    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                         clock pessimism              0.622     7.245    
                         clock uncertainty           -0.069     7.176    
    SLICE_X32Y22         FDRE (Setup_fdre_C_CE)      -0.377     6.799    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.799    
                         arrival time                          -2.030    
  -------------------------------------------------------------------
                         slack                                  4.768    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_dgn_clk_wiz_1 rise@8.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.270ns (46.781%)  route 1.445ns (53.219%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 6.623 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.663    -0.730    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/Q
                         net (fo=1, routed)           1.075     0.801    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[4]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.124     0.925 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     0.925    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.458 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.458    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.615 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.370     1.985    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489     6.623    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
                         clock pessimism              0.588     7.211    
                         clock uncertainty           -0.069     7.142    
    SLICE_X34Y22         FDRE (Setup_fdre_C_CE)      -0.377     6.765    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                          6.765    
                         arrival time                          -1.985    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_dgn_clk_wiz_1 rise@8.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.270ns (46.781%)  route 1.445ns (53.219%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 6.623 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.663    -0.730    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/Q
                         net (fo=1, routed)           1.075     0.801    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[4]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.124     0.925 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     0.925    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.458 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.458    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.615 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.370     1.985    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489     6.623    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
                         clock pessimism              0.588     7.211    
                         clock uncertainty           -0.069     7.142    
    SLICE_X34Y22         FDRE (Setup_fdre_C_CE)      -0.377     6.765    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]
  -------------------------------------------------------------------
                         required time                          6.765    
                         arrival time                          -1.985    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_dgn_clk_wiz_1 rise@8.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.270ns (46.781%)  route 1.445ns (53.219%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 6.623 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.663    -0.730    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/Q
                         net (fo=1, routed)           1.075     0.801    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[4]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.124     0.925 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     0.925    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.458 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.458    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.615 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.370     1.985    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489     6.623    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/C
                         clock pessimism              0.588     7.211    
                         clock uncertainty           -0.069     7.142    
    SLICE_X34Y22         FDRE (Setup_fdre_C_CE)      -0.377     6.765    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                          6.765    
                         arrival time                          -1.985    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_dgn_clk_wiz_1 rise@8.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.270ns (46.781%)  route 1.445ns (53.219%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 6.623 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.663    -0.730    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/Q
                         net (fo=1, routed)           1.075     0.801    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[4]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.124     0.925 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     0.925    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.458 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.458    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.615 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.370     1.985    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489     6.623    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/C
                         clock pessimism              0.588     7.211    
                         clock uncertainty           -0.069     7.142    
    SLICE_X34Y22         FDRE (Setup_fdre_C_CE)      -0.377     6.765    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]
  -------------------------------------------------------------------
                         required time                          6.765    
                         arrival time                          -1.985    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_dgn_clk_wiz_1 rise@8.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.270ns (46.781%)  route 1.445ns (53.219%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 6.623 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.663    -0.730    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/Q
                         net (fo=1, routed)           1.075     0.801    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[4]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.124     0.925 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     0.925    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.458 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.458    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.615 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.370     1.985    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489     6.623    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/C
                         clock pessimism              0.588     7.211    
                         clock uncertainty           -0.069     7.142    
    SLICE_X34Y22         FDRE (Setup_fdre_C_CE)      -0.377     6.765    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                          6.765    
                         arrival time                          -1.985    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_dgn_clk_wiz_1 rise@8.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.270ns (46.781%)  route 1.445ns (53.219%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 6.623 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.663    -0.730    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/Q
                         net (fo=1, routed)           1.075     0.801    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[4]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.124     0.925 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     0.925    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.458 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.458    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.615 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.370     1.985    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489     6.623    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                         clock pessimism              0.588     7.211    
                         clock uncertainty           -0.069     7.142    
    SLICE_X34Y22         FDRE (Setup_fdre_C_CE)      -0.377     6.765    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]
  -------------------------------------------------------------------
                         required time                          6.765    
                         arrival time                          -1.985    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_dgn_clk_wiz_1 rise@8.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.270ns (46.781%)  route 1.445ns (53.219%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 6.623 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.663    -0.730    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/Q
                         net (fo=1, routed)           1.075     0.801    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[4]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.124     0.925 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     0.925    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.458 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.458    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.615 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.370     1.985    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489     6.623    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/C
                         clock pessimism              0.588     7.211    
                         clock uncertainty           -0.069     7.142    
    SLICE_X34Y22         FDRE (Setup_fdre_C_CE)      -0.377     6.765    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]
  -------------------------------------------------------------------
                         required time                          6.765    
                         arrival time                          -1.985    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_dgn_clk_wiz_1 rise@8.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.270ns (46.781%)  route 1.445ns (53.219%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 6.623 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.663    -0.730    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/Q
                         net (fo=1, routed)           1.075     0.801    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[4]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.124     0.925 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     0.925    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.458 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.458    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.615 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.370     1.985    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489     6.623    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/C
                         clock pessimism              0.588     7.211    
                         clock uncertainty           -0.069     7.142    
    SLICE_X34Y22         FDRE (Setup_fdre_C_CE)      -0.377     6.765    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]
  -------------------------------------------------------------------
                         required time                          6.765    
                         arrival time                          -1.985    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_dgn_clk_wiz_1 rise@8.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 1.270ns (46.849%)  route 1.441ns (53.151%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.663    -0.730    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/Q
                         net (fo=1, routed)           1.075     0.801    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[4]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.124     0.925 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000     0.925    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.458 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.458    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.615 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.366     1.981    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X32Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     5.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.488     6.622    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                         clock pessimism              0.622     7.244    
                         clock uncertainty           -0.069     7.175    
    SLICE_X32Y23         FDRE (Setup_fdre_C_CE)      -0.377     6.798    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.798    
                         arrival time                          -1.981    
  -------------------------------------------------------------------
                         slack                                  4.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.383ns (57.191%)  route 0.287ns (42.809%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.260    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[3]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.045    -0.215 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    -0.215    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.063 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.063    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.018 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.148     0.130    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.821    -0.776    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X34Y22         FDRE (Hold_fdre_C_CE)       -0.087    -0.594    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.383ns (57.191%)  route 0.287ns (42.809%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.260    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[3]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.045    -0.215 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    -0.215    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.063 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.063    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.018 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.148     0.130    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.821    -0.776    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X34Y22         FDRE (Hold_fdre_C_CE)       -0.087    -0.594    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.383ns (57.191%)  route 0.287ns (42.809%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.260    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[3]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.045    -0.215 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    -0.215    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.063 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.063    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.018 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.148     0.130    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.821    -0.776    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X34Y22         FDRE (Hold_fdre_C_CE)       -0.087    -0.594    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.383ns (57.191%)  route 0.287ns (42.809%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.260    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[3]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.045    -0.215 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    -0.215    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.063 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.063    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.018 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.148     0.130    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.821    -0.776    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X34Y22         FDRE (Hold_fdre_C_CE)       -0.087    -0.594    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.383ns (57.191%)  route 0.287ns (42.809%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.260    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[3]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.045    -0.215 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    -0.215    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.063 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.063    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.018 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.148     0.130    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.821    -0.776    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X34Y22         FDRE (Hold_fdre_C_CE)       -0.087    -0.594    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.383ns (57.191%)  route 0.287ns (42.809%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.260    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[3]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.045    -0.215 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    -0.215    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.063 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.063    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.018 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.148     0.130    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.821    -0.776    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X34Y22         FDRE (Hold_fdre_C_CE)       -0.087    -0.594    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.383ns (57.191%)  route 0.287ns (42.809%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.260    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[3]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.045    -0.215 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    -0.215    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.063 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.063    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.018 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.148     0.130    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.821    -0.776    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X34Y22         FDRE (Hold_fdre_C_CE)       -0.087    -0.594    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.383ns (57.191%)  route 0.287ns (42.809%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.260    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[3]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.045    -0.215 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    -0.215    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.063 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.063    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.018 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.148     0.130    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.821    -0.776    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X34Y22         FDRE (Hold_fdre_C_CE)       -0.087    -0.594    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.383ns (57.444%)  route 0.284ns (42.556%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.260    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[3]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.045    -0.215 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    -0.215    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.063 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.063    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.018 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.145     0.127    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X32Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.818    -0.779    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                         clock pessimism              0.250    -0.529    
    SLICE_X32Y23         FDRE (Hold_fdre_C_CE)       -0.087    -0.616    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.383ns (57.444%)  route 0.284ns (42.556%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.260    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr[3]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.045    -0.215 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    -0.215    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152    -0.063 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.063    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.018 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.145     0.127    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X32Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.818    -0.779    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
                         clock pessimism              0.250    -0.529    
    SLICE_X32Y23         FDRE (Hold_fdre_C_CE)       -0.087    -0.616    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.743    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_dgn_clk_wiz_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   dgn_i/clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X32Y23     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X32Y22     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y22     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X32Y23     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X32Y23     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X32Y23     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y22     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X34Y22     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y23     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y23     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y22     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y22     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y22     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y22     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y23     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y23     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y23     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y23     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y23     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y23     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y22     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y22     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X34Y22     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y23     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y23     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y23     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y23     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y23     dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dgn_clk_wiz_1
  To Clock:  clkfbout_dgn_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dgn_clk_wiz_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   dgn_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_dgn_clk_wiz_1
  To Clock:  clk_out1_dgn_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        7.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/IRQ_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.580ns (24.037%)  route 1.833ns (75.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 8.701 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.743    -0.650    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X37Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/Q
                         net (fo=2, routed)           1.833     1.639    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/PS2_new_sig
    SLICE_X36Y30         LUT6 (Prop_lut6_I1_O)        0.124     1.763 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/IRQ_I_i_1/O
                         net (fo=1, routed)           0.000     1.763    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD_n_1
    SLICE_X36Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/IRQ_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.567     8.701    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/IRQ_I_reg/C
                         clock pessimism              0.302     9.004    
                         clock uncertainty           -0.200     8.804    
    SLICE_X36Y30         FDRE (Setup_fdre_C_D)        0.029     8.833    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/IRQ_I_reg
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                          -1.763    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.176ns  (required time - arrival time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/previous_ps2_code_new_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.456ns (20.448%)  route 1.774ns (79.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 8.701 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.743    -0.650    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X37Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.194 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/Q
                         net (fo=2, routed)           1.774     1.580    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/PS2_new_sig
    SLICE_X36Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/previous_ps2_code_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.567     8.701    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/previous_ps2_code_new_reg/C
                         clock pessimism              0.302     9.004    
                         clock uncertainty           -0.200     8.804    
    SLICE_X36Y30         FDRE (Setup_fdre_C_D)       -0.047     8.757    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/previous_ps2_code_new_reg
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                          -1.580    
  -------------------------------------------------------------------
                         slack                                  7.176    

Slack (MET) :             7.234ns  (required time - arrival time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.518ns (23.644%)  route 1.673ns (76.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 8.625 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.665    -0.728    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X28Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[2]/Q
                         net (fo=1, routed)           1.673     1.463    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X30Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.491     8.625    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.302     8.928    
                         clock uncertainty           -0.200     8.728    
    SLICE_X30Y29         FDRE (Setup_fdre_C_D)       -0.031     8.697    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -1.463    
  -------------------------------------------------------------------
                         slack                                  7.234    

Slack (MET) :             7.269ns  (required time - arrival time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.518ns (24.178%)  route 1.624ns (75.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 8.625 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.664    -0.729    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[5]/Q
                         net (fo=1, routed)           1.624     1.414    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X30Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.491     8.625    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.302     8.928    
                         clock uncertainty           -0.200     8.728    
    SLICE_X30Y29         FDRE (Setup_fdre_C_D)       -0.045     8.683    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  7.269    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.478ns (24.867%)  route 1.444ns (75.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 8.625 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.664    -0.729    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.478    -0.251 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[6]/Q
                         net (fo=1, routed)           1.444     1.193    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X30Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.491     8.625    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.302     8.928    
                         clock uncertainty           -0.200     8.728    
    SLICE_X30Y29         FDRE (Setup_fdre_C_D)       -0.199     8.529    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          8.529    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.390ns  (required time - arrival time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.518ns (25.462%)  route 1.516ns (74.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 8.625 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.665    -0.728    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X28Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.210 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[0]/Q
                         net (fo=1, routed)           1.516     1.307    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X30Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.491     8.625    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.302     8.928    
                         clock uncertainty           -0.200     8.728    
    SLICE_X30Y30         FDRE (Setup_fdre_C_D)       -0.031     8.697    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -1.307    
  -------------------------------------------------------------------
                         slack                                  7.390    

Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.518ns (25.866%)  route 1.485ns (74.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.664    -0.729    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[1]/Q
                         net (fo=1, routed)           1.485     1.274    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X32Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.492     8.626    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.302     8.929    
                         clock uncertainty           -0.200     8.729    
    SLICE_X32Y29         FDRE (Setup_fdre_C_D)       -0.031     8.698    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -1.274    
  -------------------------------------------------------------------
                         slack                                  7.424    

Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.478ns (26.214%)  route 1.345ns (73.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.664    -0.729    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.478    -0.251 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[7]/Q
                         net (fo=1, routed)           1.345     1.095    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X32Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.492     8.626    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.302     8.929    
                         clock uncertainty           -0.200     8.729    
    SLICE_X32Y29         FDRE (Setup_fdre_C_D)       -0.205     8.524    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.518ns (26.642%)  route 1.426ns (73.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.664    -0.729    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[3]/Q
                         net (fo=1, routed)           1.426     1.216    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X32Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.492     8.626    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.302     8.929    
                         clock uncertainty           -0.200     8.729    
    SLICE_X32Y29         FDRE (Setup_fdre_C_D)       -0.045     8.684    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -1.216    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.487ns  (required time - arrival time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.518ns (26.669%)  route 1.424ns (73.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.664    -0.729    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.211 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[4]/Q
                         net (fo=1, routed)           1.424     1.214    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X32Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.492     8.626    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.302     8.929    
                         clock uncertainty           -0.200     8.729    
    SLICE_X32Y29         FDRE (Setup_fdre_C_D)       -0.028     8.701    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  7.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.148ns (20.869%)  route 0.561ns (79.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.556    -0.539    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.148    -0.391 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[6]/Q
                         net (fo=1, routed)           0.561     0.171    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X30Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.822    -0.775    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.552    -0.223    
                         clock uncertainty            0.200    -0.023    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.010    -0.013    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.171    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.164ns (20.769%)  route 0.626ns (79.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.556    -0.539    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[1]/Q
                         net (fo=1, routed)           0.626     0.251    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X32Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.822    -0.775    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.552    -0.223    
                         clock uncertainty            0.200    -0.023    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.059     0.036    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.164ns (20.339%)  route 0.642ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.556    -0.539    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[4]/Q
                         net (fo=1, routed)           0.642     0.268    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X32Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.822    -0.775    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.552    -0.223    
                         clock uncertainty            0.200    -0.023    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.063     0.040    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.164ns (20.591%)  route 0.632ns (79.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.556    -0.539    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[5]/Q
                         net (fo=1, routed)           0.632     0.258    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X30Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.822    -0.775    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.552    -0.223    
                         clock uncertainty            0.200    -0.023    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.052     0.029    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.164ns (20.339%)  route 0.642ns (79.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.556    -0.539    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[3]/Q
                         net (fo=1, routed)           0.642     0.268    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X32Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.822    -0.775    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.552    -0.223    
                         clock uncertainty            0.200    -0.023    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.052     0.029    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.164ns (20.064%)  route 0.653ns (79.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.557    -0.538    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X28Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[0]/Q
                         net (fo=1, routed)           0.653     0.280    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X30Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.823    -0.774    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.200    -0.022    
    SLICE_X30Y30         FDRE (Hold_fdre_C_D)         0.059     0.037    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.148ns (18.700%)  route 0.643ns (81.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.556    -0.539    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X28Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.148    -0.391 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[7]/Q
                         net (fo=1, routed)           0.643     0.253    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X32Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.822    -0.775    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.552    -0.223    
                         clock uncertainty            0.200    -0.023    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.009    -0.014    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/previous_ps2_code_new_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.949%)  route 0.743ns (84.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.584    -0.511    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X37Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/Q
                         net (fo=2, routed)           0.743     0.373    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/PS2_new_sig
    SLICE_X36Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/previous_ps2_code_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.851    -0.746    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/previous_ps2_code_new_reg/C
                         clock pessimism              0.552    -0.194    
                         clock uncertainty            0.200     0.006    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.075     0.081    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/previous_ps2_code_new_reg
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.164ns (18.705%)  route 0.713ns (81.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.557    -0.538    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X28Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_reg[2]/Q
                         net (fo=1, routed)           0.713     0.339    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X30Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.822    -0.775    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y29         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.552    -0.223    
                         clock uncertainty            0.200    -0.023    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.059     0.036    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/IRQ_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.186ns (19.517%)  route 0.767ns (80.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.584    -0.511    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/I_CLK_50MHZ
    SLICE_X37Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/ps2_code_new_reg/Q
                         net (fo=2, routed)           0.767     0.397    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/PS2_new_sig
    SLICE_X36Y30         LUT6 (Prop_lut6_I1_O)        0.045     0.442 r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD/IRQ_I_i_1/O
                         net (fo=1, routed)           0.000     0.442    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/KEYBOARD_n_1
    SLICE_X36Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/IRQ_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.851    -0.746    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y30         FDRE                                         r  dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/IRQ_I_reg/C
                         clock pessimism              0.552    -0.194    
                         clock uncertainty            0.200     0.006    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.091     0.097    dgn_i/kybd_slv_0/U0/kybd_slv_v1_0_S00_AXI_inst/IRQ_I_reg
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.345    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_dgn_clk_wiz_1
  To Clock:  clk_out1_dgn_clk_wiz_1

Setup :           80  Failing Endpoints,  Worst Slack       -2.925ns,  Total Violation     -155.478ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.925ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out3_dgn_clk_wiz_1 rise@8.000ns)
  Data Path Delay:        3.980ns  (logic 1.481ns (37.214%)  route 2.499ns (62.786%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 7.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     9.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996     3.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     5.506    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.607 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.660     7.267    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.478     7.745 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/Q
                         net (fo=3, routed)           1.723     9.468    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[5]
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.296     9.764 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_7/O
                         net (fo=1, routed)           0.000     9.764    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_7_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.314 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.314    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.471 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.776    11.247    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X27Y26         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.487     8.621    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y26         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[7]/C
                         clock pessimism              0.302     8.924    
                         clock uncertainty           -0.192     8.732    
    SLICE_X27Y26         FDRE (Setup_fdre_C_CE)      -0.410     8.322    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                         -11.247    
  -------------------------------------------------------------------
                         slack                                 -2.925    

Slack (VIOLATED) :        -2.914ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out3_dgn_clk_wiz_1 rise@8.000ns)
  Data Path Delay:        3.970ns  (logic 1.481ns (37.305%)  route 2.489ns (62.695%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 7.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     9.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996     3.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     5.506    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.607 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.660     7.267    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.478     7.745 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/Q
                         net (fo=3, routed)           1.723     9.468    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[5]
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.296     9.764 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_7/O
                         net (fo=1, routed)           0.000     9.764    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_7_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.314 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.314    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.471 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.766    11.237    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X27Y27         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.488     8.622    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y27         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[11]/C
                         clock pessimism              0.302     8.925    
                         clock uncertainty           -0.192     8.733    
    SLICE_X27Y27         FDRE (Setup_fdre_C_CE)      -0.410     8.323    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[11]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                         -11.237    
  -------------------------------------------------------------------
                         slack                                 -2.914    

Slack (VIOLATED) :        -2.905ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out3_dgn_clk_wiz_1 rise@8.000ns)
  Data Path Delay:        3.960ns  (logic 1.481ns (37.402%)  route 2.479ns (62.598%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 7.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     9.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996     3.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     5.506    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.607 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.660     7.267    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.478     7.745 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/Q
                         net (fo=3, routed)           1.723     9.468    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[5]
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.296     9.764 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_7/O
                         net (fo=1, routed)           0.000     9.764    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_7_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.314 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.314    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.471 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.756    11.227    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X26Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.487     8.621    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]/C
                         clock pessimism              0.302     8.924    
                         clock uncertainty           -0.192     8.732    
    SLICE_X26Y23         FDRE (Setup_fdre_C_CE)      -0.410     8.322    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                 -2.905    

Slack (VIOLATED) :        -2.893ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out3_dgn_clk_wiz_1 rise@8.000ns)
  Data Path Delay:        3.951ns  (logic 1.481ns (37.487%)  route 2.470ns (62.513%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 8.624 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 7.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     9.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996     3.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     5.506    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.607 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.660     7.267    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.478     7.745 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/Q
                         net (fo=3, routed)           1.723     9.468    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[5]
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.296     9.764 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_7/O
                         net (fo=1, routed)           0.000     9.764    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_7_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.314 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.314    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.471 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.747    11.218    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X31Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.490     8.624    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[22]/C
                         clock pessimism              0.302     8.927    
                         clock uncertainty           -0.192     8.735    
    SLICE_X31Y21         FDRE (Setup_fdre_C_CE)      -0.410     8.325    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[22]
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                         -11.218    
  -------------------------------------------------------------------
                         slack                                 -2.893    

Slack (VIOLATED) :        -2.882ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out3_dgn_clk_wiz_1 rise@8.000ns)
  Data Path Delay:        3.938ns  (logic 1.481ns (37.613%)  route 2.457ns (62.387%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 7.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     9.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996     3.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     5.506    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.607 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.660     7.267    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.478     7.745 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/Q
                         net (fo=3, routed)           1.723     9.468    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[5]
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.296     9.764 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_7/O
                         net (fo=1, routed)           0.000     9.764    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_7_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.314 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.314    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.471 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.734    11.205    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X31Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.488     8.622    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[1]/C
                         clock pessimism              0.302     8.925    
                         clock uncertainty           -0.192     8.733    
    SLICE_X31Y22         FDRE (Setup_fdre_C_CE)      -0.410     8.323    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                         -11.205    
  -------------------------------------------------------------------
                         slack                                 -2.882    

Slack (VIOLATED) :        -2.882ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out3_dgn_clk_wiz_1 rise@8.000ns)
  Data Path Delay:        3.938ns  (logic 1.481ns (37.613%)  route 2.457ns (62.387%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 7.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     9.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996     3.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     5.506    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.607 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.660     7.267    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.478     7.745 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/Q
                         net (fo=3, routed)           1.723     9.468    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[5]
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.296     9.764 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_7/O
                         net (fo=1, routed)           0.000     9.764    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_7_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.314 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.314    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.471 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.734    11.205    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X31Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.488     8.622    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[2]/C
                         clock pessimism              0.302     8.925    
                         clock uncertainty           -0.192     8.733    
    SLICE_X31Y22         FDRE (Setup_fdre_C_CE)      -0.410     8.323    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                         -11.205    
  -------------------------------------------------------------------
                         slack                                 -2.882    

Slack (VIOLATED) :        -2.882ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out3_dgn_clk_wiz_1 rise@8.000ns)
  Data Path Delay:        3.938ns  (logic 1.481ns (37.613%)  route 2.457ns (62.387%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 7.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     9.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996     3.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     5.506    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.607 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.660     7.267    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.478     7.745 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/Q
                         net (fo=3, routed)           1.723     9.468    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[5]
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.296     9.764 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_7/O
                         net (fo=1, routed)           0.000     9.764    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_7_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.314 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.314    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.471 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.734    11.205    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X31Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.488     8.622    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[4]/C
                         clock pessimism              0.302     8.925    
                         clock uncertainty           -0.192     8.733    
    SLICE_X31Y22         FDRE (Setup_fdre_C_CE)      -0.410     8.323    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                         -11.205    
  -------------------------------------------------------------------
                         slack                                 -2.882    

Slack (VIOLATED) :        -2.882ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out3_dgn_clk_wiz_1 rise@8.000ns)
  Data Path Delay:        3.938ns  (logic 1.481ns (37.613%)  route 2.457ns (62.387%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 7.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     9.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996     3.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     5.506    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.607 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.660     7.267    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.478     7.745 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/Q
                         net (fo=3, routed)           1.723     9.468    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[5]
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.296     9.764 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_7/O
                         net (fo=1, routed)           0.000     9.764    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_7_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.314 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.314    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.471 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.734    11.205    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X31Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.488     8.622    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[7]/C
                         clock pessimism              0.302     8.925    
                         clock uncertainty           -0.192     8.733    
    SLICE_X31Y22         FDRE (Setup_fdre_C_CE)      -0.410     8.323    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                         -11.205    
  -------------------------------------------------------------------
                         slack                                 -2.882    

Slack (VIOLATED) :        -2.866ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out3_dgn_clk_wiz_1 rise@8.000ns)
  Data Path Delay:        3.958ns  (logic 1.481ns (37.418%)  route 2.477ns (62.582%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 7.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     9.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996     3.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     5.506    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.607 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.660     7.267    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.478     7.745 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/Q
                         net (fo=3, routed)           1.723     9.468    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[5]
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.296     9.764 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_7/O
                         net (fo=1, routed)           0.000     9.764    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_7_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.314 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.314    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.471 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.754    11.225    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X28Y27         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.488     8.622    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y27         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[10]/C
                         clock pessimism              0.302     8.925    
                         clock uncertainty           -0.192     8.733    
    SLICE_X28Y27         FDRE (Setup_fdre_C_CE)      -0.374     8.359    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[10]
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                 -2.866    

Slack (VIOLATED) :        -2.866ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_dgn_clk_wiz_1 rise@10.000ns - clk_out3_dgn_clk_wiz_1 rise@8.000ns)
  Data Path Delay:        3.958ns  (logic 1.481ns (37.418%)  route 2.477ns (62.582%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 7.267 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     9.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996     3.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760     5.506    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.607 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.660     7.267    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.478     7.745 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/Q
                         net (fo=3, routed)           1.723     9.468    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[5]
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.296     9.764 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_7/O
                         net (fo=1, routed)           0.000     9.764    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data[31]_i_7_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.314 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.314    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_2_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.471 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1/CO[1]
                         net (fo=48, routed)          0.754    11.225    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]_i_1_n_2
    SLICE_X28Y27         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.488     8.622    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y27         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[6]/C
                         clock pessimism              0.302     8.925    
                         clock uncertainty           -0.192     8.733    
    SLICE_X28Y27         FDRE (Setup_fdre_C_CE)      -0.374     8.359    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                 -2.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.164ns (24.237%)  route 0.513ns (75.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.553    -0.542    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/Q
                         net (fo=3, routed)           0.513     0.135    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[13]
    SLICE_X31Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.817    -0.780    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[13]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.192    -0.036    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.061     0.025    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.164ns (21.845%)  route 0.587ns (78.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.553    -0.542    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/Q
                         net (fo=3, routed)           0.587     0.209    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[14]
    SLICE_X31Y26         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.818    -0.779    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y26         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[14]/C
                         clock pessimism              0.552    -0.227    
                         clock uncertainty            0.192    -0.035    
    SLICE_X31Y26         FDRE (Hold_fdre_C_D)         0.066     0.031    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.148ns (21.038%)  route 0.555ns (78.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.553    -0.542    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.148    -0.394 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/Q
                         net (fo=3, routed)           0.555     0.162    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[3]
    SLICE_X30Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.820    -0.777    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[3]/C
                         clock pessimism              0.552    -0.225    
                         clock uncertainty            0.192    -0.033    
    SLICE_X30Y22         FDRE (Hold_fdre_C_D)         0.011    -0.022    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.164ns (21.240%)  route 0.608ns (78.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.553    -0.542    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/Q
                         net (fo=3, routed)           0.608     0.231    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[13]
    SLICE_X31Y26         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.818    -0.779    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y26         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[13]/C
                         clock pessimism              0.552    -0.227    
                         clock uncertainty            0.192    -0.035    
    SLICE_X31Y26         FDRE (Hold_fdre_C_D)         0.070     0.035    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.148ns (19.860%)  route 0.597ns (80.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.553    -0.542    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.148    -0.394 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/Q
                         net (fo=3, routed)           0.597     0.204    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[9]
    SLICE_X30Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.820    -0.777    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[9]/C
                         clock pessimism              0.552    -0.225    
                         clock uncertainty            0.192    -0.033    
    SLICE_X30Y22         FDRE (Hold_fdre_C_D)         0.022    -0.011    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.164ns (20.588%)  route 0.633ns (79.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/Q
                         net (fo=3, routed)           0.633     0.257    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[10]
    SLICE_X30Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.818    -0.779    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[10]/C
                         clock pessimism              0.552    -0.227    
                         clock uncertainty            0.192    -0.035    
    SLICE_X30Y23         FDRE (Hold_fdre_C_D)         0.076     0.041    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.148ns (19.026%)  route 0.630ns (80.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.148    -0.392 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/Q
                         net (fo=3, routed)           0.630     0.238    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[5]
    SLICE_X30Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.820    -0.777    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[5]/C
                         clock pessimism              0.552    -0.225    
                         clock uncertainty            0.192    -0.033    
    SLICE_X30Y22         FDRE (Hold_fdre_C_D)         0.011    -0.022    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.690%)  route 0.644ns (81.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.553    -0.542    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.148    -0.394 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/Q
                         net (fo=3, routed)           0.644     0.250    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[0]
    SLICE_X30Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.818    -0.779    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[0]/C
                         clock pessimism              0.552    -0.227    
                         clock uncertainty            0.192    -0.035    
    SLICE_X30Y23         FDRE (Hold_fdre_C_D)         0.022    -0.013    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.164ns (19.447%)  route 0.679ns (80.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/Q
                         net (fo=3, routed)           0.679     0.304    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[8]
    SLICE_X29Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.818    -0.779    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[8]/C
                         clock pessimism              0.552    -0.227    
                         clock uncertainty            0.192    -0.035    
    SLICE_X29Y23         FDRE (Hold_fdre_C_D)         0.072     0.037    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/previous_bram_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dgn_clk_wiz_1 rise@0.000ns - clk_out3_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.164ns (19.255%)  route 0.688ns (80.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/Q
                         net (fo=3, routed)           0.688     0.312    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_addr[8]
    SLICE_X30Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.820    -0.777    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[8]/C
                         clock pessimism              0.552    -0.225    
                         clock uncertainty            0.192    -0.033    
    SLICE_X30Y22         FDRE (Hold_fdre_C_D)         0.076     0.043    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dgn_clk_wiz_1
  To Clock:  clk_out3_dgn_clk_wiz_1

Setup :            5  Failing Endpoints,  Worst Slack       -1.342ns,  Total Violation       -5.516ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.342ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out3_dgn_clk_wiz_1 rise@32.000ns - clk_out1_dgn_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        2.922ns  (logic 0.877ns (30.013%)  route 2.045ns (69.987%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 30.619 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.737ns = ( 29.263 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    31.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.656    29.263    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDRE (Prop_fdre_C_Q)         0.456    29.719 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[23]/Q
                         net (fo=2, routed)           2.045    31.764    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[23]
    SLICE_X28Y24         LUT5 (Prop_lut5_I1_O)        0.124    31.888 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[1]_i_6/O
                         net (fo=1, routed)           0.000    31.888    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[1]_i_6_n_0
    SLICE_X28Y24         MUXF7 (Prop_muxf7_I0_O)      0.209    32.097 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    32.097    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_3_n_0
    SLICE_X28Y24         MUXF8 (Prop_muxf8_I1_O)      0.088    32.185 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    32.185    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1_n_0
    SLICE_X28Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    33.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    27.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    29.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.485    30.619    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X28Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/C
                         clock pessimism              0.302    30.922    
                         clock uncertainty           -0.192    30.730    
    SLICE_X28Y24         FDRE (Setup_fdre_C_D)        0.113    30.843    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         30.843    
                         arrival time                         -32.185    
  -------------------------------------------------------------------
                         slack                                 -1.342    

Slack (VIOLATED) :        -1.169ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out3_dgn_clk_wiz_1 rise@32.000ns - clk_out1_dgn_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        2.696ns  (logic 0.792ns (29.373%)  route 1.904ns (70.627%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 30.619 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 29.267 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    31.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.660    29.267    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y27         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.456    29.723 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[0]/Q
                         net (fo=1, routed)           1.904    31.628    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[0]
    SLICE_X29Y25         LUT6 (Prop_lut6_I5_O)        0.124    31.752 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp[3]_i_2/O
                         net (fo=1, routed)           0.000    31.752    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp[3]_i_2_n_0
    SLICE_X29Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    31.964 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    31.964    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]_i_1_n_0
    SLICE_X29Y25         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    33.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    27.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    29.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.485    30.619    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X29Y25         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/C
                         clock pessimism              0.302    30.922    
                         clock uncertainty           -0.192    30.730    
    SLICE_X29Y25         FDRE (Setup_fdre_C_D)        0.064    30.794    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         30.794    
                         arrival time                         -31.964    
  -------------------------------------------------------------------
                         slack                                 -1.169    

Slack (VIOLATED) :        -1.039ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out3_dgn_clk_wiz_1 rise@32.000ns - clk_out1_dgn_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        2.566ns  (logic 0.854ns (33.287%)  route 1.712ns (66.713%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 30.619 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.733ns = ( 29.267 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    31.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.660    29.267    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y27         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.518    29.785 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[10]/Q
                         net (fo=2, routed)           1.712    31.497    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[10]
    SLICE_X29Y24         LUT6 (Prop_lut6_I1_O)        0.124    31.621 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_2/O
                         net (fo=1, routed)           0.000    31.621    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_2_n_0
    SLICE_X29Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    31.833 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    31.833    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1_n_0
    SLICE_X29Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    33.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    27.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    29.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.485    30.619    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X29Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/C
                         clock pessimism              0.302    30.922    
                         clock uncertainty           -0.192    30.730    
    SLICE_X29Y24         FDRE (Setup_fdre_C_D)        0.064    30.794    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         30.794    
                         arrival time                         -31.833    
  -------------------------------------------------------------------
                         slack                                 -1.039    

Slack (VIOLATED) :        -1.020ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out3_dgn_clk_wiz_1 rise@32.000ns - clk_out1_dgn_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        2.548ns  (logic 0.880ns (34.540%)  route 1.668ns (65.460%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 30.619 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.734ns = ( 29.266 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    31.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.659    29.266    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y26         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518    29.784 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[15]/Q
                         net (fo=2, routed)           1.668    31.452    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[15]
    SLICE_X29Y24         LUT6 (Prop_lut6_I0_O)        0.124    31.576 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[3]_i_2/O
                         net (fo=1, routed)           0.000    31.576    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[3]_i_2_n_0
    SLICE_X29Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    31.814 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    31.814    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1_n_0
    SLICE_X29Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    33.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    27.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    29.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.485    30.619    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X29Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/C
                         clock pessimism              0.302    30.922    
                         clock uncertainty           -0.192    30.730    
    SLICE_X29Y24         FDRE (Setup_fdre_C_D)        0.064    30.794    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         30.794    
                         arrival time                         -31.814    
  -------------------------------------------------------------------
                         slack                                 -1.020    

Slack (VIOLATED) :        -0.945ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out3_dgn_clk_wiz_1 rise@32.000ns - clk_out1_dgn_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        2.475ns  (logic 0.887ns (35.834%)  route 1.588ns (64.166%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 30.619 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 29.264 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    31.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    25.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    27.506    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    27.607 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         1.657    29.264    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y25         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.518    29.782 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[25]/Q
                         net (fo=1, routed)           1.588    31.371    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[25]
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.124    31.495 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_3/O
                         net (fo=1, routed)           0.000    31.495    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_3_n_0
    SLICE_X29Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    31.740 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    31.740    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1_n_0
    SLICE_X29Y25         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    33.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    27.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    29.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    29.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.485    30.619    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X29Y25         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/C
                         clock pessimism              0.302    30.922    
                         clock uncertainty           -0.192    30.730    
    SLICE_X29Y25         FDRE (Setup_fdre_C_D)        0.064    30.794    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         30.794    
                         arrival time                         -31.740    
  -------------------------------------------------------------------
                         slack                                 -0.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.251ns (32.576%)  route 0.520ns (67.424%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.552    -0.543    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y25         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[28]/Q
                         net (fo=1, routed)           0.520     0.118    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[28]
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.045     0.163 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp[3]_i_3/O
                         net (fo=1, routed)           0.000     0.163    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp[3]_i_3_n_0
    SLICE_X29Y25         MUXF7 (Prop_muxf7_I1_O)      0.065     0.228 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.228    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]_i_1_n_0
    SLICE_X29Y25         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.817    -0.780    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X29Y25         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.192    -0.036    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.105     0.069    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.269ns (33.576%)  route 0.532ns (66.424%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.552    -0.543    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[27]/Q
                         net (fo=2, routed)           0.532     0.131    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[27]
    SLICE_X28Y24         LUT5 (Prop_lut5_I4_O)        0.045     0.176 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[1]_i_7/O
                         net (fo=1, routed)           0.000     0.176    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[1]_i_7_n_0
    SLICE_X28Y24         MUXF7 (Prop_muxf7_I1_O)      0.064     0.240 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     0.240    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_3_n_0
    SLICE_X28Y24         MUXF8 (Prop_muxf8_I1_O)      0.019     0.259 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.259    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1_n_0
    SLICE_X28Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.817    -0.780    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X28Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.192    -0.036    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.134     0.098    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.283ns (36.130%)  route 0.500ns (63.870%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.552    -0.543    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y25         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[21]/Q
                         net (fo=1, routed)           0.500     0.122    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[21]
    SLICE_X29Y25         LUT6 (Prop_lut6_I3_O)        0.045     0.167 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_3/O
                         net (fo=1, routed)           0.000     0.167    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_3_n_0
    SLICE_X29Y25         MUXF7 (Prop_muxf7_I1_O)      0.074     0.241 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.241    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1_n_0
    SLICE_X29Y25         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.817    -0.780    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X29Y25         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.192    -0.036    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.105     0.069    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.271ns (34.246%)  route 0.520ns (65.754%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y27         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[14]/Q
                         net (fo=2, routed)           0.520     0.145    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[14]
    SLICE_X29Y24         LUT6 (Prop_lut6_I0_O)        0.045     0.190 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_2/O
                         net (fo=1, routed)           0.000     0.190    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_2_n_0
    SLICE_X29Y24         MUXF7 (Prop_muxf7_I0_O)      0.062     0.252 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.252    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1_n_0
    SLICE_X29Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.817    -0.780    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X29Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.192    -0.036    
    SLICE_X29Y24         FDRE (Hold_fdre_C_D)         0.105     0.069    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dgn_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out1_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.257ns (31.159%)  route 0.568ns (68.841%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out1_dgn_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=377, routed)         0.552    -0.543    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y25         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[3]/Q
                         net (fo=2, routed)           0.568     0.166    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_0[3]
    SLICE_X29Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.211 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[3]_i_2/O
                         net (fo=1, routed)           0.000     0.211    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[3]_i_2_n_0
    SLICE_X29Y24         MUXF7 (Prop_muxf7_I0_O)      0.071     0.282 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.282    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1_n_0
    SLICE_X29Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.817    -0.780    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X29Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.192    -0.036    
    SLICE_X29Y24         FDRE (Hold_fdre_C_D)         0.105     0.069    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_dgn_clk_wiz_1
  To Clock:  clk_out3_dgn_clk_wiz_1

Setup :           50  Failing Endpoints,  Worst Slack       -3.119ns,  Total Violation      -93.875ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.119ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_clk_wiz_1 rise@24.000ns - clk_out2_dgn_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        6.108ns  (logic 4.823ns (78.962%)  route 1.285ns (21.038%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 22.623 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 19.360 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.753    19.360    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009    23.369 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           0.870    24.239    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_100
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124    24.363 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    24.363    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.896 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.896    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.415    25.468    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X32Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489    22.623    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C
                         clock pessimism              0.302    22.926    
                         clock uncertainty           -0.200    22.726    
    SLICE_X32Y22         FDRE (Setup_fdre_C_CE)      -0.377    22.349    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]
  -------------------------------------------------------------------
                         required time                         22.349    
                         arrival time                         -25.468    
  -------------------------------------------------------------------
                         slack                                 -3.119    

Slack (VIOLATED) :        -3.074ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_clk_wiz_1 rise@24.000ns - clk_out2_dgn_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        6.063ns  (logic 4.823ns (79.554%)  route 1.240ns (20.446%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 22.623 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 19.360 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.753    19.360    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009    23.369 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           0.870    24.239    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_100
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124    24.363 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    24.363    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.896 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.896    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.370    25.422    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489    22.623    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/C
                         clock pessimism              0.302    22.926    
                         clock uncertainty           -0.200    22.726    
    SLICE_X34Y22         FDRE (Setup_fdre_C_CE)      -0.377    22.349    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]
  -------------------------------------------------------------------
                         required time                         22.349    
                         arrival time                         -25.422    
  -------------------------------------------------------------------
                         slack                                 -3.074    

Slack (VIOLATED) :        -3.074ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_clk_wiz_1 rise@24.000ns - clk_out2_dgn_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        6.063ns  (logic 4.823ns (79.554%)  route 1.240ns (20.446%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 22.623 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 19.360 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.753    19.360    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009    23.369 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           0.870    24.239    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_100
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124    24.363 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    24.363    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.896 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.896    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.370    25.422    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489    22.623    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/C
                         clock pessimism              0.302    22.926    
                         clock uncertainty           -0.200    22.726    
    SLICE_X34Y22         FDRE (Setup_fdre_C_CE)      -0.377    22.349    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]
  -------------------------------------------------------------------
                         required time                         22.349    
                         arrival time                         -25.422    
  -------------------------------------------------------------------
                         slack                                 -3.074    

Slack (VIOLATED) :        -3.074ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_clk_wiz_1 rise@24.000ns - clk_out2_dgn_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        6.063ns  (logic 4.823ns (79.554%)  route 1.240ns (20.446%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 22.623 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 19.360 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.753    19.360    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009    23.369 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           0.870    24.239    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_100
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124    24.363 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    24.363    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.896 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.896    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.370    25.422    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489    22.623    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/C
                         clock pessimism              0.302    22.926    
                         clock uncertainty           -0.200    22.726    
    SLICE_X34Y22         FDRE (Setup_fdre_C_CE)      -0.377    22.349    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         22.349    
                         arrival time                         -25.422    
  -------------------------------------------------------------------
                         slack                                 -3.074    

Slack (VIOLATED) :        -3.074ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_clk_wiz_1 rise@24.000ns - clk_out2_dgn_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        6.063ns  (logic 4.823ns (79.554%)  route 1.240ns (20.446%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 22.623 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 19.360 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.753    19.360    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009    23.369 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           0.870    24.239    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_100
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124    24.363 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    24.363    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.896 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.896    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.370    25.422    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489    22.623    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/C
                         clock pessimism              0.302    22.926    
                         clock uncertainty           -0.200    22.726    
    SLICE_X34Y22         FDRE (Setup_fdre_C_CE)      -0.377    22.349    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]
  -------------------------------------------------------------------
                         required time                         22.349    
                         arrival time                         -25.422    
  -------------------------------------------------------------------
                         slack                                 -3.074    

Slack (VIOLATED) :        -3.074ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_clk_wiz_1 rise@24.000ns - clk_out2_dgn_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        6.063ns  (logic 4.823ns (79.554%)  route 1.240ns (20.446%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 22.623 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 19.360 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.753    19.360    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009    23.369 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           0.870    24.239    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_100
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124    24.363 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    24.363    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.896 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.896    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.370    25.422    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489    22.623    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/C
                         clock pessimism              0.302    22.926    
                         clock uncertainty           -0.200    22.726    
    SLICE_X34Y22         FDRE (Setup_fdre_C_CE)      -0.377    22.349    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         22.349    
                         arrival time                         -25.422    
  -------------------------------------------------------------------
                         slack                                 -3.074    

Slack (VIOLATED) :        -3.074ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_clk_wiz_1 rise@24.000ns - clk_out2_dgn_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        6.063ns  (logic 4.823ns (79.554%)  route 1.240ns (20.446%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 22.623 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 19.360 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.753    19.360    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009    23.369 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           0.870    24.239    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_100
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124    24.363 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    24.363    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.896 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.896    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.370    25.422    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489    22.623    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/C
                         clock pessimism              0.302    22.926    
                         clock uncertainty           -0.200    22.726    
    SLICE_X34Y22         FDRE (Setup_fdre_C_CE)      -0.377    22.349    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]
  -------------------------------------------------------------------
                         required time                         22.349    
                         arrival time                         -25.422    
  -------------------------------------------------------------------
                         slack                                 -3.074    

Slack (VIOLATED) :        -3.074ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_clk_wiz_1 rise@24.000ns - clk_out2_dgn_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        6.063ns  (logic 4.823ns (79.554%)  route 1.240ns (20.446%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 22.623 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 19.360 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.753    19.360    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009    23.369 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           0.870    24.239    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_100
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124    24.363 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    24.363    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.896 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.896    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.370    25.422    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489    22.623    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/C
                         clock pessimism              0.302    22.926    
                         clock uncertainty           -0.200    22.726    
    SLICE_X34Y22         FDRE (Setup_fdre_C_CE)      -0.377    22.349    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]
  -------------------------------------------------------------------
                         required time                         22.349    
                         arrival time                         -25.422    
  -------------------------------------------------------------------
                         slack                                 -3.074    

Slack (VIOLATED) :        -3.074ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_clk_wiz_1 rise@24.000ns - clk_out2_dgn_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        6.063ns  (logic 4.823ns (79.554%)  route 1.240ns (20.446%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 22.623 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 19.360 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.753    19.360    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009    23.369 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           0.870    24.239    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_100
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124    24.363 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    24.363    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.896 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.896    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.370    25.422    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.489    22.623    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X34Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/C
                         clock pessimism              0.302    22.926    
                         clock uncertainty           -0.200    22.726    
    SLICE_X34Y22         FDRE (Setup_fdre_C_CE)      -0.377    22.349    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]
  -------------------------------------------------------------------
                         required time                         22.349    
                         arrival time                         -25.422    
  -------------------------------------------------------------------
                         slack                                 -3.074    

Slack (VIOLATED) :        -3.071ns  (required time - arrival time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out3_dgn_clk_wiz_1 rise@24.000ns - clk_out2_dgn_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        6.059ns  (logic 4.823ns (79.605%)  route 1.236ns (20.395%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 22.622 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 19.360 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    21.457 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.742    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    15.746 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    17.506    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.607 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          1.753    19.360    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009    23.369 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[5]
                         net (fo=3, routed)           0.870    24.239    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_100
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124    24.363 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7/O
                         net (fo=1, routed)           0.000    24.363    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out[15]_i_7_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.896 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.896    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1/CO[1]
                         net (fo=16, routed)          0.366    25.418    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]_i_1_n_2
    SLICE_X32Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    25.387 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    26.549    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    19.444 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    21.043    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.134 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          1.488    22.622    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/C
                         clock pessimism              0.302    22.925    
                         clock uncertainty           -0.200    22.725    
    SLICE_X32Y23         FDRE (Setup_fdre_C_CE)      -0.377    22.348    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]
  -------------------------------------------------------------------
                         required time                         22.348    
                         arrival time                         -25.418    
  -------------------------------------------------------------------
                         slack                                 -3.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.304ns (32.982%)  route 0.618ns (67.018%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X28Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/Q
                         net (fo=23, routed)          0.618     0.242    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]
    SLICE_X28Y24         LUT5 (Prop_lut5_I2_O)        0.045     0.287 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[1]_i_4/O
                         net (fo=1, routed)           0.000     0.287    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[1]_i_4_n_0
    SLICE_X28Y24         MUXF7 (Prop_muxf7_I0_O)      0.073     0.360 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     0.360    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_2_n_0
    SLICE_X28Y24         MUXF8 (Prop_muxf8_I0_O)      0.022     0.382 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.382    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]_i_1_n_0
    SLICE_X28Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.817    -0.780    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X28Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.200    -0.028    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.134     0.106    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.280ns (31.191%)  route 0.618ns (68.809%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X28Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/Q
                         net (fo=23, routed)          0.618     0.242    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]
    SLICE_X29Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.287 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[3]_i_2/O
                         net (fo=1, routed)           0.000     0.287    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[3]_i_2_n_0
    SLICE_X29Y24         MUXF7 (Prop_muxf7_I0_O)      0.071     0.358 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.358    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]_i_1_n_0
    SLICE_X29Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.817    -0.780    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X29Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.200    -0.028    
    SLICE_X29Y24         FDRE (Hold_fdre_C_D)         0.105     0.077    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.280ns (30.678%)  route 0.633ns (69.322%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X28Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/Q
                         net (fo=23, routed)          0.633     0.257    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]
    SLICE_X29Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.302 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_2/O
                         net (fo=1, routed)           0.000     0.302    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp[3]_i_2_n_0
    SLICE_X29Y25         MUXF7 (Prop_muxf7_I0_O)      0.071     0.373 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.373    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]_i_1_n_0
    SLICE_X29Y25         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.817    -0.780    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X29Y25         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.200    -0.028    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.105     0.077    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_g_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.271ns (28.965%)  route 0.665ns (71.035%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X28Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/Q
                         net (fo=23, routed)          0.665     0.289    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]
    SLICE_X29Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.334 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp[3]_i_2/O
                         net (fo=1, routed)           0.000     0.334    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp[3]_i_2_n_0
    SLICE_X29Y25         MUXF7 (Prop_muxf7_I0_O)      0.062     0.396 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.396    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]_i_1_n_0
    SLICE_X29Y25         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.817    -0.780    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X29Y25         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.200    -0.028    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.105     0.077    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_b_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.274ns (29.209%)  route 0.664ns (70.791%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.555    -0.540    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    SLICE_X28Y22         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]/Q
                         net (fo=23, routed)          0.664     0.288    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/h_count_reg_reg[0]
    SLICE_X29Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.333 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_3/O
                         net (fo=1, routed)           0.000     0.333    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp[2]_i_3_n_0
    SLICE_X29Y24         MUXF7 (Prop_muxf7_I1_O)      0.065     0.398 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.398    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]_i_1_n_0
    SLICE_X29Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.817    -0.780    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X29Y24         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]/C
                         clock pessimism              0.552    -0.228    
                         clock uncertainty            0.200    -0.028    
    SLICE_X29Y24         FDRE (Hold_fdre_C_D)         0.105     0.077    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.674ns (79.319%)  route 0.176ns (20.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.644    -0.450    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.674     0.224 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[15]
                         net (fo=3, routed)           0.176     0.400    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_90
    SLICE_X33Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.818    -0.779    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[15]/C
                         clock pessimism              0.552    -0.227    
                         clock uncertainty            0.200    -0.027    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.072     0.045    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.674ns (78.323%)  route 0.187ns (21.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.644    -0.450    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.674     0.224 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[9]
                         net (fo=3, routed)           0.187     0.410    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_96
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.821    -0.776    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[9]/C
                         clock pessimism              0.552    -0.224    
                         clock uncertainty            0.200    -0.024    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.078     0.054    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.674ns (78.232%)  route 0.188ns (21.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.644    -0.450    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.674     0.224 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[7]
                         net (fo=3, routed)           0.188     0.411    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_98
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.821    -0.776    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y21         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/C
                         clock pessimism              0.552    -0.224    
                         clock uncertainty            0.200    -0.024    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.071     0.047    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.674ns (79.324%)  route 0.176ns (20.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.644    -0.450    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.674     0.224 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[9]
                         net (fo=3, routed)           0.176     0.400    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_96
    SLICE_X32Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.818    -0.779    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X32Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/C
                         clock pessimism              0.552    -0.227    
                         clock uncertainty            0.200    -0.027    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.053     0.026    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_dgn_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_dgn_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_dgn_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_dgn_clk_wiz_1 rise@0.000ns - clk_out2_dgn_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.674ns (78.693%)  route 0.182ns (21.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    dgn_i/clk_wiz/inst/clk_out2_dgn_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  dgn_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=72, routed)          0.644    -0.450    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_50MHZ
    DSP48_X1Y8           DSP48E1                                      r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.674     0.224 r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/P[12]
                         net (fo=3, routed)           0.182     0.406    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_n_93
    SLICE_X33Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_dgn_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    dgn_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  dgn_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    dgn_i/clk_wiz/inst/clk_in1_dgn_clk_wiz_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.154 r  dgn_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.626    dgn_i/clk_wiz/inst/clk_out3_dgn_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  dgn_i/clk_wiz/inst/clkout3_buf/O
                         net (fo=37, routed)          0.818    -0.779    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/I_CLK_125MHZ
    SLICE_X33Y23         FDRE                                         r  dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[12]/C
                         clock pessimism              0.552    -0.227    
                         clock uncertainty            0.200    -0.027    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.046     0.019    dgn_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.387    





