INFO: [VRFC 10-163] Analyzing VHDL file "C:/work/research/FSOTT/general_station_07_17/axi_i2c_new_sim/axi_i2c_new_sim/project_1.srcs/sources_1/ip/axi_iic_0/sim/axi_iic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_iic_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/work/research/FSOTT/general_station_07_17/axi_i2c_new_sim/axi_i2c_new_sim/project_1.srcs/sim_1/imports/10372131/axi_iic_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_iic_tb'
INFO: [VRFC 10-3107] analyzing entity 'i2c_slave'
