// Seed: 3843555274
module module_0 (
    input supply1 id_0
    , id_5,
    input tri1 id_1,
    input uwire id_2,
    input wand id_3
);
  tri1 id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  assign id_8 = id_5;
  assign id_9 = 1 - id_6;
  integer id_14 (
      .id_0(1 - 1'b0),
      .sum (id_10),
      .id_1(id_7)
  );
  logic [7:0][1] id_15;
  assign id_11 = id_2;
endmodule
module module_1 (
    input tri  id_0,
    input tri1 id_1
);
  assign id_3 = id_0 + ~|1;
  wire id_4;
  logic [7:0][1] id_5 = 1;
  wire id_6, id_7;
  module_0(
      id_0, id_1, id_0, id_0
  );
  wire id_8;
  assign id_3 = 1 ^ id_1;
endmodule
