#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
<<<<<<< HEAD
# Start of session at: Tue Nov 28 22:14:17 2017
# Process ID: 8096
# Current directory: C:/Users/fearl/Desktop/Final Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12104 C:\Users\fearl\Desktop\Final Project\Final Project.xpr
# Log file: C:/Users/fearl/Desktop/Final Project/vivado.log
# Journal file: C:/Users/fearl/Desktop/Final Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/fearl/Desktop/Final Project/Final Project.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/fearl/Desktop/Final Project/Final Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'gamestatetest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fearl/Desktop/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj gamestatetest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/Final Project/Final Project.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/Final Project/Final Project.srcs/sources_1/new/Gamestate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gamestate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/Final Project/Final Project.srcs/sources_1/new/PaddleControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PaddleControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/Final Project/Final Project.srcs/sources_1/new/ScoureCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScoreCount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/Final Project/Final Project.srcs/sources_1/new/displayMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module displayMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/Final Project/Final Project.srcs/sim_1/new/gamestatetest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gamestatetest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fearl/Desktop/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 298084fc74c44c14a6dac6d4e8e6ed6f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gamestatetest_behav xil_defaultlib.gamestatetest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider
Compiling module xil_defaultlib.PaddleControl
Compiling module xil_defaultlib.travelControl
Compiling module xil_defaultlib.ScoreCount
Compiling module xil_defaultlib.displayMux
Compiling module xil_defaultlib.Gamestate
Compiling module xil_defaultlib.gamestatetest
Compiling module xil_defaultlib.glbl
Built simulation snapshot gamestatetest_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/fearl/Desktop/Final -notrace
couldn't read file "C:/Users/fearl/Desktop/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 28 22:14:51 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fearl/Desktop/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "gamestatetest_behav -key {Behavioral:sim_1:Functional:gamestatetest} -tclbatch {gamestatetest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source gamestatetest.tcl
=======
# Start of session at: Wed Nov 22 16:43:06 2017
# Process ID: 8164
# Current directory: C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1504 C:\Users\fearl\Desktop\School\digital_circuits\ECE-2700\Final Project\Final Project.xpr
# Log file: C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/vivado.log
# Journal file: C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.xpr}
INFO: [Project 1-313] Project file moved from '/home/A01577421/Desktop/Final/Final Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Final Project.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 767.457 ; gain = 89.688
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'paddlesim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj paddlesim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/PaddleControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PaddleControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/paddlesim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paddlesim
ERROR: [VRFC 10-1412] syntax error near <= [C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/paddlesim.v:69]
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/paddlesim.v:72]
ERROR: [VRFC 10-1412] syntax error near <= [C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/paddlesim.v:76]
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/paddlesim.v:79]
ERROR: [VRFC 10-1412] syntax error near <= [C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/paddlesim.v:82]
ERROR: [VRFC 10-1412] syntax error near = [C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/paddlesim.v:85]
ERROR: [VRFC 10-1040] module paddlesim ignored due to previous errors [C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/paddlesim.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'paddlesim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj paddlesim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/PaddleControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PaddleControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/paddlesim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paddlesim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto e4217c9a19e947c6a4c3ad71d1d93f32 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot paddlesim_behav xil_defaultlib.paddlesim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.travelControl
Compiling module xil_defaultlib.PaddleControl
Compiling module xil_defaultlib.paddlesim
Compiling module xil_defaultlib.glbl
Built simulation snapshot paddlesim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final -notrace
couldn't read file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 22 17:00:47 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 774.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "paddlesim_behav -key {Behavioral:sim_1:Functional:paddlesim} -tclbatch {paddlesim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source paddlesim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'paddlesim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 774.477 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'paddlesim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj paddlesim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/PaddleControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PaddleControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/paddlesim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paddlesim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto e4217c9a19e947c6a4c3ad71d1d93f32 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot paddlesim_behav xil_defaultlib.paddlesim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.travelControl
Compiling module xil_defaultlib.PaddleControl
Compiling module xil_defaultlib.paddlesim
Compiling module xil_defaultlib.glbl
Built simulation snapshot paddlesim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final -notrace
couldn't read file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 22 17:12:02 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "paddlesim_behav -key {Behavioral:sim_1:Functional:paddlesim} -tclbatch {paddlesim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source paddlesim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'paddlesim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 787.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'paddlesim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj paddlesim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/PaddleControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PaddleControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/paddlesim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paddlesim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto e4217c9a19e947c6a4c3ad71d1d93f32 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot paddlesim_behav xil_defaultlib.paddlesim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.travelControl
Compiling module xil_defaultlib.PaddleControl
Compiling module xil_defaultlib.paddlesim
Compiling module xil_defaultlib.glbl
Built simulation snapshot paddlesim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final -notrace
couldn't read file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 22 17:13:14 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "paddlesim_behav -key {Behavioral:sim_1:Functional:paddlesim} -tclbatch {paddlesim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source paddlesim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'paddlesim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 787.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'paddlesim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj paddlesim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/PaddleControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PaddleControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/paddlesim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paddlesim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto e4217c9a19e947c6a4c3ad71d1d93f32 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot paddlesim_behav xil_defaultlib.paddlesim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.travelControl
Compiling module xil_defaultlib.PaddleControl
Compiling module xil_defaultlib.paddlesim
Compiling module xil_defaultlib.glbl
Built simulation snapshot paddlesim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final -notrace
couldn't read file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 22 17:14:57 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "paddlesim_behav -key {Behavioral:sim_1:Functional:paddlesim} -tclbatch {paddlesim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source paddlesim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'paddlesim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 787.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'paddlesim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj paddlesim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/PaddleControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PaddleControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/paddlesim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paddlesim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto e4217c9a19e947c6a4c3ad71d1d93f32 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot paddlesim_behav xil_defaultlib.paddlesim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.travelControl
Compiling module xil_defaultlib.PaddleControl
Compiling module xil_defaultlib.paddlesim
Compiling module xil_defaultlib.glbl
Built simulation snapshot paddlesim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final -notrace
couldn't read file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 22 17:22:43 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "paddlesim_behav -key {Behavioral:sim_1:Functional:paddlesim} -tclbatch {paddlesim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source paddlesim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'paddlesim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 789.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'paddlesim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj paddlesim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/PaddleControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PaddleControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/paddlesim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paddlesim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto e4217c9a19e947c6a4c3ad71d1d93f32 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot paddlesim_behav xil_defaultlib.paddlesim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.travelControl
Compiling module xil_defaultlib.PaddleControl
Compiling module xil_defaultlib.paddlesim
Compiling module xil_defaultlib.glbl
Built simulation snapshot paddlesim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final -notrace
couldn't read file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 22 17:26:27 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "paddlesim_behav -key {Behavioral:sim_1:Functional:paddlesim} -tclbatch {paddlesim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source paddlesim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'paddlesim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 789.191 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'paddlesim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj paddlesim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/PaddleControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PaddleControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/paddlesim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paddlesim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto e4217c9a19e947c6a4c3ad71d1d93f32 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot paddlesim_behav xil_defaultlib.paddlesim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.travelControl
Compiling module xil_defaultlib.PaddleControl
Compiling module xil_defaultlib.paddlesim
Compiling module xil_defaultlib.glbl
Built simulation snapshot paddlesim_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final -notrace
couldn't read file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 23 00:55:38 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "paddlesim_behav -key {Behavioral:sim_1:Functional:paddlesim} -tclbatch {paddlesim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source paddlesim.tcl
>>>>>>> 76c970f25758e2bb1b41a5ac5205bcf7e290a559
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
<<<<<<< HEAD
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gamestatetest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 800.523 ; gain = 0.000
add_wave {{/gamestatetest/game}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 22:17:19 2017...
=======
INFO: [USF-XSim-96] XSim completed. Design snapshot 'paddlesim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 790.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 23 00:59:37 2017...
>>>>>>> 76c970f25758e2bb1b41a5ac5205bcf7e290a559
