{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.768963,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.769708,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00103651,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000832566,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000284004,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000832566,
	"finish__design__instance__count__class:fill_cell": 813,
	"finish__design__instance__area__class:fill_cell": 74.1247,
	"finish__design__instance__count__class:tap_cell": 96,
	"finish__design__instance__area__class:tap_cell": 2.79936,
	"finish__design__instance__count__class:tie_cell": 3,
	"finish__design__instance__area__class:tie_cell": 0.13122,
	"finish__design__instance__count__class:buffer": 50,
	"finish__design__instance__area__class:buffer": 7.12962,
	"finish__design__instance__count__class:clock_buffer": 12,
	"finish__design__instance__area__class:clock_buffer": 1.12266,
	"finish__design__instance__count__class:timing_repair_buffer": 218,
	"finish__design__instance__area__class:timing_repair_buffer": 19.1873,
	"finish__design__instance__count__class:inverter": 117,
	"finish__design__instance__area__class:inverter": 5.21964,
	"finish__design__instance__count__class:clock_inverter": 4,
	"finish__design__instance__area__class:clock_inverter": 0.26244,
	"finish__design__instance__count__class:sequential_cell": 109,
	"finish__design__instance__area__class:sequential_cell": 31.7844,
	"finish__design__instance__count__class:multi_input_combinational_cell": 330,
	"finish__design__instance__area__class:multi_input_combinational_cell": 30.3993,
	"finish__design__instance__count": 1752,
	"finish__design__instance__area": 172.161,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 684.067,
	"finish__timing__hold__ws": 152.193,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.872805,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.96751,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000255502,
	"finish__power__switching__total": 8.84373e-05,
	"finish__power__leakage__total": 7.37373e-08,
	"finish__power__total": 0.000344013,
	"finish__design__io": 226,
	"finish__design__die__area": 302.03,
	"finish__design__core__area": 172.161,
	"finish__design__instance__count": 939,
	"finish__design__instance__area": 98.0359,
	"finish__design__instance__count__stdcell": 939,
	"finish__design__instance__area__stdcell": 98.0359,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.569444,
	"finish__design__instance__utilization__stdcell": 0.569444,
	"finish__design__rows": 48,
	"finish__design__rows:asap7sc7p5t": 48,
	"finish__design__sites": 11808,
	"finish__design__sites:asap7sc7p5t": 11808,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}