{"Source Block": ["oh/axi/hdl/emaxi_v1_0_M00_AXI.v@223:233@HdlIdDef", "   reg                              axi_wlast;\n   reg                              axi_wvalid;\n\n   //reg                              axi_bready;\n\n   reg [C_M_AXI_ADDR_WIDTH-1 : 0]   axi_araddr;\n   reg [7:0]                        axi_arlen;\n   reg [2:0]                        axi_arsize;\n   reg                              axi_arvalid;\n\n   wire                             axi_rready;\n"], "Clone Blocks": [["oh/axi/hdl/emaxi_v1_0_M00_AXI.v@226:236", "   //reg                              axi_bready;\n\n   reg [C_M_AXI_ADDR_WIDTH-1 : 0]   axi_araddr;\n   reg [7:0]                        axi_arlen;\n   reg [2:0]                        axi_arsize;\n   reg                              axi_arvalid;\n\n   wire                             axi_rready;\n\n   // I/O Connections assignments\n\n"], ["oh/emaxi/hdl/emaxi_v1_0_M00_AXI.v@219:229", "   reg                              axi_awvalid;\n\n   reg [C_M_AXI_DATA_WIDTH-1 : 0]   axi_wdata;\n   reg [C_M_AXI_DATA_WIDTH/8-1 : 0] axi_wstrb;\n   reg                              axi_wlast;\n   reg                              axi_wvalid;\n\n   //reg                              axi_bready;\n\n   wire [C_M_AXI_ADDR_WIDTH-1 : 0]  axi_araddr;\n   wire [7:0]                       axi_arlen;\n"], ["oh/emaxi/hdl/emaxi_v1_0_M00_AXI.v@223:233", "   reg                              axi_wlast;\n   reg                              axi_wvalid;\n\n   //reg                              axi_bready;\n\n   wire [C_M_AXI_ADDR_WIDTH-1 : 0]  axi_araddr;\n   wire [7:0]                       axi_arlen;\n   wire [2:0]                       axi_arsize;\n   wire                             axi_arvalid;\n\n   wire                             axi_rready;\n"], ["oh/emaxi/hdl/emaxi_v1_0_M00_AXI.v@226:236", "   //reg                              axi_bready;\n\n   wire [C_M_AXI_ADDR_WIDTH-1 : 0]  axi_araddr;\n   wire [7:0]                       axi_arlen;\n   wire [2:0]                       axi_arsize;\n   wire                             axi_arvalid;\n\n   wire                             axi_rready;\n\n   // I/O Connections assignments\n\n"], ["oh/emaxi/hdl/emaxi_v1_0_M00_AXI.v@224:234", "   reg                              axi_wvalid;\n\n   //reg                              axi_bready;\n\n   wire [C_M_AXI_ADDR_WIDTH-1 : 0]  axi_araddr;\n   wire [7:0]                       axi_arlen;\n   wire [2:0]                       axi_arsize;\n   wire                             axi_arvalid;\n\n   wire                             axi_rready;\n\n"], ["oh/axi/hdl/emaxi_v1_0_M00_AXI.v@225:235", "\n   //reg                              axi_bready;\n\n   reg [C_M_AXI_ADDR_WIDTH-1 : 0]   axi_araddr;\n   reg [7:0]                        axi_arlen;\n   reg [2:0]                        axi_arsize;\n   reg                              axi_arvalid;\n\n   wire                             axi_rready;\n\n   // I/O Connections assignments\n"], ["oh/axi/hdl/emaxi_v1_0_M00_AXI.v@224:234", "   reg                              axi_wvalid;\n\n   //reg                              axi_bready;\n\n   reg [C_M_AXI_ADDR_WIDTH-1 : 0]   axi_araddr;\n   reg [7:0]                        axi_arlen;\n   reg [2:0]                        axi_arsize;\n   reg                              axi_arvalid;\n\n   wire                             axi_rready;\n\n"], ["oh/axi/hdl/emaxi_v1_0_M00_AXI.v@219:229", "   reg                              axi_awvalid;\n\n   reg [C_M_AXI_DATA_WIDTH-1 : 0]   axi_wdata;\n   reg [C_M_AXI_DATA_WIDTH/8-1 : 0] axi_wstrb;\n   reg                              axi_wlast;\n   reg                              axi_wvalid;\n\n   //reg                              axi_bready;\n\n   reg [C_M_AXI_ADDR_WIDTH-1 : 0]   axi_araddr;\n   reg [7:0]                        axi_arlen;\n"], ["oh/axi/hdl/emaxi_v1_0_M00_AXI.v@228:238", "   reg [C_M_AXI_ADDR_WIDTH-1 : 0]   axi_araddr;\n   reg [7:0]                        axi_arlen;\n   reg [2:0]                        axi_arsize;\n   reg                              axi_arvalid;\n\n   wire                             axi_rready;\n\n   // I/O Connections assignments\n\n   //I/O Connections. Write Address (AW)\n   assign M_AXI_AWID\t= 'b0;\n"], ["oh/emaxi/hdl/emaxi_v1_0_M00_AXI.v@225:235", "\n   //reg                              axi_bready;\n\n   wire [C_M_AXI_ADDR_WIDTH-1 : 0]  axi_araddr;\n   wire [7:0]                       axi_arlen;\n   wire [2:0]                       axi_arsize;\n   wire                             axi_arvalid;\n\n   wire                             axi_rready;\n\n   // I/O Connections assignments\n"], ["oh/emaxi/hdl/emaxi_v1_0_M00_AXI.v@228:238", "   wire [C_M_AXI_ADDR_WIDTH-1 : 0]  axi_araddr;\n   wire [7:0]                       axi_arlen;\n   wire [2:0]                       axi_arsize;\n   wire                             axi_arvalid;\n\n   wire                             axi_rready;\n\n   // I/O Connections assignments\n\n   //I/O Connections. Write Address (AW)\n   assign M_AXI_AWID\t= 'b0;\n"], ["oh/emaxi/hdl/emaxi_v1_0_M00_AXI.v@218:228", "   reg [2:0]                        axi_awsize;\n   reg                              axi_awvalid;\n\n   reg [C_M_AXI_DATA_WIDTH-1 : 0]   axi_wdata;\n   reg [C_M_AXI_DATA_WIDTH/8-1 : 0] axi_wstrb;\n   reg                              axi_wlast;\n   reg                              axi_wvalid;\n\n   //reg                              axi_bready;\n\n   wire [C_M_AXI_ADDR_WIDTH-1 : 0]  axi_araddr;\n"]], "Diff Content": {"Delete": [[228, "   reg [C_M_AXI_ADDR_WIDTH-1 : 0]   axi_araddr;\n"]], "Add": []}}