{"vcs1":{"timestamp_begin":1739364788.564854354, "rt":0.28, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739364788.925304886, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1739364789.246858568, "rt":0.14, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739364788.335758637}
{"VCS_COMP_START_TIME": 1739364788.335758637}
{"VCS_COMP_END_TIME": 1739364789.460822001}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265544}}
{"vcselab": {"peak_mem": 150348}}
