INFO: [VRFC 10-2263] Analyzing Verilog file "/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI4_Master/Verilog/axi4_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI-4_Slave/Verilog/axi4_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI4_Master/axi4_block_verilog/axi4_block_verilog.ip_user_files/bd/axi4_block/ip/axi4_block_axi4_master_0_0/sim/axi4_block_axi4_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_block_axi4_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI4_Master/axi4_block_verilog/axi4_block_verilog.ip_user_files/bd/axi4_block/ip/axi4_block_axi4_slave_0_0/sim/axi4_block_axi4_slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_block_axi4_slave_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI4_Master/axi4_block_verilog/axi4_block_verilog.ip_user_files/bd/axi4_block/ip/axi4_block_axi_protocol_checker_0_0/sim/axi4_block_axi_protocol_checker_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_block_axi_protocol_checker_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI4_Master/axi4_block_verilog/axi4_block_verilog.ip_user_files/bd/axi4_block/sim/axi4_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI4_Master/axi4_block_verilog/axi4_block_verilog.srcs/sources_1/bd/axi4_block/hdl/axi4_block_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_block_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI-4_Slave/Verilog/t_axi4_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_axi4_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/developer/Documents/DSP/AXI4 Implementation in FPGAs/AXI4-Full/AXI4_Master/axi4_block_verilog/axi4_block_verilog.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
