
---------- Begin Simulation Statistics ----------
simSeconds                                   6.575712                       # Number of seconds simulated (Second)
simTicks                                 6575712123087                       # Number of ticks simulated (Tick)
finalTick                                6575712123087                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1103.58                       # Real time elapsed on the host (Second)
hostTickRate                               5958548421                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8652880                       # Number of bytes of host memory used (Byte)
simInsts                                    207759751                       # Number of instructions simulated (Count)
simOps                                      399067662                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   188260                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     361613                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        493190740                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.373851                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.421256                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       452503395                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     3336                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      453650581                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  73445                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             53439065                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          90182680                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 418                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           488642950                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.928389                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.688035                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 328611582     67.25%     67.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  51572596     10.55%     77.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  33340982      6.82%     84.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  25340352      5.19%     89.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  14353553      2.94%     92.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  15906955      3.26%     96.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  14881040      3.05%     99.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   3947382      0.81%     99.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    688508      0.14%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             488642950                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 2382821     90.14%     90.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     90.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     90.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     90.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     90.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     90.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     90.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     90.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     90.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     90.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     90.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     90.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     90.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  65655      2.48%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      4      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     1      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     92.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  99198      3.75%     96.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 80482      3.04%     99.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             11590      0.44%     99.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             3801      0.14%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1974097      0.44%      0.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     367485723     81.01%     81.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       783456      0.17%     81.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       2511536      0.55%     82.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      2931866      0.65%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1632      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     82.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         6577      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     82.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      1062930      0.23%     83.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           12      0.00%     83.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       144936      0.03%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       734787      0.16%     83.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     83.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     83.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     83.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2513      0.00%     83.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     83.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     83.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     83.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        65529      0.01%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     83.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt      4085913      0.90%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            6      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            2      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     84.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     48131075     10.61%     94.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     11877855      2.62%     97.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      8639830      1.90%     99.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      3210306      0.71%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      453650581                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.919828                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2643552                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.005827                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1356786688                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               487107741                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       418897149                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  41874421                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 18838469                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         17197200                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   433348075                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     20971961                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   1339455                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                          981050                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         4547790                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       43777314                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      15504496                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       428028                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       448138                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         1586      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        831899      1.30%      1.31% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       842018      1.32%      2.62% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1212      0.00%      2.63% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     57421796     89.92%     92.55% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      4245984      6.65%     99.20% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.20% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       512870      0.80%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       63857365                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1352      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         2980      0.03%      0.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        13716      0.14%      0.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          590      0.01%      0.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      9478876     96.97%     97.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       272596      2.79%     99.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         5346      0.05%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       9775456                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          373      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            8      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          993      0.06%      0.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          244      0.01%      0.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      1692340     99.78%     99.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          745      0.04%     99.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1305      0.08%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      1696008                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          234      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       828918      1.53%      1.53% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       828301      1.53%      3.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          622      0.00%      3.07% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     47942920     88.65%     91.71% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      3973388      7.35%     99.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       507524      0.94%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     54081907                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          234      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            3      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          666      0.04%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          229      0.01%      0.07% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      1667599     99.83%     99.90% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          441      0.03%     99.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1270      0.08%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      1670442                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     28780011     45.07%     45.07% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     33738292     52.83%     97.90% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       831899      1.30%     99.21% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       507163      0.79%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     63857365                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       857482     52.57%     52.57% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       773336     47.42%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            8      0.00%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          144      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      1630970                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          57423382                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     28655097                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           1696008                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           2115                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       863390                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        832618                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             63857365                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               861460                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                45003367                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.704748                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            3150                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          514082                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             507163                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             6919                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1586      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       831899      1.30%      1.31% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       842018      1.32%      2.62% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1212      0.00%      2.63% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     57421796     89.92%     92.55% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      4245984      6.65%     99.20% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.20% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       512870      0.80%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     63857365                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          302      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       831899      4.41%      4.41% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1413      0.01%      4.42% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1211      0.01%      4.43% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     17505290     92.85%     97.27% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1013      0.01%     97.28% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     97.28% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       512870      2.72%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      18853998                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          993      0.12%      0.12% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.12% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       859722     99.80%     99.91% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          745      0.09%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       861460                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          993      0.12%      0.12% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.12% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       859722     99.80%     99.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          745      0.09%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       861460                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 6575712123087                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       514082                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       507163                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         6919                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1549                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       515631                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               846210                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 846205                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              17286                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 828918                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              828915                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 3                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        53432591                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2918                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1695015                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    481073604                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.829536                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.815332                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       351748162     73.12%     73.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        45669203      9.49%     82.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        19329414      4.02%     86.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        25599485      5.32%     91.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         8892711      1.85%     93.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         7355792      1.53%     95.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         5884353      1.22%     96.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         2470618      0.51%     97.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        14123866      2.94%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    481073604                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1308                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                828923                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1829715      0.46%      0.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    331627956     83.10%     83.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       783394      0.20%     83.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      2332042      0.58%     84.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      2754036      0.69%     85.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     85.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1632      0.00%     85.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     85.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     85.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     85.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     85.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6536      0.00%     85.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      1061850      0.27%     85.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     85.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       144696      0.04%     85.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       734587      0.18%     85.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     85.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     85.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1560      0.00%     85.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        65528      0.02%     85.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt      3971337      1.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            5      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            2      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     86.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     34309285      8.60%     95.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     11527992      2.89%     98.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      4737598      1.19%     99.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      3177899      0.80%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    399067662                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      14123866                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            207759751                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              399067662                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      207759751                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        399067662                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.373851                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.421256                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           53752774                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           16661167                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         388232396                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         39046883                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        14705891                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      1829715      0.46%      0.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    331627956     83.10%     83.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       783394      0.20%     83.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      2332042      0.58%     84.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      2754036      0.69%     85.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     85.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1632      0.00%     85.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     85.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     85.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     85.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     85.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     85.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6536      0.00%     85.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     85.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      1061850      0.27%     85.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           12      0.00%     85.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       144696      0.04%     85.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       734587      0.18%     85.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     85.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     85.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     85.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1560      0.00%     85.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     85.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     85.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     85.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        65528      0.02%     85.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     85.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     85.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt      3971337      1.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            5      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            2      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     86.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     34309285      8.60%     95.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     11527992      2.89%     98.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      4737598      1.19%     99.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      3177899      0.80%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    399067662                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     54081907                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     52744609                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1337064                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     47942920                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      6138753                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       828923                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       828918                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                383632957                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              28783304                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  71759185                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2769118                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1698386                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             33164640                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1980                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              457971590                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  9579                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           452311126                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         58068045                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        56377901                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       15064402                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.917112                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      313673404                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     178162249                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads       15166078                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      10055862                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     521912158                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    305428912                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          71442303                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    189755244                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          918                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           35077354                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      95217346                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 3400520                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                42969                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          7343                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          941                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  31793593                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               1353080                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          488642950                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.948422                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.354743                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                409972646     83.90%     83.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  5167162      1.06%     84.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3359558      0.69%     85.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  8490006      1.74%     87.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  4154370      0.85%     88.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  5758289      1.18%     89.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 15451803      3.16%     92.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  2349426      0.48%     93.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 33939690      6.95%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            488642950                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             237186448                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.480922                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           63857365                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.129478                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    391674091                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1698386                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    5916415                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  5263836                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              452506731                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                30169                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 43777314                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                15504496                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1761                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      4397                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  5039426                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            422                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         901760                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       930482                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1832242                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                436350793                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               436094349                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 318792294                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 497337578                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.884231                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.640998                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     2275619                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 4730430                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                10456                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 422                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 798605                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   39                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               12293909                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           39046883                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             15.949354                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.479051                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1974613      5.06%      5.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19             31848075     81.56%     86.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              3126053      8.01%     94.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39              2060534      5.28%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                36900      0.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  692      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              109                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             39046883                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                43014302                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                15068594                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     15130                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     30990                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6575712123087                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                31794604                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1427                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6575712123087                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 6575712123087                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1698386                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                384817228                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                11333339                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          28568                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  72910537                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              17854892                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              455631312                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 57046                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1396160                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   9415                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               15302055                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents            2731                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           841264942                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  1630109330                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                540688803                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  15580789                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             726162643                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                115102296                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     988                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 977                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  14973205                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        919411316                       # The number of ROB reads (Count)
system.cpu.rob.writes                       912573355                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                207759751                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  399067662                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   115                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples  31793545.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  39592651.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.852254720602                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         46854                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         46854                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState            157385143                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              754441                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     72320101                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                    14710007                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   72320101                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                  14710007                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                 1733010                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts               13910902                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.90                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0               17275509                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                  14703                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                5087319                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3               18149025                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               31793545                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0               2566095                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                 67078                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2               1769237                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3              10307597                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 61386445                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  7966231                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   792915                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   161786                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                    74707                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                    57137                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                    46409                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                    27975                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                    21184                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                    18167                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                   16559                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                   11775                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                    4818                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                     873                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                      57                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                      24                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                      13                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   23953                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   25334                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   46786                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   46881                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   46870                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   46874                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   46870                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   46874                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   46862                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   46866                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   46861                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   46866                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   46855                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   46857                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   46857                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   46856                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   46856                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   46859                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      53                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        46854                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     1506.531609                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    4535.110249                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-8191         45670     97.47%     97.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-16383           62      0.13%     97.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-24575          659      1.41%     99.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-32767          438      0.93%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-40959            6      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::40960-49151            2      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::57344-65535            3      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::81920-90111            1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::131072-139263            1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::147456-155647           11      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::212992-221183            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          46854                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        46854                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.054787                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.026003                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.988703                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             21537     45.97%     45.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              1359      2.90%     48.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             23816     50.83%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               138      0.29%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 4      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          46854                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                110912640                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys               2217633178                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              92237957                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               337246086.27771270                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               14027067.37665067                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   6575711976424                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       75556.75                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst   2034786880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    170255309                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data      4345301                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 309439775.025424838066                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 25891539.321230627596                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 660810.710484703653                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst     31793545                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     40526556                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data     14710007                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 826095214512                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 1093987661615                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 167068035804973                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25983.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     26994.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data  11357440.95                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst   2034786880                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    182846298                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total      2217633178                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst   2034786880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total   2034786880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data     92237957                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     92237957                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst      31793545                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      40526556                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         72320101                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data     14710007                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total        14710007                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       309439775                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        27806311                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          337246086                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    309439775                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      309439775                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data       14027067                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          14027067                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      309439775                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       41833379                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         351273154                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              70587091                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               799085                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0       1639488                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1       1662608                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2       1404937                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3       1440898                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4       6611334                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       4843166                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       4805301                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7       2297341                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8       3162475                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9      12821253                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10      5368588                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      4376668                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      3276281                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13     13380558                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14      1769947                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15      1726248                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         55008                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         55552                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         49600                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         44355                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         41816                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         39137                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         38817                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         37832                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         37626                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         36381                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        45797                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        50120                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        53019                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        98338                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        57729                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        57958                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             596574919877                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat           352935455000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        1920082876127                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8451.62                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27201.62                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             59348414                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              715164                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             84.08                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            89.50                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples     11322587                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   403.504252                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   232.246703                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   383.903602                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      3355522     29.64%     29.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      2736185     24.17%     53.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       768125      6.78%     60.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       477117      4.21%     64.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       636539      5.62%     70.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       397107      3.51%     73.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895       327652      2.89%     76.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023       157268      1.39%     78.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151      2467072     21.79%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total     11322587                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         4517573824                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        51141440                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               687.009063                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 7.777323                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     5.43                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.37                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.06                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                84.14                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 6575712123087                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      29933407560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy      15909964455                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    176394221220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     1890250740                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 519080689920.000061                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 2138547781410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 724191113280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   3605947428585                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    548.373676                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 1858867719668                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 219577280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 4497267123419                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      50909942160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      27059253210                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    327597608520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2280972960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 519080689920.000061                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 2781996531900                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 182339533920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   3891264532590                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    591.763213                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 443604726200                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 219577280000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 5912530116887                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 6575712123087                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq             72319445                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            72319444                       # Transaction distribution (Count)
system.membus.transDist::WriteReq            14709353                       # Transaction distribution (Count)
system.membus.transDist::WriteResp           14709353                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq                  2                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp                 2                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq          654                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp          654                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq          654                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp          654                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port     63587090                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total     63587090                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port    110473125                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total    110473125                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total               174060215                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port   2034786880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total   2034786880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port    275084247                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total    275084247                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               2309871127                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           87030108                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 87030108    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             87030108                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 6575712123087                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        1356500953295                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       2169528256828                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       1350723284489                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.492241                       # Number of seconds simulated (Second)
simTicks                                 492241280327                       # Number of ticks simulated (Tick)
finalTick                                7067953403414                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     75.84                       # Real time elapsed on the host (Second)
hostTickRate                               6490829180                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8652880                       # Number of bytes of host memory used (Byte)
simInsts                                    219327611                       # Number of instructions simulated (Count)
simOps                                      419576077                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2892111                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    5532638                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         36919019                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.191517                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.313331                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        23377603                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       30                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       24586783                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   6885                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              2869180                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           5072051                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   3                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            36482018                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.673943                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.405167                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  26614789     72.95%     72.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3967997     10.88%     83.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1833287      5.03%     88.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1804249      4.95%     93.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    752948      2.06%     95.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    735791      2.02%     97.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    588540      1.61%     99.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    157858      0.43%     99.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     26559      0.07%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              36482018                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   16325     34.53%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     34.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  30160     63.78%     98.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   188      0.40%     98.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               261      0.55%     99.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              350      0.74%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       112394      0.46%      0.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      14831117     60.32%     60.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         2988      0.01%     60.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     60.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       799640      3.25%     64.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     64.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     64.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     64.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     64.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     64.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     64.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     64.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       131079      0.53%     64.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     64.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     64.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           18      0.00%     64.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     64.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     64.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     64.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     64.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt      1339117      5.45%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     70.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3011867     12.25%     82.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       754557      3.07%     85.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2688464     10.93%     96.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       915542      3.72%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       24586783                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.665965                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               47284                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.001923                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 73957743                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                20993079                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        17600317                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  11752003                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  5253815                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          4723942                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    18647192                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      5874481                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     88579                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                          129616                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          437001                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        3777471                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1737005                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       118884                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       168851                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          6740      0.20%      0.20% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         6298      0.18%      0.38% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%      0.38% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      2997345     87.61%     87.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       410930     12.01%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond           58      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        3421371                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          662      0.13%      0.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          220      0.04%      0.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%      0.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       471055     94.75%     94.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        25170      5.06%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           41      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        497148                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            1      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect           12      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       258265     99.99%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond            3      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            2      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       258283                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return         6078      0.21%      0.21% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect         6078      0.21%      0.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%      0.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      2526286     86.39%     86.81% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       385760     13.19%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond           17      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      2924219                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            1      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect            4      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       251023    100.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            3      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            2      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       251033                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      1649957     48.23%     48.23% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1764655     51.58%     99.80% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         6740      0.20%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect           19      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      3421371                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       108985     42.20%     42.20% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       149295     57.80%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            1      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            2      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       258283                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           2997345                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      1347472                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            258283                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss             14                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       108996                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        149287                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              3421371                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               108993                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2634305                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.769956                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted              15                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups              58                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               39                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         6740      0.20%      0.20% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         6298      0.18%      0.38% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%      0.38% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      2997345     87.61%     87.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       410930     12.01%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond           58      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      3421371                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         6740      0.86%      0.86% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect            5      0.00%      0.86% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%      0.86% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       780259     99.14%     99.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            4      0.00%     99.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond           58      0.01%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        787066                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect           12      0.01%      0.01% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       108978     99.99%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond            3      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       108993                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect           12      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       108978     99.99%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond            3      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       108993                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 492241280327                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups           58                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits           19                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses           39                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            2                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords           60                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 6960                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   6960                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                882                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                   6078                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                6077                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 1                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         2884113                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            258267                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     35950571                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.570461                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.593759                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        29550115     82.20%     82.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2474724      6.88%     89.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          545270      1.52%     90.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1097178      3.05%     93.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          769328      2.14%     95.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          325036      0.90%     96.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          196631      0.55%     97.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          168973      0.47%     97.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          823316      2.29%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     35950571                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          16                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                  6078                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        77300      0.38%      0.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     13340273     65.05%     65.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         2987      0.01%     65.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     65.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       740726      3.61%     69.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     69.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     69.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     69.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       131074      0.64%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           18      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt      1301925      6.35%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1818824      8.87%     84.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       721016      3.52%     88.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      1463944      7.14%     95.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       910328      4.44%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     20508415                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        823316                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             11567860                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               20508415                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       11567860                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         20508415                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.191517                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.313331                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            4914112                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            4548025                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          18257347                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          3282768                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         1631344                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        77300      0.38%      0.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     13340273     65.05%     65.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult         2987      0.01%     65.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     65.44% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       740726      3.61%     69.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     69.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     69.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     69.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     69.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     69.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     69.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       131074      0.64%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc           18      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     69.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt      1301925      6.35%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     76.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      1818824      8.87%     84.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       721016      3.52%     88.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      1463944      7.14%     95.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       910328      4.44%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     20508415                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      2924219                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      2918124                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         6095                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      2526286                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       397933                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         6078                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         6078                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                 26792192                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               5595480                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   3507665                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                328336                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 258345                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1717624                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    16                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               23690654                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    47                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            24498197                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          3056463                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         5638979                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        1663151                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.663566                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       17997385                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       7218185                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        3854425                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       2540456                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      22091662                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     12708675                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           7302130                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     13605635                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            1771414                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       6794987                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  516722                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                13369                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          191                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   2440025                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                229291                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           36482018                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.675274                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.028265                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 32335818     88.63%     88.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    66163      0.18%     88.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   356704      0.98%     89.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   247051      0.68%     90.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   758036      2.08%     92.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   125121      0.34%     92.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   553067      1.52%     94.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   181980      0.50%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1858078      5.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             36482018                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              14044965                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.380426                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            3421371                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.092672                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     29415110                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    258345                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     274609                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  1279260                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               23377633                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 4677                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  3777471                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1737005                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    12                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       240                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  1238587                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             82                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         155312                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       110098                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               265410                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 22338006                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                22324259                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  14345877                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  23394746                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.604682                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.613209                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      556235                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  494700                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 3381                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  82                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 105652                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    2                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                1525374                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            3282768                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             14.532139                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             6.179728                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 457483     13.94%     13.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              2386504     72.70%     86.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               388262     11.83%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                43384      1.32%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 7119      0.22%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               55                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              3282768                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 3688107                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1663151                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      5384                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       468                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 492241280327                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 2440025                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 492241280327                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 492241280327                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 258345                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 26925042                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1555266                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   3656509                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4086856                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               23433548                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    72                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   9433                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                     64                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                3964711                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            32453968                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    76437275                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 21633327                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   3987805                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              27457371                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  4996525                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2187999                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         58519783                       # The number of ROB reads (Count)
system.cpu.rob.writes                        47318087                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 11567860                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   20508415                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples   2440018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   3179722.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.011801269546                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         11956                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         11956                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             12563323                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              193522                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      5519413                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1631344                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    5519413                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1631344                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  104558                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                1426459                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.11                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                  84969                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      3                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                1385834                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                1608589                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                2440018                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                 98309                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                    10                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                425406                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3               1107619                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  4574794                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   720915                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    81465                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    20723                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     9143                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     4714                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                     2787                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      155                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                      103                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                       25                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                      18                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    6585                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    6938                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   11929                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   11968                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   11963                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   11964                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   11963                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   11961                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   11965                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   11960                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   11962                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   11960                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   11962                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   11957                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   11959                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   11957                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   11957                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   11956                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      19                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        11956                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      452.883406                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     760.214012                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-2047         11844     99.06%     99.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-4095          102      0.85%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-6143            1      0.01%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-10239            3      0.03%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-12287            1      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-18431            3      0.03%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::34816-36863            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::57344-59391            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          11956                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        11956                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.135915                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.107368                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.984112                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              5024     42.02%     42.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               344      2.88%     44.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              6529     54.61%     99.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                57      0.48%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 2      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          11956                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  6691712                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                174658175                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              10660905                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               354822283.25908202                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               21657884.91553953                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   492241373658                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       68837.66                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    156161152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     18094463                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data      1114240                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 317245136.158147573471                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 36759336.778865225613                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 2263605.358859381173                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      2440018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      3079395                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data      1631344                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  62250190121                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  82772621103                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 12069119010887                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25512.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     26879.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   7398267.32                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    156161152                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     18497023                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       174658175                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    156161152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    156161152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data     10660905                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     10660905                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst       2440018                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       3079395                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          5519413                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data      1631344                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1631344                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       317245136                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        37577147                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          354822283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    317245136                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      317245136                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data       21657885                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          21657885                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      317245136                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       59235032                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         376480168                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               5414855                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               204877                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        174406                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        176654                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        169025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        178241                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        164699                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        155019                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        144737                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        142416                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        142325                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        173181                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10      1235872                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       990220                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       728124                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       464214                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       187803                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       187919                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         14907                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         15026                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         14592                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         14521                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         12046                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          9483                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          9289                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          9067                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          8984                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          8537                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        11691                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         9278                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        10662                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        25376                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        15614                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        15804                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              43494279974                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            27074275000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        145022811224                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8032.40                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            26782.40                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              4698316                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              182081                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             86.77                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.87                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       739344                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   486.466273                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   309.753829                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   389.759670                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       125852     17.02%     17.02% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       181888     24.60%     41.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        68133      9.22%     50.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        44931      6.08%     56.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        38483      5.21%     62.12% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        41649      5.63%     67.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        18940      2.56%     70.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        14474      1.96%     72.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       204994     27.73%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       739344                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          346550720                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        13112128                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               704.026123                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                26.637603                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     5.71                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.50                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                86.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 492241280327                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       1168111140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        620880975                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      9319106580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      516419820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 38857540800.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 142947603330                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  68643722400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   262073385045                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    532.408385                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 176772826174                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  16437200000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 299031254153                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       4110740760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       2184929505                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     29342958120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      553038120                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 38857540800.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 219144198990                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   4478168160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   298671574455                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    606.758487                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   8769542725                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  16437200000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 467034537602                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 492241280327                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              5519405                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             5519405                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             1631336                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            1631336                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq            8                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp            8                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq            8                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp            8                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port      4880035                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total      4880035                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port      9421479                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total      9421479                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                14301514                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port    156161088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total    156161088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port     29157936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total     29157936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                185319024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            7150757                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  7150757    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              7150757                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 492241280327                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        117091752633                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       167007614834                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       110601931265                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.441889                       # Number of seconds simulated (Second)
simTicks                                 441889405822                       # Number of ticks simulated (Tick)
finalTick                                7509842809236                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     79.82                       # Real time elapsed on the host (Second)
hostTickRate                               5536040794                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8670288                       # Number of bytes of host memory used (Byte)
simInsts                                    233852832                       # Number of instructions simulated (Count)
simOps                                      447086780                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2929702                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    5601091                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         33142534                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.281723                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.438265                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        27749570                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2016                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       28550588                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    586                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               240754                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            324634                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 681                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            33087071                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.862893                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.581452                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  22013259     66.53%     66.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   4104929     12.41%     78.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2661766      8.04%     86.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1482881      4.48%     91.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    827090      2.50%     93.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1006078      3.04%     97.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    691033      2.09%     99.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    211744      0.64%     99.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     88291      0.27%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              33087071                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   59341     47.15%     47.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     47.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     47.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     47.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     47.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     47.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     47.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     47.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     47.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     47.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     47.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     32      0.03%     47.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     47.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                 13361     10.62%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     57.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   1778      1.41%     59.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   906      0.72%     59.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               712      0.57%     60.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            49712     39.50%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       349775      1.23%      1.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      20523851     71.89%     73.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        81603      0.29%     73.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           693      0.00%     73.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       147825      0.52%     73.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     73.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          400      0.00%     73.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     73.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     73.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     73.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     73.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       230128      0.81%     74.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       191460      0.67%     75.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     75.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       157898      0.55%     75.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       783319      2.74%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          724      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            1      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            3      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     78.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3399095     11.91%     90.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1888049      6.61%     97.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       268292      0.94%     98.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       527471      1.85%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       28550588                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.861449                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              125844                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.004408                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 84933296                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                25421871                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        25101774                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   5381382                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  2570636                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          2561948                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    25604071                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      2722586                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     11941                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           11011                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           55463                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        2816790                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       2425090                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        18091                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         5633                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch           42      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        216996      8.23%      8.23% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       165326      6.27%     14.50% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        49345      1.87%     16.37% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      1955203     74.16%     90.53% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       181645      6.89%     97.42% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.42% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        68007      2.58%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        2636564                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch           40      0.11%      0.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         3046      8.64%      8.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          635      1.80%     10.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           86      0.24%     10.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        28554     81.03%     91.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          873      2.48%     94.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     94.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         2006      5.69%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         35240                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch           11      0.08%      0.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            5      0.04%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          339      2.42%      2.53% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          101      0.72%      3.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        13058     93.15%     96.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          196      1.40%     97.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     97.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          309      2.20%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        14019                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            2      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       213951      8.22%      8.22% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       164692      6.33%     14.56% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect        49259      1.89%     16.45% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      1926626     74.06%     90.51% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       180772      6.95%     97.46% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.46% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        66001      2.54%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      2601303                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            2      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            2      0.01%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          198      1.46%      1.49% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           96      0.71%      2.19% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        12889     94.81%     97.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          121      0.89%     97.90% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.90% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          286      2.10%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        13594                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      1105953     41.95%     41.95% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1198687     45.46%     87.41% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       216996      8.23%     95.64% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       114928      4.36%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      2636564                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         7932     56.79%     56.79% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         6022     43.11%     99.90% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            5      0.04%     99.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            9      0.06%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        13968                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           1955245                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       853404                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             14019                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            673                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         8007                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          6012                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              2636564                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 7581                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1528429                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.579705                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             917                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          117352                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             114928                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2424                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch           42      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       216996      8.23%      8.23% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       165326      6.27%     14.50% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        49345      1.87%     16.37% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      1955203     74.16%     90.53% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       181645      6.89%     97.42% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.42% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        68007      2.58%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      2636564                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           26      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       216996     19.58%     19.58% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          454      0.04%     19.63% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        49345      4.45%     24.08% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       773026     69.76%     93.84% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          281      0.03%     93.86% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     93.86% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        68007      6.14%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1108135                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          339      4.47%      4.47% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      4.47% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         7046     92.94%     97.41% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          196      2.59%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         7581                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          339      4.47%      4.47% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      4.47% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         7046     92.94%     97.41% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          196      2.59%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         7581                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 441889405822                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       117352                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       114928                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2424                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          410                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       117762                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               217717                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 217717                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               3767                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 213951                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              213949                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 2                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          240282                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1335                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             13808                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     33047767                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.832453                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.804737                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        24210680     73.26%     73.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2703762      8.18%     81.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1665051      5.04%     86.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1862547      5.64%     92.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          754083      2.28%     94.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          391597      1.18%     95.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          298868      0.90%     96.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          167759      0.51%     96.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          993420      3.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     33047767                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         686                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                213951                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       346243      1.26%      1.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     20376057     74.07%     75.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        79135      0.29%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          531      0.00%     75.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       147753      0.54%     76.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     76.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          400      0.00%     76.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     76.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     76.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     76.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     76.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       230112      0.84%     76.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       191412      0.70%     77.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     77.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       157892      0.57%     78.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       783271      2.85%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          686      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2612682      9.50%     90.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1885758      6.85%     97.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       175190      0.64%     98.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       523576      1.90%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     27510703                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        993420                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             14525221                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               27510703                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       14525221                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         27510703                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.281723                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.438265                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            5197206                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            2561508                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          25481880                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          2787872                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         2409334                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       346243      1.26%      1.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     20376057     74.07%     75.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        79135      0.29%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          531      0.00%     75.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       147753      0.54%     76.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     76.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          400      0.00%     76.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     76.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     76.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     76.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd       230112      0.84%     76.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       191412      0.70%     77.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     77.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       157892      0.57%     78.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       783271      2.85%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          686      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      2612682      9.50%     90.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      1885758      6.85%     97.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       175190      0.64%     98.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       523576      1.90%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     27510703                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      2601303                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      2272090                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       329211                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      1926626                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       674675                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       213951                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       213951                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                 17994595                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              10702424                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   3808202                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                567593                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  14257                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1197936                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   568                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               27801313                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2677                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            28538648                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          2613659                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         3666171                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        2415361                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.861088                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       13943024                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       8600137                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        4197723                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       1971905                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      32123902                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     18391686                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           6081532                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     11404185                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          225                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            1530611                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       8342613                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   29600                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  585                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2585                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          154                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1925610                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 10944                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           33087071                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.841124                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.284558                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 28420038     85.89%     85.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   486754      1.47%     87.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   255990      0.77%     88.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   223874      0.68%     88.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   393066      1.19%     90.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   331912      1.00%     91.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   343308      1.04%     92.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   188724      0.57%     92.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2443405      7.38%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             33087071                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              14698013                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.443479                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            2636564                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.079552                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     24726334                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     14257                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      28563                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2484116                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               27751586                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  498                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2816790                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 2425090                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   907                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       277                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  2423994                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            169                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           6235                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         8002                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                14237                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 27669485                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                27663722                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  17679925                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  27701094                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.834689                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.638239                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     1029433                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   28922                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  230                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 169                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  15765                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   25                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 836969                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2787872                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             12.026200                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             9.045737                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1028391     36.89%     36.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              1368281     49.08%     85.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               322657     11.57%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                47056      1.69%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 5009      0.18%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                16341      0.59%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  130      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               73                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2787872                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2812219                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 2415371                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       894                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      4797                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 441889405822                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1925993                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       842                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 441889405822                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 441889405822                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  14257                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 18319795                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2520663                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           6051                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   3973719                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               8252586                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               27767062                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   234                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  17218                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   2530                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                8011251                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            44586860                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    91810523                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 31460650                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   4198429                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              44081693                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   505002                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     233                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 234                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   4805420                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         59801575                       # The number of ROB reads (Count)
system.cpu.rob.writes                        55541449                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 14525221                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   27510703                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    33                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples   1925610.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   1652108.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.039557968944                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1967                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1967                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              9597302                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               32073                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      3707321                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     2409340                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    3707321                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   2409340                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  163516                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                2375427                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.65                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                 483608                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                    526                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                 152541                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                1145036                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1925610                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                335806                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                 16762                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                410495                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3               1646277                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  2946504                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   478266                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    79507                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    25539                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     3895                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     2415                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                     2036                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                     1829                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                     1650                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                     1067                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                     423                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     224                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     176                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                     170                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                      67                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                      16                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1212                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1224                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    1965                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1968                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1969                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1968                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1967                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1967                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1967                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1969                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1967                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1967                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1967                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1968                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1967                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1967                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1967                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1967                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1967                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     1801.656838                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    3400.901206                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-1023          1568     79.72%     79.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-2047            7      0.36%     80.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-3071            2      0.10%     80.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-4095           27      1.37%     81.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-5119           63      3.20%     84.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-6143            7      0.36%     85.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-7167           74      3.76%     88.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-8191           42      2.14%     91.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-9215           36      1.83%     92.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9216-10239           53      2.69%     95.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-11263            2      0.10%     95.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11264-12287           30      1.53%     97.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-13311           55      2.80%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-17407            1      0.05%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1967                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1967                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.240468                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.212614                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.970904                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               743     37.77%     37.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                12      0.61%     38.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1208     61.41%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 4      0.20%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1967                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 10465024                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                133494144                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              15181522                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               302098539.22991210                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               34355931.14471578                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   441889272492                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       72243.54                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    123239040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      9235855                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data       224277                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 278891139.674986064434                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 20900829.208203166723                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 507541.020547440567                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      1925610                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      1781711                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data      2409340                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  53195059631                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  52330486499                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 11731141996524                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27625.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     29370.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   4869027.20                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    123239040                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     10255104                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       133494144                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    123239040                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    123239040                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data     15181522                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     15181522                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst       1925610                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       1781711                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          3707321                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data      2409340                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         2409340                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       278891140                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        23207400                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          302098539                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    278891140                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      278891140                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data       34355931                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          34355931                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      278891140                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       57563331                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         336454470                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               3543805                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                33912                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        355987                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         43055                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        142254                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         25689                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        103265                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        214505                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         77223                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         26310                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        290172                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         75555                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       163205                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       113605                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       640498                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       879321                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       154656                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       238505                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1234                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1374                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          1487                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1487                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1224                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1065                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1124                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1097                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1090                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1095                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         1356                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1279                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1237                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        10196                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1480                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         6087                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              39079202380                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            17719025000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        105525546130                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11027.47                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29777.47                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              2578719                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               30810                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             72.77                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.85                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       968181                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   236.497267                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   157.846999                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   260.418675                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       300749     31.06%     31.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       392180     40.51%     71.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       123772     12.78%     84.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        43687      4.51%     88.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        10000      1.03%     89.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        16766      1.73%     91.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         5500      0.57%     92.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         6868      0.71%     92.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        68659      7.09%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       968181                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          226803520                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         2170368                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               513.258560                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 4.911564                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     4.05                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 4.01                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                72.94                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 441889405822                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       1867224240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        992438040                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      7056376320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       52680240                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 34882049280.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 175446809970                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  21940849920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   242238428010                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    548.187906                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  55231160437                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  14755520000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 371902725385                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       5045638080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       2681808855                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     18246391380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      124340400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 34882049280.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 191136474360                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   8728500960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   260845203315                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    590.295218                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  21060842566                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  14755520000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 406073043256                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 441889405822                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              3706978                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             3706979                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             2408997                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            2408997                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq          343                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp          343                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq          343                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp          343                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port      3851221                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total      3851221                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port      8382102                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total      8382102                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                12233323                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port    123239104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total    123239104                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port     25436626                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total     25436626                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                148675730                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            6116661                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  6116661    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              6116661                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 441889405822                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        113677171333                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       131436188330                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        88427378741                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
