{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 353, "design__instance__area": 3573.43, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0009653841843828559, "power__switching__total": 0.00042711684363894165, "power__leakage__total": 4.435729117346909e-09, "power__total": 0.0013925054809078574, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.257048389849053, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25703429001624145, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3318447277560982, "timing__setup__ws__corner:nom_tt_025C_1v80": 6.815023405167356, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.331845, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2626717528945458, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.26265398932564943, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.906584499798439, "timing__setup__ws__corner:nom_ss_100C_1v60": 5.977831732151138, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.906585, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 7.009474, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25666094975807685, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2564762086415544, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1138246751293049, "timing__setup__ws__corner:nom_ff_n40C_1v95": 7.128438929793824, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.113825, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 1, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.25519992397192515, "clock__skew__worst_setup": 0.2551981476150355, "timing__hold__ws": 0.11262541218418734, "timing__setup__ws": 5.958612882872911, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.112625, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 7.005193, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 101.16 111.88", "design__core__bbox": "5.52 10.88 95.22 100.64", "design__io": 38, "design__die__area": 11317.8, "design__core__area": 8051.47, "design__instance__count__stdcell": 455, "design__instance__area__stdcell": 3701.05, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.459674, "design__instance__utilization__stdcell": 0.459674, "design__rows": 42, "design__rows:unithd": 42, "design__sites": 6030, "design__sites:unithd": 6030, "design__instance__count__class:inverter": 64, "design__instance__area__class:inverter": 240.23, "design__instance__count__class:sequential_cell": 64, "design__instance__area__class:sequential_cell": 1601.54, "design__instance__count__class:multi_input_combinational_cell": 158, "design__instance__area__class:multi_input_combinational_cell": 1143.6, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "design__instance__count__class:timing_repair_buffer": 51, "design__instance__area__class:timing_repair_buffer": 242.733, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 5297.39, "design__violations": 0, "design__instance__count__class:clock_buffer": 9, "design__instance__area__class:clock_buffer": 225.216, "design__instance__count__class:clock_inverter": 7, "design__instance__area__class:clock_inverter": 120.115, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 381, "route__net__special": 2, "route__drc_errors__iter:0": 32, "route__wirelength__iter:0": 5681, "route__drc_errors__iter:1": 9, "route__wirelength__iter:1": 5662, "route__drc_errors__iter:2": 8, "route__wirelength__iter:2": 5623, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 5622, "route__drc_errors": 0, "route__wirelength": 5622, "route__vias": 1941, "route__vias__singlecut": 1941, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 143.92, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 7, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 7, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 7, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.25621661073547947, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.256213807422263, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3306017775337261, "timing__setup__ws__corner:min_tt_025C_1v80": 6.824932367986984, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.330602, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 7, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2611714529677872, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2611675671870911, "timing__hold__ws__corner:min_ss_100C_1v60": 0.9046176841435389, "timing__setup__ws__corner:min_ss_100C_1v60": 5.994711563494933, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.904618, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 7.012576, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 7, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25519992397192515, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2551981476150355, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11262541218418734, "timing__setup__ws__corner:min_ff_n40C_1v95": 7.136337056614382, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.112625, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 7, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2616403001643463, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2612569678986775, "timing__hold__ws__corner:max_tt_025C_1v80": 0.33322023861135963, "timing__setup__ws__corner:max_tt_025C_1v80": 6.802791855714523, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.33322, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 7, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.26363997842170467, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.26366196083821397, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9088561827045234, "timing__setup__ws__corner:max_ss_100C_1v60": 5.958612882872911, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.908856, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 7.005193, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 7, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2613558610173929, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2609613154988582, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11485385190223953, "timing__setup__ws__corner:max_ff_n40C_1v95": 7.1177004083067335, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.114854, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 7, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 7, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7991, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79978, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000895317, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000879801, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000197422, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000879801, "design_powergrid__voltage__worst": 0.000879801, "design_powergrid__voltage__worst__net:VPWR": 1.7991, "design_powergrid__drop__worst": 0.000895317, "design_powergrid__drop__worst__net:VPWR": 0.000895317, "design_powergrid__voltage__worst__net:VGND": 0.000879801, "design_powergrid__drop__worst__net:VGND": 0.000879801, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000222, "ir__drop__worst": 0.000895, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}