Sunplus u'nSP Assembler - Ver. 1.8.0
              Listing File Has Been Relocated
                            	//****************************************************************
                            	// Function: Fast Interrupt Service routine Area                     
                            	//      Service for     (1)PWM FIQ
                            	//                      (2)Timer A FIQ
                            	//                      (3)Timer B FIQ
                            	//      User's FIQ must hook on here                            
                            	//  _FIQ:                            // Fast interrupt entrence
                            	//  _IRQ1:                           // interrupt entrence
                            	//  _IRQ2:                           // interrupt entrence
                            	//  _IRQ3:                           // interrupt entrence
                            	//  _IRQ4:                           // interrupt entrence
                            	//  _IRQ5:                           // interrupt entrence
                            	//  _IRQ6:                           // interrupt entrence     
                            	//  _IRQ7:                           // interrupt entrence
                            	//****************************************************************
                            	.include	hardware.inc
                     <      	//========================================================================================
                     <      	// Progarm: The file be included by modules
                     <      	// Arranged by: Andy Hsu
                     <      	// Date: 	2000/06/23: first version
                     <      	//		2000/07/24: modified
                     <      	//		2000/10/20: modified for version 52A
                     <      	//========================================================================================
                     <      	//////////////////////////////////////////////////////////////////
                     <      	// Definitions for I/O Port
                     <      	//////////////////////////////////////////////////////////////////
                     <      	.DEFINE	P_IOA_Data   		0x7000;        // Write Data into data register and read from IOA pad
                     <      	.DEFINE P_IOA_Buffer        0x7001;        // Write Data into buffer register and read from buffer register
                     <      	.DEFINE P_IOA_Dir           0x7002;        // Direction vector for IOA
                     <      	.DEFINE P_IOA_Attrib        0x7003;        // Attribute vector for IOA
                     <      	.DEFINE P_IOA_Latch         0x7004;        // Latch PortA data for key change wake-up
                     <      	
                     <      	.DEFINE P_IOB_Data         	0x7005;        // Write Data into the data register and read from IOB pad
                     <      	.DEFINE P_IOB_Buffer        0x7006;        // Write Data into buffer register and read from buffer register
                     <      	.DEFINE P_IOB_Dir           0x7007;        // Direction vector for IOB
                     <      	.DEFINE P_IOB_Attrib        0x7008;        // Attribute vector for IOB
                     <      	
                     <      	.DEFINE P_FeedBack          0x7009;        // Clock form external R,C
                     <      	.DEFINE P_TimerA_Data       0x700A;        // Data port for TimerA 
                     <      	.DEFINE P_TimerA_Ctrl       0x700B;        // Control Port for TimerA
                     <      	.DEFINE P_TimerB_Data       0x700C;        // Data port for TimerB
                     <      	.DEFINE P_TimerB_Ctrl       0x700D;        // Control Port for TimerB
                     <      	.DEFINE P_TimeBase_Setup    0x700E;        // TimerBase Freq. Set
                     <      	.DEFINE P_TimeBase_Clear	0x700F;		   // Reset Timerbase counter
                     <      	.DEFINE P_INT_Ctrl          0x7010;        // Control port for interrupt source
                     <      	.DEFINE P_INT_Ctrl_New		0x702D;
                     <      	.DEFINE P_INT_Clear         0x7011;        // Clear interrupt source
                     <      	.DEFINE P_Watchdog_Clear    0x7012;        // Watchdog Reset
                     <      	.DEFINE P_SystemClock       0x7013;        // Change system clock frequency(include go to standby mode)
                     <      	
                     <      	//... PA6442 Old version (for EC-02) ...........
                     <      	//.DEFINE P_ADDA               0x7014;        //10-bit DA(W) AD(R)
                     <      	//.DEFINE P_DAC1               0x7014;        //
                     <      	//.DEFINE P_AD_Ctrl            0x7015;        //AD/DA control
                     <      	//.DEFINE P_AD_Status          0x7015;        //AD status
                     <      	//.DEFINE P_DAC2               0x7016;        //DAC channel 2
                     <      	//.DEFINE P_PWM                0x7016;        //PWM output
                     <      	//.DEFINE P_DA_Ctrl            0x7017;        //DAC latch control
                     <      	
                     <      	//... PA6442 New version MC52A (For EC-03)....
                     <      	.DEFINE P_ADC 	        	0x7014;        	// Data Port for AD
                     <      	.DEFINE P_ADC_Ctrl          0x7015;        	// Control Port for AD control
                     <      	.DEFINE P_ADC_Status        0x7015;        	// AD Port Status
                     <      	.DEFINE P_DAC2              0x7016;        	// Data Port for DAC2
                     <      	.DEFINE P_PWM               0x7016;        	// Data Port for PWM
                     <      	.DEFINE P_DAC1	        	0x7017;        	// Data Port for DAC1
                     <      	.DEFINE P_DAC_Ctrl			0x702A;			// Control Port for two DAC and audio output mode
                     <      	//............................................
                     <      	
                     <      	.DEFINE P_IR_Ctrl			0x7018;			// Control Port for IR
                     <      	.DEFINE P_LVD_Ctrl          0x7019;        	// Control Port for LVD
                     <      	
                     <      	.DEFINE P_SIO_Addr_Low		0x701B;			// Address Port low
                     <      	.DEFINE P_SIO_Addr_Mid		0x701C;			// Address Port middle
                     <      	.DEFINE P_SIO_Addr_High	 	0x701D;			// Address Port high
                     <      	.DEFINE P_SIO_Ctrl			0x701E;			// Control Port
                     <      	.DEFINE P_SIO_Start			0x701F;			// Start port for serial interface
                     <      	.DEFINE P_SIO_Stop			0x7020;			// Stop port for serial interface
                     <      	
                     <      	.DEFINE P_UART_Command1		 0x7021;		// Command1 Port for UART
                     <      	.DEFINE P_UART_Command2		 0x7022;		// Command2 Port for UART
                     <      	.DEFINE P_UART_Data			 0x7023; 		// Data Port for UART
                     <      	.DEFINE	P_UART_BaudScalarLow 0x7024;		// Set Baud Rate scalar low
                     <      	.DEFINE	P_UART_BaudScalarHigh 0x7025;		// Set Baud Rate scalar high
                     <      	
                     <      	
                     <      	//... Definitions for P_INT_Ctrl ..............
                     <      	.DEFINE C_IRQ6_TMB2             0x0001;        	// Timer B IRQ6
                     <      	.DEFINE C_IRQ6_TMB1             0x0002;        	// Timer A IRQ6
                     <      	.DEFINE C_IRQ5_2Hz              0x0004;        	// 2Hz IRQ5
                     <      	.DEFINE C_IRQ5_4Hz              0x0008;        	// 4Hz IRQ5
                     <      	.DEFINE C_IRQ4_1KHz             0x0010;        	// 1024Hz IRQ4
                     <      	.DEFINE C_IRQ4_2KHz             0x0020;        	// 2048Hz IRQ4
                     <      	.DEFINE C_IRQ4_4KHz             0x0040;        	// 4096Hz IRQ4
                     <      	.DEFINE C_IRQ3_KEY              0x0080;        	// Key Change IRQ3
                     <      	.DEFINE C_IRQ3_EXT1             0x0100;        	// Ext1 IRQ3
                     <      	.DEFINE C_IRQ3_EXT2             0x0200;        	// Ext2 IRQ3
                     <      	.DEFINE C_IRQ2_TMB              0x0400;        	// Timer B IRQ2
                     <      	.DEFINE C_FIQ_TMB               0x0800;        	// Timer B FIQ
                     <      	.DEFINE C_IRQ1_TMA              0x1000;        	// Timer A IRQ1
                     <      	.DEFINE C_FIQ_TMA               0x2000;        	// Timer A FIQ
                     <      	.DEFINE C_IRQ0_PWM              0x4000;        	// PWM IRQ0
                     <      	.DEFINE C_FIQ_PWM               0x8000;        	// PWM FIQ
                     <      	
                     <      	// Definitions for P_TimerA/B_Ctrl ............                               
                     <      	.DEFINE	C_Fosc_2				0x0000;			// 
                     <      	.DEFINE	C_Fosc_256		    	0x0001;			//
                     <      	.DEFINE	C_32768Hz				0x0002;			//
                     <      	.DEFINE	C_8192Hz				0x0003;			//
                     <      	.DEFINE	C_4096Hz				0x0004;			//
                     <      	.DEFINE	C_A1					0x0005;			//
                     <      	.DEFINE C_A0					0x0006;			//
                     <      	.DEFINE C_Ext1					0x0007;			//
                     <      	
                     <      	.DEFINE	C_2048Hz				0x0000;			//
                     <      	.DEFINE	C_1024Hz				0x0008;			//
                     <      	.DEFINE	C_256Hz					0x0010;			//
                     <      	.DEFINE	C_TMB1Hz				0x0018;			//
                     <      	.DEFINE	C_4Hz					0x0020;			//
                     <      	.DEFINE	C_2Hz					0x0028;			//
                     <      	.DEFINE	C_B1					0x0030;			//
                     <      	.DEFINE	C_Ext2					0x0038;			//
                     <      	
                     <      	.DEFINE	C_Off					0x0000;			//
                     <      	.DEFINE C_D1					0x0040;			//
                     <      	.DEFINE C_D2					0x0080;			//
                     <      	.DEFINE C_D3					0x00C0;			//
                     <      	.DEFINE C_D4					0x0100;			//
                     <      	.DEFINE C_D5					0x0140;			//
                     <      	.DEFINE C_D6					0x0180;			//
                     <      	.DEFINE C_D7					0x01C0;			//
                     <      	.DEFINE C_D8					0x0200;			//
                     <      	.DEFINE C_D9					0x0240;			//
                     <      	.DEFINE C_D10					0x0280;			//
                     <      	.DEFINE C_D11					0x02C0;			//
                     <      	.DEFINE C_D12					0x0300;			//
                     <      	.DEFINE C_D13					0x0340;			//
                     <      	.DEFINE C_D14					0x0380;			//
                     <      	.DEFINE C_TA_Div_2				0x03C0;			// Timer A
                     <      	.DEFINE C_TB_Div_2				0x03C0;			// Timer B
                     <      	
                     <      	//... Definition for P_SystemClock ............
                     <      	.DEFINE C_Fosc					0x0000;			// b3..b0
                     <      	.DEFINE C_Fosc_Div_2			0x0001;			//
                     <      	.DEFINE C_Fosc_Div_4			0x0002;			//
                     <      	.DEFINE C_Fosc_Div_8			0x0003;			// (default)
                     <      	.DEFINE C_Fosc_Div_16			0x0004;			//
                     <      	.DEFINE C_Fosc_Div_32			0x0005;			//
                     <      	.DEFINE C_Fosc_Div_64			0x0006;			//
                     <      	.DEFINE C_Sleep					0x0007;		 	//
                     <      	
                     <      	.DEFINE	C_32K_Work				0x0000;			// b4
                     <      	.DEFINE C_32K_Off				0x0000;			// 
                     <      	.DEFINE C_StrongMode			0x0000;			// b5
                     <      	.DEFINE C_AutoMode				0x0000;			//
                     <      	
                     <      	//... Define for P_AD_Ctrl ....................
                     <      	.DEFINE	C_AD					0x0001;			//
                     <      	.DEFINE C_DA					0x0000;			//
                     <      	.DEFINE C_MIC					0x0000;			//
                     <      	.DEFINE C_LINE					0x0002;			//
                     <      	
                     <      	//... Define for P_DA_Ctrl ....................
                     <      	.DEFINE C_PushPull				0x0000;			// b0, (default) 
                     <      	.DEFINE C_DoubleEnd				0x0001;			// b0
                     <      	.DEFINE	C_DAC_Mode				0x0000;			// b1, (default)
                     <      	.DEFINE C_PWM_Mode				0x0002;			// b1
                     <      	
                     <      	.DEFINE	C_D1_Direct				0x0000;			// DAC1 latch
                     <      	.DEFINE C_D1_LatchA				0x0008;			// 
                     <      	.DEFINE C_D1_LatchB				0x0010;			//
                     <      	.DEFINE C_D1_LatchAB			0x0018;			//
                     <      	
                     <      	.DEFINE	C_D2_Direct				0x0000;			// DAC2 latch
                     <      	.DEFINE C_D2_LatchA				0x0020;			// 
                     <      	.DEFINE C_D2_LatchB				0x0040;			//
                     <      	.DEFINE C_D2_LatchAB			0x00C0;			//
                     <      	
                     <      	//... Define for P_LVD_Ctrl ...................
                     <      	.DEFINE C_LVD24V				0x0000;			// LVD = 2.4V 
                     <      	.DEFINE C_LVD28V				0x0001;			// LVD = 2.8V
                     <      	.DEFINE C_LVD32V				0x0002;			// LVD = 3.2V
                     <      	.DEFINE C_LVD36V				0x0003;			// LVD = 3.6V
                     <      	
                     <      	
                     <      	.EXTERNAL	F_SP_Read_INT_Status;			// for further use
                     <      	.EXTERNAL 	F_SP_Write_INT_Status;			// for further use
                     <      	.EXTERNAL  	F_SP_Set_INT_Vector;			// for further use
                     <      	.EXTERNAL	F_SP_Clear_INT_Vector;			// for further use
                     <      	
                     <      	.EXTERNAL	F_SP_Send_Out;					//
                     <      	.EXTERNAL	F_SP_Send_DAC1;					//
                     <      	.EXTERNAL	F_SP_Send_DAC2;					//
                     <      	.EXTERNAL	F_SP_Send_Two_DAC;				//
                     <      	.EXTERNAL	F_SP_Init_HW;					//
                     <      	
                     <      	.EXTERNAL	R_InterruptStatus;
                     <      	
                     <      	
                     <      	.EXTERNAL 	F_SP_RampUpDAC1;
                     <      	.EXTERNAL 	F_SP_RampDnDAC1;
                     <      	.EXTERNAL 	F_SP_RampUpDAC2;
                     <      	.EXTERNAL  	F_SP_RampDnDAC2;
                     <      	
                     <      	.EXTERNAL 	F_SP_InitQueue;
                     <      	.EXTERNAL 	F_SP_ReadQueue;
                     <      	.EXTERNAL 	F_SP_WriteQueue;
                     <      	.EXTERNAL 	F_SP_TestQueue;
                     <      	
                     <      	
                     <      	
                     <      	.EXTERNAL	F_SP_Get_ADC
                     <      	
                     <      	.EXTERNAL 	F_SP_Set_P_TimerA_Ctrl
                     <      	.EXTERNAL 	F_SP_Set_P_TimerA_Data
                     <      	.EXTERNAL 	F_SP_Set_P_TimerB_Ctrl
                     <      	.EXTERNAL 	F_SP_Set_P_TimerB_Data
                     <      	.EXTERNAL 	F_SP_Set_P_INT_Ctrl
                     <      	.EXTERNAL 	F_SP_Set_P_INT_Clear
                     <      	.EXTERNAL 	F_SP_Set_P_SystemClock
                     <      	.EXTERNAL 	F_SP_Set_P_DAC_Ctrl
                     <      	.EXTERNAL 	F_SP_Set_P_ADC_Ctrl
                     <      	
                     <      		
                     <      	
                     <      	//--------------------------------------------
                     <      	SACM_MACRO1: 	.MACRO
                     <      		
                     <      		.ENDM
                     <      	
                     <      	SACM_MACRO2:	.MACRO
                     <      		
                     <      		.ENDM
                     <      	
                     <      	
                     <      	
                     <      	
                     <      	//.define PC_Play_Enable_A2000		1    	// Enable the PC-Play function for SACM-A2000 module
                     <      	//.define PC_Play_Enable_S480		1    	// Enable the PC-Play function for SACM-S480 module
                     <      	//.define PC_Play_Enable_S240		1    	// Enable the PC-Play function for SACM-S240 module    
                     <      	//.define PC_Play_Enable_MS01		1    	// Enable the PC-Play function for SACM-MS01 module
                     <      	
                     <      	
                     <      	
                     <      	//========================================================================================        
                     <      	// End of hardware.inc
                     <      	//========================================================================================
                            	.include	S480.inc
                     <      	//////////////////////////////////////////////////////////////////////////////////////////
                     <      	// Progarm: SACM-S480 API external definition
                     <      	// Writen by: Andy
                     <      	// Date: 2000/06/20
                     <      	//			2001/02/10
                     <      	//////////////////////////////////////////////////////////////////////////////////////////
                     <      	.external F_SACM_S480_Initial;
                     <      	.external F_SACM_S480_ServiceLoop;
                     <      	.external F_SACM_S480_Play;
                     <      	.external F_SACM_S480_Stop;
                     <      	.external F_SACM_S480_Pause;
                     <      	.external F_SACM_S480_Resume;
                     <      	
                     <      	
                     <      	
                     <      	
                     <      	.external F_SACM_S480_VolumeUp;
                     <      	.external F_SACM_S480_VolumeDn;
                     <      		
                     <      	.external F_SACM_S480_SpeechStatus;
                     <      	.external F_FIQ_Service_SACM_S480;
                     <      	.external F_SACM_S480_PcPlayInitial;
                     <      	
                     <      	.external F_SACM_S480_Decode;
                     <      	.external F_SACM_S480_FillQueue;
                     <      	.external F_SACM_S480_TestQueue;
                     <      	.external F_SACM_S480_InitDecode;
                     <      	 
                     <      	
                     <      	
                     <      	//========================================================================================        
                     <      	// End of S480.inc
                     <      	//========================================================================================
                            	.include	Resource.inc
                     <      	
                     <      	// Resource Table
                     <      	// Created by IDE, Do not modify this table
                     <      	
00008077             <      	.TEXT
                     <      	.external _RES_Table;
                     <      	.external _RES_9_72K_SA;
                     <      	.external _RES_9_72K_EA;
                     <      	.external _RES_10_72K_SA;
                     <      	.external _RES_10_72K_EA;
                     <      	.external _RES_11_72K_SA;
                     <      	.external _RES_11_72K_EA;
                     <      	.external _RES_12_72K_SA;
                     <      	.external _RES_12_72K_EA;
                     <      	.external _RES_13_72K_SA;
                     <      	.external _RES_13_72K_EA;
                     <      	.external _RES_14_72K_SA;
                     <      	.external _RES_14_72K_EA;
                     <      	.external _RES_15_72K_SA;
                     <      	.external _RES_15_72K_EA;
                     <      	.external _RES_16_72K_SA;
                     <      	.external _RES_16_72K_EA;
                     <      	.external _RES_17_72K_SA;
                     <      	.external _RES_17_72K_EA;
                     <      	.external _RES_18_72K_SA;
                     <      	.external _RES_18_72K_EA;
                     <      	.external _RES_19_72K_SA;
                     <      	.external _RES_19_72K_EA;
                     <      	.external _RES_2_72K_SA;
                     <      	.external _RES_2_72K_EA;
                     <      	.external _RES_20_72K_SA;
                     <      	.external _RES_20_72K_EA;
                     <      	.external _RES_21_72K_SA;
                     <      	.external _RES_21_72K_EA;
                     <      	.external _RES_22_72K_SA;
                     <      	.external _RES_22_72K_EA;
                     <      	.external _RES_3_72K_SA;
                     <      	.external _RES_3_72K_EA;
                     <      	.external _RES_4_72K_SA;
                     <      	.external _RES_4_72K_EA;
                     <      	.external _RES_5_72K_SA;
                     <      	.external _RES_5_72K_EA;
                     <      	.external _RES_6_72K_SA;
                     <      	.external _RES_6_72K_EA;
                     <      	.external _RES_7_72K_SA;
                     <      	.external _RES_7_72K_EA;
                     <      	.external _RES_8_72K_SA;
                     <      	.external _RES_8_72K_EA;
                     <      	.external _RES_1_72K_SA;
                     <      	.external _RES_1_72K_EA;
                     <      	
                     <      	// End Table
                            	.public	_FIQ;
                            	.PUBLIC _BREAK;
                            	.PUBLIC _IRQ0;
                            	.PUBLIC _IRQ1;
                            	.PUBLIC _IRQ2;
                            	.PUBLIC _IRQ3;
                            	.PUBLIC _IRQ4;
                            	.PUBLIC _IRQ5; 
                            	.PUBLIC _IRQ6; 
                            	.PUBLIC _IRQ7; 
                            	
                            	.external _uiTwoSecondTimeFlag;
                            	.external _ui2HzIntCounter;
00008077                    	.text
                            	_FIQ:
00008077 A8 DA              		PUSH	r1,r5 to [sp];
00008078 09 93 00 20        		r1=0x2000;
0000807A 11 C3 10 70        		test r1,[P_INT_Ctrl];
0000807C 0B 4E              		jnz L_FIQ_TimerA;
0000807D 09 93 00 08        		r1=0x0800;
0000807F 11 C3 10 70        		test r1,[P_INT_Ctrl];
00008081 0F 4E              		jnz L_FIQ_TimerB;
                            	L_FIQ_PWM:
00008082 09 93 00 80        		r1=C_FIQ_PWM;
00008084 19 D3 11 70        		[P_INT_Clear]=r1;
00008086 A8 90              		POP R1,R5 from[sp];
00008087 98 9A              		reti;
                            	L_FIQ_TimerA:
00008088 19 D3 11 70        		[P_INT_Clear]=r1;
0000808A 41 92              		r1=0x0001;
0000808B 19 D3 12 70        		[P_Watchdog_Clear]=r1;
0000808D 40 F0 94 87        		call F_FIQ_Service_SACM_S480;
0000808F A8 90              		pop r1,r5 from [sp];
00008090 98 9A              		reti;
                            	L_FIQ_TimerB:
00008091 19 D3 11 70        		[P_INT_Clear]=r1;
00008093 A8 90              		pop r1,r5 from [sp];
00008094 98 9A              		reti;
                            		
                            	/////////////////////////////////////////////////////////////////////////////////////////
                            	// Function: Interrupt Service routine Area
                            	//      Service for     IRQ1 - IRQ7
                            	//      User's IRQ must hook on here
                            	/////////////////////////////////////////////////////////////////////////////////////////        
                            	_BREAK:        
00008095 88 D2              	                PUSH r1,r1 TO [sp];
00008096 19 D3 11 70        					[P_INT_Clear] = r1;                
00008098 88 90              	                POP r1,r1 FROM [sp];
00008099 98 9A              	                reti;
                            	
                            	_IRQ0:        
0000809A 88 D2              	                PUSH r1,r1 TO [sp];
0000809B 19 D3 11 70        	     			[P_INT_Clear] = r1;
0000809D 88 90              	                POP r1,r1 FROM [sp];
0000809E 98 9A              	                reti;
                            	
                            	_IRQ1:        
0000809F 88 D2              	                PUSH r1,r1 TO [sp];
000080A0 19 D3 11 70        	                [P_INT_Clear] = r1;
000080A2 88 90              	                POP r1,r1 FROM [sp];
000080A3 98 9A              	                reti;
                            	_IRQ2:        
000080A4 88 D2              	                PUSH r1,r1 TO [sp];
000080A5 19 D3 11 70        	                [P_INT_Clear] = r1;
000080A7 88 90              	                POP r1,r1 FROM [sp];
000080A8 98 9A              	                reti;
                            	_IRQ3:
000080A9 88 D2              	                PUSH r1,r1 TO [sp];
000080AA 19 D3 11 70        	                [P_INT_Clear] = r1;
000080AC 88 90              	                POP r1,r1 FROM [sp];
000080AD 98 9A              	                reti;
                            	_IRQ4:        
000080AE 88 D2              	                PUSH r1,r1 TO [sp];
000080AF 19 D3 11 70        	                [P_INT_Clear] = r1;
000080B1 88 90              	                POP r1,r1 FROM [sp];
000080B2 98 9A              	                reti;
                            	_IRQ5:        
000080B3 88 D2              	                PUSH r1,r1 TO [sp];
000080B4 44 92              	                r1 = 0x0004 	    
000080B5 11 C3 10 70        	      		    test r1,[P_INT_Ctrl] 	//比较是否为2Hz的中断源
000080B7 02 4E              	    			JNZ	 L_IRQ5_2Hz			//是，则转至对应程序段  
                            	L_IRQ5_4Hz:								//4Hz 中断的处理  
000080B8 48 92              	    			r1=0x0008     
000080B9 0E EE              				    JMP L_Exit_IRQ5;     
                            	L_IRQ5_2Hz:
000080BA 11 93 EA 01        					r1=[_ui2HzIntCounter];
000080BC 41 02              					r1+=1;
000080BD 19 D3 EA 01        					[_ui2HzIntCounter]=r1;
000080BF 45 42              					CMP r1,5
000080C0 06 8E              					JBE L_Countinue;
                            					
000080C1 40 92              					r1=0;
000080C2 19 D3 EA 01        					[_ui2HzIntCounter]=r1;
000080C4 41 92              					r1=1
000080C5 19 D3 E9 01        					[_uiTwoSecondTimeFlag]=r1;
                            	L_Countinue:
000080C7 44 92              				    r1 = 0x0004     
                            	L_Exit_IRQ5:   
000080C8 19 D3 11 70        					[P_INT_Clear]=r1; 
000080CA 88 90              	                POP r1,r1 FROM [sp];
000080CB 98 9A              	                reti;
                            	_IRQ6:        
000080CC 88 D2              	                PUSH r1,r1 TO [sp];
000080CD 88 90              	                POP r1,r1 FROM [sp];
000080CE 98 9A              	                reti;
                            	_IRQ7:        
000080CF 88 D2              	                PUSH r1,r1 TO [sp];
000080D0 88 90              	                POP r1,r1 FROM [sp];
000080D1 98 9A              	                reti;
                            		
0 error(s), 0 warning(s).

