01_11_0_000_0100_1100 //LDR R0, #0x4C
01_11_0_001_0000_0001 //LDR R1,#1
01_11_0_010_1111_1111 //LDR R2,#0xFF
00_100_000_000_00_010 //EXOR R0,R0,R2
00_000_000_000_00_001 //ADD R0,R0,R1 -----> ENDOFQ1
01_11_0_001_0000_0000 //LDR R1,#0
01_11_0_010_0010_0000 //LDR R2,#32
01_11_0_011_0000_0001 //LDR R3,#1
01_11_0_100_0000_1001 //LDR R4,#9
01_10_0_101_00000_010 //LDR R5,[R2]
00_000_001_001_00_101 //ADD R1,R1,R5
00_000_010_010_00_011 //ADD R2,R2,R3
00_001_100_100_00_011 //SUB R4,R4,R3
10_010_00_0_0000_1001 //BNE 9 ------> ENDOFQ2
01_11_0_010_0011_0111 //LDR R2,#0x37
01_11_0_100_0000_0001 //LDR R4,#1
00_010_011_010_00_100 //AND R3,R2,R4
10_001_00_0_0001_1000 //BEQ 24 even
11_100_010_0000_0000 //LSR R2
11_000_010_0000_0000 //ROL R2
11_000_010_0000_0000 //ROL R2
11_000_010_0000_0000 //ROL R2
11_000_010_0000_0000 //ROL R2
10_000_00_0_0001_1111 //B 31 (end)
11_100_010_0000_0000 //LSR R2
11_010_010_0000_0000 //LSL R2
11_010_010_0000_0000 //LSL R2
11_010_010_0000_0000 //LSL R2
11_010_010_0000_0000 //LSL R2
11_010_010_0000_0000 //LSL R2
11_100_010_0000_0000 //LSR R2
XXXX_XXXX_XXXX_XXXX
0000_0000_0000_0000
0000_0000_0000_0001
0000_0000_0000_0010
0000_0000_0000_0011
0000_0000_0000_0100
0000_0000_0000_0101
0000_0000_0000_0110
0000_0000_0000_0111
0000_0000_0000_1000