Info: Starting: Create simulation model
Info: qsys-generate D:\Skydrive\Documenten\Univ\ES\GIT\LCD\hw\quartus\soc_system.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=D:\Skydrive\Documenten\Univ\ES\GIT\LCD\hw\quartus\soc_system\Generate\simulation --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading quartus/soc_system.qsys
Progress: Reading input file
Progress: Adding address_span_extender_0 [altera_address_span_extender 16.0]
Progress: Parameterizing module address_span_extender_0
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 16.0]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lt24_0 [lt24 1.0]
Progress: Parameterizing module lt24_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system: Generating soc_system "soc_system" for SIM_VHDL
Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide.
Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 1 bit wide, but the slave is 8 bit wide.
Info: address_span_extender_0: "soc_system" instantiated altera_address_span_extender "address_span_extender_0"
Info: hps_0: "Running  for module: hps_0"
Warning: hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/programs/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/programs/altera_lite/16.0/quartus/bin64/perl/lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=C:/TEMP/alt7146_4911342866913066334.dir/0043_jtag_uart_0_gen/ --quartus_dir=C:/programs/altera_lite/16.0/quartus --verilog --config=C:/TEMP/alt7146_4911342866913066334.dir/0043_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/TEMP/alt7146_4911342866913066334.dir/0043_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0'
Info: jtag_uart_0: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Error: lt24_0: lt24 does not support generation for VHDL Simulation. Generation is available for: Quartus Synthesis.
Error: Generation stopped, 11 or more modules remaining
Info: soc_system: Done "soc_system" with 13 modules, 6 files
Error: qsys-generate failed with exit code 1: 2 Errors, 6 Warnings
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:\Skydrive\Documenten\Univ\ES\GIT\LCD\hw\quartus\soc_system\Generate\soc_system.spd --output-directory=D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/soc_system/Generate/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\Skydrive\Documenten\Univ\ES\GIT\LCD\hw\quartus\soc_system\Generate\soc_system.spd --output-directory=D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/soc_system/Generate/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/soc_system/Generate/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/soc_system/Generate/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/soc_system/Generate/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	3 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/soc_system/Generate/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/soc_system/Generate/simulation/.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Skydrive\Documenten\Univ\ES\GIT\LCD\hw\quartus\soc_system.qsys --block-symbol-file --output-directory=D:\Skydrive\Documenten\Univ\ES\GIT\LCD\hw\quartus\soc_system\Generate --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading quartus/soc_system.qsys
Progress: Reading input file
Progress: Adding address_span_extender_0 [altera_address_span_extender 16.0]
Progress: Parameterizing module address_span_extender_0
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 16.0]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lt24_0 [lt24 1.0]
Progress: Parameterizing module lt24_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Skydrive\Documenten\Univ\ES\GIT\LCD\hw\quartus\soc_system.qsys --synthesis=VERILOG --output-directory=D:\Skydrive\Documenten\Univ\ES\GIT\LCD\hw\quartus\soc_system\Generate\synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading quartus/soc_system.qsys
Progress: Reading input file
Progress: Adding address_span_extender_0 [altera_address_span_extender 16.0]
Progress: Parameterizing module address_span_extender_0
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 16.0]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding lt24_0 [lt24 1.0]
Progress: Parameterizing module lt24_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide.
Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 1 bit wide, but the slave is 8 bit wide.
Info: address_span_extender_0: "soc_system" instantiated altera_address_span_extender "address_span_extender_0"
Info: hps_0: "Running  for module: hps_0"
Warning: hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/programs/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/programs/altera_lite/16.0/quartus/bin64/perl/lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=C:/TEMP/alt7146_4911342866913066334.dir/0046_jtag_uart_0_gen/ --quartus_dir=C:/programs/altera_lite/16.0/quartus --verilog --config=C:/TEMP/alt7146_4911342866913066334.dir/0046_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0'
Info: jtag_uart_0: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: lt24_0: "soc_system" instantiated lt24 "lt24_0"
Info: nios2_gen2_0: "soc_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/programs/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/programs/altera_lite/16.0/quartus/bin64/perl/lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/TEMP/alt7146_4911342866913066334.dir/0048_onchip_memory2_0_gen/ --quartus_dir=C:/programs/altera_lite/16.0/quartus --verilog --config=C:/TEMP/alt7146_4911342866913066334.dir/0048_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/Programs/altera_lite/16.0/quartus/bin64//eperlcmd.exe -I C:/Programs/altera_lite/16.0/quartus/bin64//perl/lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin -I C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_nios2_gen2_0_cpu --dir=C:/TEMP/alt7146_4911342866913066334.dir/0052_cpu_gen/ --quartus_bindir=C:/Programs/altera_lite/16.0/quartus/bin64/ --verilog --config=C:/TEMP/alt7146_4911342866913066334.dir/0052_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.12.11 18:13:03 (*) Starting Nios II generation
Info: cpu: # 2016.12.11 18:13:03 (*)   Checking for plaintext license.
Info: cpu: # 2016.12.11 18:13:04 (*)   Couldn't query license setup in Quartus directory C:/Programs/altera_lite/16.0/quartus/bin64/
Info: cpu: # 2016.12.11 18:13:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2016.12.11 18:13:04 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2016.12.11 18:13:04 (*)   Plaintext license not found.
Info: cpu: # 2016.12.11 18:13:04 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2016.12.11 18:13:05 (*)   Couldn't query license setup in Quartus directory C:/Programs/altera_lite/16.0/quartus/bin64/
Info: cpu: # 2016.12.11 18:13:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2016.12.11 18:13:05 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2016.12.11 18:13:05 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2016.12.11 18:13:05 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.12.11 18:13:05 (*)   Creating all objects for CPU
Info: cpu: # 2016.12.11 18:13:05 (*)     Testbench
Info: cpu: # 2016.12.11 18:13:05 (*)     Instruction decoding
Info: cpu: # 2016.12.11 18:13:05 (*)       Instruction fields
Info: cpu: # 2016.12.11 18:13:05 (*)       Instruction decodes
Info: cpu: # 2016.12.11 18:13:06 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2016.12.11 18:13:06 (*)       Instruction controls
Info: cpu: # 2016.12.11 18:13:06 (*)     Pipeline frontend
Info: cpu: # 2016.12.11 18:13:06 (*)     Pipeline backend
Info: cpu: # 2016.12.11 18:13:10 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.12.11 18:13:12 (*)   Creating encrypted RTL
Info: cpu: # 2016.12.11 18:13:14 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'soc_system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: lt24_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "lt24_0_avalon_master_translator"
Info: address_span_extender_0_windowed_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "address_span_extender_0_windowed_slave_translator"
Info: lt24_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "lt24_0_avalon_master_agent"
Info: address_span_extender_0_windowed_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "address_span_extender_0_windowed_slave_agent"
Info: address_span_extender_0_windowed_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "address_span_extender_0_windowed_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/soc_system/Generate/synthesis/submodules/altera_avalon_sc_fifo.v
Info: address_span_extender_0_windowed_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "address_span_extender_0_windowed_slave_burst_adapter"
Info: Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/soc_system/Generate/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/soc_system/Generate/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/soc_system/Generate/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/soc_system/Generate/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/soc_system/Generate/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/soc_system/Generate/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/soc_system/Generate/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 45 modules, 121 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
