@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":21:13:21:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":61:13:61:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":88:13:88:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":118:13:118:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":168:13:168:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":213:13:213:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":232:13:232:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":281:13:281:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":335:13:335:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":657:13:657:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":761:13:761:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":795:13:795:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1059:13:1059:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1369:13:1369:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1396:13:1396:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1441:13:1441:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1474:13:1474:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1492:13:1492:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1518:13:1518:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1559:13:1559:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1581:13:1581:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1599:13:1599:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1616:13:1616:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1635:13:1635:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1652:13:1652:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1681:13:1681:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1712:13:1712:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1802:13:1802:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2026:13:2026:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2187:13:2187:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2203:13:2203:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2219:13:2219:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2235:13:2235:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2267:13:2267:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2648:13:2648:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3661:13:3661:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3732:13:3732:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3861:13:3861:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3879:13:3879:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3896:13:3896:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3911:13:3911:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3926:13:3926:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3953:13:3953:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4067:13:4067:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4098:13:4098:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4144:13:4144:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4255:13:4255:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4439:13:4439:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4480:13:4480:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4506:13:4506:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4523:13:4523:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4600:13:4600:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":5364:13:5364:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6174:13:6174:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6283:13:6283:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6321:13:6321:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6394:13:6394:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":7283:13:7283:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":8340:13:8340:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":9299:13:9299:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10035:13:10035:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10750:13:10750:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10784:13:10784:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10820:13:10820:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10867:13:10867:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10901:13:10901:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":11767:13:11767:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12810:13:12810:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12822:15:12822:27|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12833:13:12833:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12846:13:12846:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":21:13:21:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":61:13:61:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":88:13:88:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":118:13:118:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":168:13:168:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":213:13:213:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":232:13:232:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":281:13:281:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":335:13:335:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":657:13:657:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":761:13:761:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":795:13:795:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1059:13:1059:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1369:13:1369:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1396:13:1396:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1441:13:1441:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1474:13:1474:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1492:13:1492:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1518:13:1518:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1559:13:1559:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1581:13:1581:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1599:13:1599:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1616:13:1616:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1635:13:1635:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1652:13:1652:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1681:13:1681:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1712:13:1712:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":1802:13:1802:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2026:13:2026:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2187:13:2187:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2203:13:2203:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2219:13:2219:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2235:13:2235:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2267:13:2267:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":2648:13:2648:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3661:13:3661:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3732:13:3732:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3861:13:3861:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3879:13:3879:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3896:13:3896:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3911:13:3911:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3926:13:3926:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":3953:13:3953:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4067:13:4067:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4098:13:4098:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4144:13:4144:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4255:13:4255:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4439:13:4439:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4480:13:4480:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4506:13:4506:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4523:13:4523:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":4600:13:4600:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":5364:13:5364:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6174:13:6174:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6283:13:6283:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6321:13:6321:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":6394:13:6394:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":7283:13:7283:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":8340:13:8340:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":9299:13:9299:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10035:13:10035:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10750:13:10750:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10784:13:10784:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10820:13:10820:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10867:13:10867:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":10901:13:10901:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":11767:13:11767:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12810:13:12810:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12822:15:12822:27|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12833:13:12833:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\repo\jabil2025\dmd\P1060973_FPGA\component\polarfire_syn_comps.v":12846:13:12846:25|User defined pragma syn_black_box detected
@W: CG238 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\cmd_server.v":48:6:48:18|Instantiation will not be bound to the VHDL entity. For mixed HDL, only integer/real/string generics on the VHDL side are supported.  Change VHDL generic types to one of the supported types for mixed HDL usage.
@W: CG532 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\afifo.v":93:4:93:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\afifo.v":110:1:110:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\afifo.v":127:1:127:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\afifo.v":140:1:140:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\afifo.v":169:1:169:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\afifo.v":185:1:185:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\afifo.v":198:1:198:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL260 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\afifo.v":128:1:128:6|Pruning register bit 4 of wgray[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\afifo.v":186:1:186:6|Pruning register bit 4 of rgray[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v":53:4:53:9|Optimizing register bit SP_DO[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v":53:4:53:9|Pruning register bits 31 to 16 of SP_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG781 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":178:16:178:29|Input GPIO_IN on instance adder_decode_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":178:16:178:29|Input OSC_CT_IN on instance adder_decode_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":178:16:178:29|Input CLK_GEN_IN on instance adder_decode_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":178:16:178:29|Input ILIM_DAC_IN on instance adder_decode_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":178:16:178:29|Input ADC_IN on instance adder_decode_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":178:16:178:29|Input GANT_MOT_IN on instance adder_decode_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":178:16:178:29|Input LIFT_MOT_IN on instance adder_decode_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":107:20:107:31|Removing wire PULSE_200KHZ, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":108:20:108:30|Removing wire PULSE_20KHZ, as there is no assignment to it.
@W: CG184 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":109:20:109:29|Removing wire PULSE_2KHZ, as it has the load but no drivers.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":110:20:110:30|Removing wire PULSE_100US, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":111:20:111:27|Removing wire CLK_2MHZ, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":114:20:114:26|Removing wire GPIO_IN, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":115:20:115:28|Removing wire OSC_CT_IN, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":116:20:116:29|Removing wire CLK_GEN_IN, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":117:20:117:30|Removing wire ILIM_DAC_IN, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":118:20:118:25|Removing wire ADC_IN, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":119:20:119:30|Removing wire GANT_MOT_IN, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":120:20:120:30|Removing wire LIFT_MOT_IN, as there is no assignment to it.
@W: CG184 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":121:17:121:22|Removing wire SP1_RE, as it has the load but no drivers.
@W: CG184 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":122:17:122:22|Removing wire SP1_WE, as it has the load but no drivers.
@W: CG184 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":123:17:123:22|Removing wire SP2_RE, as it has the load but no drivers.
@W: CG184 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":124:17:124:22|Removing wire SP2_WE, as it has the load but no drivers.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":125:20:125:30|Removing wire STD_CONT_RE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":126:20:126:29|Removing wire CCHL_IF_RE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":127:20:127:33|Removing wire SER_PENDANT_RE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":128:20:128:28|Removing wire PWR_IF_RE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":129:20:129:35|Removing wire LIFT_MOT_SENS_RE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":130:20:130:32|Removing wire SPD_DMD_IF_RE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":131:20:131:37|Removing wire GANTRY_MOT_SENS_RE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":132:20:132:31|Removing wire SPD_EMOPS_RE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":133:20:133:25|Removing wire GPO_RE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":134:20:134:25|Removing wire GPO_WE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":135:20:135:27|Removing wire ADMUX_RE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":136:20:136:27|Removing wire ADMUX_WE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":137:20:137:27|Removing wire ADSEL_RE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":138:20:138:27|Removing wire ADSEL_WE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":139:20:139:25|Removing wire STS_RE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":140:20:140:25|Removing wire STS_WE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":141:20:141:35|Removing wire GANTRY_96V_IF_RE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":142:20:142:35|Removing wire GANTRY_96V_IF_WE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":143:20:143:33|Removing wire LIFT_96V_IF_RE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":144:20:144:33|Removing wire LIFT_96V_IF_WE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":145:20:145:29|Removing wire MOT_GPO_WE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":146:20:146:29|Removing wire COUNTER_WE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":147:20:147:29|Removing wire COUNTER_RE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":148:20:148:30|Removing wire ILIM_DAC_WE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":149:20:149:30|Removing wire ILIM_DAC_RE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":150:20:150:27|Removing wire CLOCK_WE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":151:20:151:27|Removing wire CLOCK_RE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":152:20:152:25|Removing wire ADC_RE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":153:20:153:25|Removing wire ADC_WE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":154:20:154:30|Removing wire GANT_MOT_RE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":155:20:155:30|Removing wire GANT_MOT_WE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":156:20:156:30|Removing wire LIFT_MOT_RE, as there is no assignment to it.
@W: CG360 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":157:20:157:30|Removing wire LIFT_MOT_WE, as there is no assignment to it.
@W: CL156 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":109:20:109:29|*Input PULSE_2KHZ to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":121:17:121:22|*Input SP1_RE to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":122:17:122:22|*Input SP1_WE to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":123:17:123:22|*Input SP2_RE to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\top.v":124:17:124:22|*Input SP2_WE to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL246 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\ScratchPadRegister.v":23:20:23:24|Input port bits 31 to 16 of SP_DI[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\ADDR_DECODER.v":56:20:56:27|Input port bits 31 to 20 of DEC_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_write.v":235:4:235:9|Optimizing register bit timeout_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_write.v":235:4:235:9|Optimizing register bit timeout_cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_write.v":235:4:235:9|Optimizing register bit timeout_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_write.v":235:4:235:9|Optimizing register bit timeout_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_write.v":235:4:235:9|Optimizing register bit timeout_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_write.v":235:4:235:9|Optimizing register bit timeout_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_write.v":235:4:235:9|Optimizing register bit timeout_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_write.v":235:4:235:9|Optimizing register bit timeout_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_write.v":235:4:235:9|Pruning register bits 15 to 8 of timeout_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_read.v":176:4:176:9|Optimizing register bit timeout_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_read.v":176:4:176:9|Optimizing register bit timeout_cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_read.v":176:4:176:9|Optimizing register bit timeout_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_read.v":176:4:176:9|Optimizing register bit timeout_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_read.v":176:4:176:9|Optimizing register bit timeout_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_read.v":176:4:176:9|Optimizing register bit timeout_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_read.v":176:4:176:9|Optimizing register bit timeout_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_read.v":176:4:176:9|Optimizing register bit timeout_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_read.v":176:4:176:9|Pruning register bits 15 to 8 of timeout_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_read.v":74:4:74:9|Optimizing register bit state[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_read.v":74:4:74:9|Optimizing register bit state[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_read.v":74:4:74:9|Optimizing register bit state[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_read.v":74:4:74:9|Optimizing register bit state[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_read.v":74:4:74:9|Optimizing register bit state[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\msg_read.v":74:4:74:9|Pruning register bits 7 to 3 of state[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":353:6:353:7|Pruning unused register uart_rx_stop_count_1(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":222:6:222:7|Pruning unused register uart_tx_stop_count_2(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL249 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":353:6:353:7|Initial value is not supported on state machine uart_rx_state
@W: CL249 :"C:\repo\jabil2025\dmd\P1060973_FPGA\hdl\cmn_uart.vhd":222:6:222:7|Initial value is not supported on state machine uart_tx_state

