$date
	Sat Sep 28 00:49:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_shift_register $end
$var wire 8 ! Q [7:0] $end
$var reg 1 " clk $end
$var reg 8 # d [7:0] $end
$var reg 1 $ reset $end
$var reg 1 % shift_dir $end
$scope module test $end
$var wire 1 " clk $end
$var wire 8 & d [7:0] $end
$var wire 1 $ reset $end
$var wire 1 % shift_dir $end
$var reg 8 ' Q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b10101010 &
1%
1$
b10101010 #
0"
b0 !
$end
#5
1"
#10
0$
#60
0%
#110
