{"sha": "6dd3234ecf66a168d45c5e31398232191c76ddf8", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NmRkMzIzNGVjZjY2YTE2OGQ0NWM1ZTMxMzk4MjMyMTkxYzc2ZGRmOA==", "commit": {"author": {"name": "Kirill Yukhin", "email": "kirill.yukhin@intel.com", "date": "2011-10-20T20:37:32Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2011-10-20T20:37:32Z"}, "message": "Fix operands order in BMI2 patterns.\n\ngcc/\n\n2011-10-20  Kirill Yukhin  <kirill.yukhin@intel.com>\n\n\tPR target/50766\n\t* config/i386/i386.md (bmi_bextr_<mode>): Update register/\n\tmemory operand order.\n\t(bmi2_bzhi_<mode>3): Ditto.\n\t(bmi2_pdep_<mode>3): Ditto.\n\t(bmi2_pext_<mode>3): Ditto.\n\ngcc/testsuite/\n\n2011-10-20  Kirill Yukhin  <kirill.yukhin@intel.com>\n\n\tPR target/50766\n\t* gcc.target/i386/pr50766.c: New test.\n\nFrom-SVN: r180271", "tree": {"sha": "ae3171dc2b2dcc57fce98ff4077b5093c9966749", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/ae3171dc2b2dcc57fce98ff4077b5093c9966749"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/6dd3234ecf66a168d45c5e31398232191c76ddf8", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6dd3234ecf66a168d45c5e31398232191c76ddf8", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6dd3234ecf66a168d45c5e31398232191c76ddf8", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6dd3234ecf66a168d45c5e31398232191c76ddf8/comments", "author": null, "committer": null, "parents": [{"sha": "5a3c00681c5eb8b14a08438c5b0a18a04aab0c2b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5a3c00681c5eb8b14a08438c5b0a18a04aab0c2b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5a3c00681c5eb8b14a08438c5b0a18a04aab0c2b"}], "stats": {"total": 47, "additions": 39, "deletions": 8}, "files": [{"sha": "30a25f993dfa03b0e9468b7ea1d161bfc1631e80", "filename": "gcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6dd3234ecf66a168d45c5e31398232191c76ddf8/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6dd3234ecf66a168d45c5e31398232191c76ddf8/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=6dd3234ecf66a168d45c5e31398232191c76ddf8", "patch": "@@ -1,3 +1,12 @@\n+2011-10-20  Kirill Yukhin  <kirill.yukhin@intel.com>\n+\n+\tPR target/50766\n+\t* config/i386/i386.md (bmi_bextr_<mode>): Update register/\n+\tmemory operand order.\n+\t(bmi2_bzhi_<mode>3): Ditto.\n+\t(bmi2_pdep_<mode>3): Ditto.\n+\t(bmi2_pext_<mode>3): Ditto.\n+\n 2011-10-20  Richard Henderson  <rth@redhat.com>\n \n \t* target.def (vec_perm_const_ok): Rename from builtin_vec_perm_ok."}, {"sha": "866fb05d867e719bf2d9527dd48f7cd3b282bcf9", "filename": "gcc/config/i386/i386.md", "status": "modified", "additions": 8, "deletions": 8, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6dd3234ecf66a168d45c5e31398232191c76ddf8/gcc%2Fconfig%2Fi386%2Fi386.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6dd3234ecf66a168d45c5e31398232191c76ddf8/gcc%2Fconfig%2Fi386%2Fi386.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.md?ref=6dd3234ecf66a168d45c5e31398232191c76ddf8", "patch": "@@ -12099,8 +12099,8 @@\n \n (define_insn \"bmi_bextr_<mode>\"\n   [(set (match_operand:SWI48 0 \"register_operand\" \"=r\")\n-        (unspec:SWI48 [(match_operand:SWI48 1 \"nonimmediate_operand\" \"rm\")\n-                       (match_operand:SWI48 2 \"register_operand\" \"r\")]\n+        (unspec:SWI48 [(match_operand:SWI48 1 \"register_operand\" \"r\")\n+                       (match_operand:SWI48 2 \"nonimmediate_operand\" \"rm\")]\n                        UNSPEC_BEXTR))\n    (clobber (reg:CC FLAGS_REG))]\n   \"TARGET_BMI\"\n@@ -12149,9 +12149,9 @@\n ;; BMI2 instructions.\n (define_insn \"bmi2_bzhi_<mode>3\"\n   [(set (match_operand:SWI48 0 \"register_operand\" \"=r\")\n-\t(and:SWI48 (match_operand:SWI48 1 \"nonimmediate_operand\" \"rm\")\n+\t(and:SWI48 (match_operand:SWI48 1 \"register_operand\" \"r\")\n \t\t   (lshiftrt:SWI48 (const_int -1)\n-\t\t\t\t   (match_operand:SWI48 2 \"register_operand\" \"r\"))))\n+\t\t\t\t   (match_operand:SWI48 2 \"nonimmediate_operand\" \"rm\"))))\n    (clobber (reg:CC FLAGS_REG))]\n   \"TARGET_BMI2\"\n   \"bzhi\\t{%2, %1, %0|%0, %1, %2}\"\n@@ -12161,8 +12161,8 @@\n \n (define_insn \"bmi2_pdep_<mode>3\"\n   [(set (match_operand:SWI48 0 \"register_operand\" \"=r\")\n-        (unspec:SWI48 [(match_operand:SWI48 1 \"nonimmediate_operand\" \"rm\")\n-                       (match_operand:SWI48 2 \"register_operand\" \"r\")]\n+        (unspec:SWI48 [(match_operand:SWI48 1 \"register_operand\" \"r\")\n+                       (match_operand:SWI48 2 \"nonimmediate_operand\" \"rm\")]\n                        UNSPEC_PDEP))]\n   \"TARGET_BMI2\"\n   \"pdep\\t{%2, %1, %0|%0, %1, %2}\"\n@@ -12172,8 +12172,8 @@\n \n (define_insn \"bmi2_pext_<mode>3\"\n   [(set (match_operand:SWI48 0 \"register_operand\" \"=r\")\n-        (unspec:SWI48 [(match_operand:SWI48 1 \"nonimmediate_operand\" \"rm\")\n-                       (match_operand:SWI48 2 \"register_operand\" \"r\")]\n+        (unspec:SWI48 [(match_operand:SWI48 1 \"register_operand\" \"r\")\n+                       (match_operand:SWI48 2 \"nonimmediate_operand\" \"rm\")]\n                        UNSPEC_PEXT))]\n   \"TARGET_BMI2\"\n   \"pext\\t{%2, %1, %0|%0, %1, %2}\""}, {"sha": "f373799c684552ef84f5894ae9aa2ad386833277", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6dd3234ecf66a168d45c5e31398232191c76ddf8/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6dd3234ecf66a168d45c5e31398232191c76ddf8/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=6dd3234ecf66a168d45c5e31398232191c76ddf8", "patch": "@@ -1,3 +1,8 @@\n+2011-10-20  Kirill Yukhin  <kirill.yukhin@intel.com>\n+\n+\tPR target/50766\n+\t* gcc.target/i386/pr50766.c: New test.\n+\n 2011-10-20  Jason Merrill  <jason@redhat.com>\n \n \tPR c++/41449"}, {"sha": "9923de4248e9473fea5e2cb00c606e1e896ce770", "filename": "gcc/testsuite/gcc.target/i386/pr50766.c", "status": "added", "additions": 17, "deletions": 0, "changes": 17, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6dd3234ecf66a168d45c5e31398232191c76ddf8/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr50766.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6dd3234ecf66a168d45c5e31398232191c76ddf8/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr50766.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Fpr50766.c?ref=6dd3234ecf66a168d45c5e31398232191c76ddf8", "patch": "@@ -0,0 +1,17 @@\n+/* PR target/50766 */\n+/* { dg-do assemble } */\n+/* { dg-options \"-mbmi2\" } */\n+/* { dg-require-effective-target bmi2 } */\n+\n+#include <x86intrin.h>\n+\n+unsigned z;\n+\n+void\n+foo ()\n+{\n+  unsigned x = 0x23593464;\n+  unsigned y = 0xF9494302;\n+  z = _pext_u32(x, y);\n+}\n+"}]}