read -sv run_verilog_mid/adder_32b_21_54_2c5377871f71f755dde23907d2b04cb8.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_21_54_2c5377871f71f755dde23907d2b04cb8_yosys.v
