/* Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EPCS4) Path("E:/01-Platform/01-ARM+FPGA+2828/01-code/02-FPAG for HD FHD/V2.1/FPGA_DEMO_HD FHD_V2P1/output_files/") File("FPGA_DEMO.pof") MfrSpec(OpMask(1) Child_OpMask(1 1));

ChainEnd;

AlteraBegin;
	ChainType(asc);
AlteraEnd;
