# do {tb_IntMatProCore_compile.do}
# Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 00:48:35 on Apr 10,2023
# vcom -64 -93 -work xil_defaultlib ../../../../MatrixProcessingCore_32x32_16bits.srcs/sources_1/ip/dpram_1024x64/dpram_1024x64_sim_netlist.vhdl ../../../../MatrixProcessingCore_32x32_16bits.srcs/sources_1/ip/dpram_1024x16/dpram_1024x16_sim_netlist.vhdl ../../../../MatrixProcessingCore_32x32_16bits.srcs/sources_1/new/IntMatProCore_32x32_16bits.vhd ../../../../MatrixProcessingCore_32x32_16bits.srcs/sim_1/new/tb_IntMatProCore_32x32_16bits.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../../../../MatrixProcessingCore_32x32_16bits.srcs/sources_1/ip/dpram_1024x64/dpram_1024x64_sim_netlist.vhdl" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 00:48:35 on Apr 10,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# child process exited abnormally
# Error in macro ./tb_IntMatProCore_compile.do line 21
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 00:48:35 on Apr 10,2023
# vcom -64 -93 -work xil_defaultlib ../../../../MatrixProcessingCore_32x32_16bits.srcs/sources_1/ip/dpram_1024x64/dpram_1024x64_sim_netlist.vhdl ../../../../MatrixProcessingCore_32x32_16bits.srcs/sources_1/ip/dpram_1024x16/dpram_1024x16_sim_netlist.vhdl ../../../../MatrixProcessingCore_32x32_16bits.srcs/sources_1/new/IntMatProCore_32x32_16bits.vhd ../../../../MatrixProcessingCore_32x32_16bits.srcs/sim_1/new/tb_IntMatProCore_32x32_16bits.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../../../../MatrixProcessingCore_32x32_16bits.srcs/sources_1/ip/dpram_1024x64/dpram_1024x64_sim_netlist.vhdl" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 00:48:35 on Apr 10,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# child process exited abnormally
#     while executing
# "exec <nul: {D:\modeltech64_10.6c\win64\vcom.EXE} -64 -93 -work xil_defaultlib ../../../../MatrixProcessingCore_32x32_16bits.srcs/sources_1/ip/dpram_10..."
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 exec $redir $new [lrange $args 1 end]"
#     (procedure "::unknown" line 47)
#     invoked from within
# "D:\\modeltech64_10.6c\\win64\\vcom -64 -93 -work xil_defaultlib  \
# "../../../../MatrixProcessingCore_32x32_16bits.srcs/sources_1/ip/dpram_1024x64/dpra..."
