# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../DACDDR4streamer.v" \
"../../../../../DACRAMtestbench.v" \
"../../../../../memory_standin.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
