###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Aug 19 14:06:00 2024
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.339
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.465
- Arrival Time                  2.630
= Slack Time                   16.835
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.835 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   17.640 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   18.519 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |   19.419 | 
     | ALU/\ALU_OUT_reg[8]       | RN ^       | SDFFRQX1M | 1.071 | 0.046 |   2.630 |   19.465 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.262 |       |   0.000 |  -16.835 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -16.831 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX1M | 0.262 | 0.004 |   0.004 |  -16.831 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.334
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.471
- Arrival Time                  2.632
= Slack Time                   16.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.839 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   17.644 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   18.524 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |   19.424 | 
     | ALU/\ALU_OUT_reg[12]      | RN ^       | SDFFRQX2M | 1.071 | 0.047 |   2.632 |   19.471 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.262 |       |   0.000 |  -16.839 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -16.835 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.262 | 0.004 |   0.004 |  -16.835 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.334
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.471
- Arrival Time                  2.632
= Slack Time                   16.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.839 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   17.644 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.684 |   18.524 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |   19.424 | 
     | ALU/\ALU_OUT_reg[14]      | RN ^       | SDFFRQX2M | 1.071 | 0.047 |   2.632 |   19.471 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.262 |       |   0.000 |  -16.839 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -16.835 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.262 | 0.004 |   0.004 |  -16.835 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.334
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.471
- Arrival Time                  2.632
= Slack Time                   16.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.839 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   17.644 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.684 |   18.524 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |   19.424 | 
     | ALU/\ALU_OUT_reg[13]      | RN ^       | SDFFRQX2M | 1.071 | 0.047 |   2.632 |   19.471 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.262 |       |   0.000 |  -16.839 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -16.835 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.262 | 0.004 |   0.004 |  -16.835 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.334
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.471
- Arrival Time                  2.632
= Slack Time                   16.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.839 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   17.644 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   18.524 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |   19.424 | 
     | ALU/\ALU_OUT_reg[11]      | RN ^       | SDFFRQX2M | 1.071 | 0.047 |   2.632 |   19.471 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.262 |       |   0.000 |  -16.839 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -16.835 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.262 | 0.004 |   0.004 |  -16.835 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.334
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  2.631
= Slack Time                   16.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.839 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   17.644 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   18.524 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |   19.424 | 
     | ALU/\ALU_OUT_reg[15]      | RN ^       | SDFFRQX2M | 1.071 | 0.047 |   2.631 |   19.470 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.262 |       |   0.000 |  -16.839 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -16.835 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.262 | 0.004 |   0.004 |  -16.835 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.334
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.471
- Arrival Time                  2.631
= Slack Time                   16.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.839 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   17.644 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   18.524 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |   19.424 | 
     | ALU/\ALU_OUT_reg[10]      | RN ^       | SDFFRQX2M | 1.071 | 0.047 |   2.631 |   19.471 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.262 |       |   0.000 |  -16.839 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -16.835 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.262 | 0.004 |   0.004 |  -16.835 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.334
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  2.631
= Slack Time                   16.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.840 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   17.644 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   18.524 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |   19.424 | 
     | ALU/\ALU_OUT_reg[9]       | RN ^       | SDFFRQX2M | 1.071 | 0.046 |   2.631 |   19.470 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.262 |       |   0.000 |  -16.839 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -16.835 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.262 | 0.004 |   0.004 |  -16.835 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.334
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  2.630
= Slack Time                   16.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.840 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   17.644 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   18.524 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |   19.424 | 
     | ALU/\ALU_OUT_reg[4]       | RN ^       | SDFFRQX2M | 1.071 | 0.046 |   2.630 |   19.470 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.262 |       |   0.000 |  -16.839 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -16.836 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.262 | 0.004 |   0.003 |  -16.836 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.334
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  2.630
= Slack Time                   16.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.840 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   17.645 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   18.524 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |   19.424 | 
     | ALU/\ALU_OUT_reg[5]       | RN ^       | SDFFRQX2M | 1.071 | 0.046 |   2.630 |   19.470 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.262 |       |   0.000 |  -16.840 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -16.836 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.262 | 0.004 |   0.004 |  -16.836 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.334
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.469
- Arrival Time                  2.629
= Slack Time                   16.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.840 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   17.645 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   18.524 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |   19.424 | 
     | ALU/\ALU_OUT_reg[3]       | RN ^       | SDFFRQX2M | 1.071 | 0.045 |   2.629 |   19.469 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.262 |       |   0.000 |  -16.840 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -16.837 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.262 | 0.003 |   0.003 |  -16.837 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.334
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  2.630
= Slack Time                   16.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.840 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   17.645 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   18.524 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |   19.424 | 
     | ALU/\ALU_OUT_reg[6]       | RN ^       | SDFFRQX2M | 1.071 | 0.046 |   2.630 |   19.470 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.262 |       |   0.000 |  -16.840 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -16.836 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.262 | 0.004 |   0.004 |  -16.836 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.334
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  2.630
= Slack Time                   16.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.840 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   17.645 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   18.524 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |   19.424 | 
     | ALU/\ALU_OUT_reg[7]       | RN ^       | SDFFRQX2M | 1.071 | 0.046 |   2.630 |   19.470 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.262 |       |   0.000 |  -16.840 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |  -16.836 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.262 | 0.004 |   0.004 |  -16.836 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.334
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.469
- Arrival Time                  2.629
= Slack Time                   16.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.840 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   17.645 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.684 |   18.525 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |   19.425 | 
     | ALU/\ALU_OUT_reg[2]       | RN ^       | SDFFRQX2M | 1.071 | 0.045 |   2.629 |   19.469 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.262 |       |   0.000 |  -16.840 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -16.837 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.262 | 0.003 |   0.003 |  -16.837 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.334
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.469
- Arrival Time                  2.628
= Slack Time                   16.841
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.841 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   17.646 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   18.525 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |   19.425 | 
     | ALU/\ALU_OUT_reg[1]       | RN ^       | SDFFRQX2M | 1.071 | 0.044 |   2.628 |   19.469 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.262 |       |   0.000 |  -16.841 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |  -16.838 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.262 | 0.003 |   0.003 |  -16.838 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU/OUT_VALID_reg/CK 
Endpoint:   ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.334
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.469
- Arrival Time                  2.627
= Slack Time                   16.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.842 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   17.647 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.684 |   18.526 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |   19.427 | 
     | ALU/OUT_VALID_reg         | RN ^       | SDFFRQX2M | 1.071 | 0.042 |   2.627 |   19.469 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.262 |       |   0.000 |  -16.842 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |  -16.840 | 
     | ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.262 | 0.002 |   0.002 |  -16.840 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.334
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.468
- Arrival Time                  2.626
= Slack Time                   16.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.842 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   17.647 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   18.527 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |   19.427 | 
     | ALU/\ALU_OUT_reg[0]       | RN ^       | SDFFRQX2M | 1.071 | 0.041 |   2.626 |   19.468 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.262 |       |   0.000 |  -16.842 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |  -16.840 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M | 0.262 | 0.002 |   0.002 |  -16.840 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RST_SYNC_1/\sync_reg_reg[1] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                             (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.149
- Setup                         0.259
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.690
- Arrival Time                  0.280
= Slack Time                   20.410
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | RST ^      |           | 0.078 |       |   0.028 |   20.438 | 
     | U4_mux2X1/U1                | A ^ -> Y ^ | MX2X2M    | 0.249 | 0.251 |   0.279 |   20.689 | 
     | RST_SYNC_1/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.249 | 0.001 |   0.280 |   20.690 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^  |            | 0.549 |       |   0.289 |  -20.121 | 
     | REF_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -20.005 | 
     | REF_CLK__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -19.956 | 
     | U0_mux2X1/U1                | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -19.679 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -19.559 | 
     | REF_SCAN_CLK__L2_I0         | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -19.350 | 
     | RST_SYNC_1/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.387 | 0.089 |   1.149 |  -19.261 | 
     +--------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RST_SYNC_1/\sync_reg_reg[0] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                             (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.151
- Setup                         0.255
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.696
- Arrival Time                  0.280
= Slack Time                   20.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | RST ^      |           | 0.078 |       |   0.028 |   20.444 | 
     | U4_mux2X1/U1                | A ^ -> Y ^ | MX2X2M    | 0.249 | 0.251 |   0.279 |   20.695 | 
     | RST_SYNC_1/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.249 | 0.001 |   0.280 |   20.696 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.289
     = Beginpoint Arrival Time            0.289
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | REF_CLK ^  |            | 0.549 |       |   0.289 |  -20.127 | 
     | REF_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.120 | 0.116 |   0.404 |  -20.012 | 
     | REF_CLK__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.041 | 0.050 |   0.454 |  -19.962 | 
     | U0_mux2X1/U1                | A ^ -> Y ^ | MX2X6M     | 0.269 | 0.277 |   0.731 |  -19.685 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   0.851 |  -19.565 | 
     | REF_SCAN_CLK__L2_I0         | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.060 |  -19.356 | 
     | RST_SYNC_1/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.388 | 0.091 |   1.151 |  -19.265 | 
     +--------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[7][3] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[7][3] /SI (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[2]                               (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.409
- Setup                         0.511
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.698
- Arrival Time                 20.069
= Slack Time                   80.630
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.067
     = Beginpoint Arrival Time           20.067
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance             |   Arc   |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |         |          |       |       |  Time   |   Time   | 
     |---------------------------------+---------+----------+-------+-------+---------+----------| 
     |                                 | SI[2] v |          | 0.117 |       |  20.067 |  100.696 | 
     | FIFO_TOP/fifomem/\mem_reg[7][3] | SI v    | SDFFQX2M | 0.117 | 0.002 |  20.069 |  100.698 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.630 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -80.604 | 
     | scan_clk__L2_I1                 | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -80.501 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -80.322 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -80.111 | 
     | scan_clk__L5_I0                 | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -79.942 | 
     | scan_clk__L6_I0                 | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -79.854 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -79.568 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -79.449 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -79.240 | 
     | FIFO_TOP/fifomem/\mem_reg[7][3] | CK ^       | SDFFQX2M   | 0.349 | 0.019 |   1.409 |  -79.220 | 
     +------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin RegFile/\registers_reg[3][1] /CK 
Endpoint:   RegFile/\registers_reg[3][1] /SI (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[1]                            (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.479
- Setup                         0.455
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.823
- Arrival Time                 20.050
= Slack Time                   80.774
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.049
     = Beginpoint Arrival Time           20.049
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance           |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |         |           |       |       |  Time   |   Time   | 
     |------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                              | SI[1] v |           | 0.093 |       |  20.049 |  100.823 | 
     | RegFile/\registers_reg[3][1] | SI v    | SDFFRQX2M | 0.093 | 0.001 |  20.050 |  100.823 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.774 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -80.749 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -80.645 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -80.466 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -80.255 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -80.086 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -79.998 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -79.712 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -79.593 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -79.384 | 
     | RegFile/\registers_reg[3][1] | CK ^       | SDFFRQX2M  | 0.387 | 0.089 |   1.479 |  -79.295 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin RegFile/\registers_reg[14][1] /CK 
Endpoint:   RegFile/\registers_reg[14][1] /SI (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[0]                             (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.486
- Setup                         0.453
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.833
- Arrival Time                 20.039
= Slack Time                   80.794
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.038
     = Beginpoint Arrival Time           20.038
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Instance            |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |         |           |       |       |  Time   |   Time   | 
     |-------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                               | SI[0] v |           | 0.079 |       |  20.038 |  100.833 | 
     | RegFile/\registers_reg[14][1] | SI v    | SDFFRQX2M | 0.079 | 0.000 |  20.039 |  100.833 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -80.794 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -80.769 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -80.666 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -80.487 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -80.276 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -80.107 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -80.019 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -79.733 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -79.614 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -79.404 | 
     | RegFile/\registers_reg[14][1] | CK ^       | SDFFRQX2M  | 0.389 | 0.096 |   1.486 |  -79.309 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin FIFO_TOP/sync_r2w/\out_reg[3] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\out_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.887
- Arrival Time                  2.628
= Slack Time                   98.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   98.260 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.065 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.944 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.844 | 
     | FIFO_TOP/sync_r2w/\out_reg[3] | RN ^       | SDFFRQX2M | 1.071 | 0.043 |   2.628 |  100.887 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.260 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.235 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.132 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.952 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.742 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.572 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.484 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.198 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.079 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.870 | 
     | FIFO_TOP/sync_r2w/\out_reg[3] | CK ^       | SDFFRQX2M  | 0.348 | 0.015 |   1.405 |  -96.854 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin FIFO_TOP/wptr_full/\wptr_reg[1] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wptr_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.407
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.889
- Arrival Time                  2.629
= Slack Time                   98.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   98.260 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.065 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.684 |   99.944 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.844 | 
     | FIFO_TOP/wptr_full/\wptr_reg[1] | RN ^       | SDFFRQX2M | 1.071 | 0.044 |   2.629 |  100.889 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.260 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.235 | 
     | scan_clk__L2_I1                 | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.132 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.952 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.742 | 
     | scan_clk__L5_I0                 | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.573 | 
     | scan_clk__L6_I0                 | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.484 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.199 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.079 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.870 | 
     | FIFO_TOP/wptr_full/\wptr_reg[1] | CK ^       | SDFFRQX2M  | 0.348 | 0.017 |   1.407 |  -96.853 | 
     +------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin FIFO_TOP/wptr_full/\wptr_reg[2] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wptr_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.408
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.890
- Arrival Time                  2.630
= Slack Time                   98.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   98.260 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.065 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.945 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.845 | 
     | FIFO_TOP/wptr_full/\wptr_reg[2] | RN ^       | SDFFRQX2M | 1.071 | 0.045 |   2.630 |  100.890 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.260 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.235 | 
     | scan_clk__L2_I1                 | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.132 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.953 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.742 | 
     | scan_clk__L5_I0                 | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.573 | 
     | scan_clk__L6_I0                 | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.485 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.199 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.080 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.870 | 
     | FIFO_TOP/wptr_full/\wptr_reg[2] | CK ^       | SDFFRQX2M  | 0.349 | 0.018 |   1.408 |  -96.853 | 
     +------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin FIFO_TOP/wptr_full/\wbin_reg[2] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wbin_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.408
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.891
- Arrival Time                  2.630
= Slack Time                   98.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   98.260 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.065 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.945 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.845 | 
     | FIFO_TOP/wptr_full/\wbin_reg[2] | RN ^       | SDFFRQX2M | 1.071 | 0.046 |   2.630 |  100.891 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.260 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.235 | 
     | scan_clk__L2_I1                 | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.132 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.953 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.742 | 
     | scan_clk__L5_I0                 | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.573 | 
     | scan_clk__L6_I0                 | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.485 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.199 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.080 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.870 | 
     | FIFO_TOP/wptr_full/\wbin_reg[2] | CK ^       | SDFFRQX2M  | 0.349 | 0.018 |   1.408 |  -96.852 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin RegFile/\registers_reg[15][6] /CK 
Endpoint:   RegFile/\registers_reg[15][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.402
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.884
- Arrival Time                  2.624
= Slack Time                   98.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   98.260 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.065 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.945 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.845 | 
     | RegFile/\registers_reg[15][6] | RN ^       | SDFFRQX2M | 1.071 | 0.039 |   2.624 |  100.884 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.260 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.235 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.132 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.953 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.742 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.573 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.485 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.199 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.080 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.870 | 
     | RegFile/\registers_reg[15][6] | CK ^       | SDFFRQX2M  | 0.345 | 0.012 |   1.402 |  -96.858 | 
     +----------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin FIFO_TOP/wptr_full/\wbin_reg[3] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wbin_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.408
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.891
- Arrival Time                  2.630
= Slack Time                   98.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   98.260 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.065 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.945 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.845 | 
     | FIFO_TOP/wptr_full/\wbin_reg[3] | RN ^       | SDFFRQX2M | 1.071 | 0.046 |   2.630 |  100.891 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.260 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.235 | 
     | scan_clk__L2_I1                 | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.132 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.953 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.742 | 
     | scan_clk__L5_I0                 | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.573 | 
     | scan_clk__L6_I0                 | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.485 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.199 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.080 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.870 | 
     | FIFO_TOP/wptr_full/\wbin_reg[3] | CK ^       | SDFFRQX2M  | 0.349 | 0.018 |   1.408 |  -96.852 | 
     +------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin FIFO_TOP/wptr_full/wfull_reg/CK 
Endpoint:   FIFO_TOP/wptr_full/wfull_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.408
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.891
- Arrival Time                  2.630
= Slack Time                   98.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   98.260 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.065 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.684 |   99.945 | 
     | FE_OFC1_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.845 | 
     | FIFO_TOP/wptr_full/wfull_reg | RN ^       | SDFFRQX2M | 1.071 | 0.046 |   2.630 |  100.891 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.260 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.235 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.132 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.953 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.742 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.573 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.485 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.199 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.080 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.870 | 
     | FIFO_TOP/wptr_full/wfull_reg | CK ^       | SDFFRQX2M  | 0.349 | 0.018 |   1.408 |  -96.852 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin SYS_CTRL/\current_state_reg[1] /CK 
Endpoint:   SYS_CTRL/\current_state_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.401
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  2.622
= Slack Time                   98.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.260 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.065 | 
     | FE_OFC0_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.945 | 
     | FE_OFC1_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.845 | 
     | SYS_CTRL/\current_state_reg[1] | RN ^       | SDFFRQX2M | 1.071 | 0.038 |   2.622 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.260 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.235 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.132 | 
     | scan_clk__L3_I0                | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.953 | 
     | scan_clk__L4_I0                | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.742 | 
     | scan_clk__L5_I0                | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.573 | 
     | scan_clk__L6_I0                | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.485 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.199 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.080 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.870 | 
     | SYS_CTRL/\current_state_reg[1] | CK ^       | SDFFRQX2M  | 0.345 | 0.011 |   1.401 |  -96.859 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin RegFile/\registers_reg[14][6] /CK 
Endpoint:   RegFile/\registers_reg[14][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.402
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.884
- Arrival Time                  2.624
= Slack Time                   98.260
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   98.261 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.065 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.945 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.845 | 
     | RegFile/\registers_reg[14][6] | RN ^       | SDFFRQX2M | 1.071 | 0.039 |   2.624 |  100.884 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.260 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.235 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.132 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.953 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.742 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.573 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.485 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.199 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.080 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.870 | 
     | RegFile/\registers_reg[14][6] | CK ^       | SDFFRQX2M  | 0.346 | 0.012 |   1.402 |  -96.858 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin SYS_CTRL/\current_state_reg[3] /CK 
Endpoint:   SYS_CTRL/\current_state_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.401
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  2.622
= Slack Time                   98.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.261 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.065 | 
     | FE_OFC0_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.945 | 
     | FE_OFC1_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.845 | 
     | SYS_CTRL/\current_state_reg[3] | RN ^       | SDFFRQX2M | 1.071 | 0.038 |   2.622 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.261 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.235 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.132 | 
     | scan_clk__L3_I0                | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.953 | 
     | scan_clk__L4_I0                | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.742 | 
     | scan_clk__L5_I0                | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.573 | 
     | scan_clk__L6_I0                | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.485 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.199 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.080 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.871 | 
     | SYS_CTRL/\current_state_reg[3] | CK ^       | SDFFRQX2M  | 0.345 | 0.011 |   1.401 |  -96.859 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin FIFO_TOP/wptr_full/\wbin_reg[1] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wbin_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.408
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.891
- Arrival Time                  2.630
= Slack Time                   98.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   98.261 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.065 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.684 |   99.945 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.845 | 
     | FIFO_TOP/wptr_full/\wbin_reg[1] | RN ^       | SDFFRQX2M | 1.071 | 0.045 |   2.630 |  100.891 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.261 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.236 | 
     | scan_clk__L2_I1                 | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.132 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.953 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.743 | 
     | scan_clk__L5_I0                 | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.573 | 
     | scan_clk__L6_I0                 | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.485 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.199 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.080 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.871 | 
     | FIFO_TOP/wptr_full/\wbin_reg[1] | CK ^       | SDFFRQX2M  | 0.349 | 0.018 |   1.408 |  -96.852 | 
     +------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RegFile/\registers_reg[13][5] /CK 
Endpoint:   RegFile/\registers_reg[13][5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.403
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.885
- Arrival Time                  2.624
= Slack Time                   98.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   98.261 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.066 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.945 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.845 | 
     | RegFile/\registers_reg[13][5] | RN ^       | SDFFRQX2M | 1.071 | 0.039 |   2.624 |  100.885 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.261 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.236 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.132 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.953 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.743 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.573 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.485 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.199 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.080 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.871 | 
     | RegFile/\registers_reg[13][5] | CK ^       | SDFFRQX2M  | 0.346 | 0.013 |   1.403 |  -96.858 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegFile/\registers_reg[13][6] /CK 
Endpoint:   RegFile/\registers_reg[13][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.403
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.885
- Arrival Time                  2.624
= Slack Time                   98.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   98.261 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.066 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.945 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.846 | 
     | RegFile/\registers_reg[13][6] | RN ^       | SDFFRQX2M | 1.071 | 0.039 |   2.624 |  100.885 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.261 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.236 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.133 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.953 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.743 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.574 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.485 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.200 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.080 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.871 | 
     | RegFile/\registers_reg[13][6] | CK ^       | SDFFRQX2M  | 0.346 | 0.013 |   1.403 |  -96.858 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin FIFO_TOP/wptr_full/\wptr_reg[3] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wptr_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.408
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.891
- Arrival Time                  2.630
= Slack Time                   98.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   98.261 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.066 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.946 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.846 | 
     | FIFO_TOP/wptr_full/\wptr_reg[3] | RN ^       | SDFFRQX2M | 1.071 | 0.045 |   2.630 |  100.891 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.261 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.236 | 
     | scan_clk__L2_I1                 | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.133 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.953 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.743 | 
     | scan_clk__L5_I0                 | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.574 | 
     | scan_clk__L6_I0                 | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.485 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.200 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.080 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.871 | 
     | FIFO_TOP/wptr_full/\wptr_reg[3] | CK ^       | SDFFRQX2M  | 0.349 | 0.018 |   1.408 |  -96.853 | 
     +------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin FIFO_TOP/sync_r2w/\Q1_reg[3] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\Q1_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.887
- Arrival Time                  2.626
= Slack Time                   98.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   98.261 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.066 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.684 |   99.946 | 
     | FE_OFC1_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.846 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[3] | RN ^       | SDFFRQX2M | 1.071 | 0.042 |   2.626 |  100.887 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.261 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.236 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.133 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.954 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.743 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.574 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.485 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.200 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.080 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.871 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[3] | CK ^       | SDFFRQX2M  | 0.347 | 0.015 |   1.405 |  -96.856 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin FIFO_TOP/sync_r2w/\out_reg[2] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\out_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.887
- Arrival Time                  2.626
= Slack Time                   98.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   98.261 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.066 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.946 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.846 | 
     | FIFO_TOP/sync_r2w/\out_reg[2] | RN ^       | SDFFRQX2M | 1.071 | 0.041 |   2.626 |  100.887 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.261 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.236 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.133 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.954 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.743 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.574 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.486 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.200 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.081 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.871 | 
     | FIFO_TOP/sync_r2w/\out_reg[2] | CK ^       | SDFFRQX2M  | 0.347 | 0.015 |   1.405 |  -96.856 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin SYS_CTRL/\current_state_reg[0] /CK 
Endpoint:   SYS_CTRL/\current_state_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.400
- Setup                         0.319
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.881
- Arrival Time                  2.619
= Slack Time                   98.261
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.262 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.066 | 
     | FE_OFC0_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.946 | 
     | FE_OFC1_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.846 | 
     | SYS_CTRL/\current_state_reg[0] | RN ^       | SDFFRQX2M | 1.071 | 0.035 |   2.619 |  100.881 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.261 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.236 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.133 | 
     | scan_clk__L3_I0                | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.954 | 
     | scan_clk__L4_I0                | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.743 | 
     | scan_clk__L5_I0                | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.574 | 
     | scan_clk__L6_I0                | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.486 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.200 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.081 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.871 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^       | SDFFRQX2M  | 0.343 | 0.009 |   1.399 |  -96.862 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin FIFO_TOP/wptr_full/\wbin_reg[0] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wbin_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.409
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.891
- Arrival Time                  2.630
= Slack Time                   98.262
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   98.262 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.066 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.946 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.846 | 
     | FIFO_TOP/wptr_full/\wbin_reg[0] | RN ^       | SDFFRQX2M | 1.071 | 0.045 |   2.630 |  100.891 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.262 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.236 | 
     | scan_clk__L2_I1                 | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.133 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.954 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.743 | 
     | scan_clk__L5_I0                 | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.574 | 
     | scan_clk__L6_I0                 | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.486 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.200 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.081 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.872 | 
     | FIFO_TOP/wptr_full/\wbin_reg[0] | CK ^       | SDFFRQX2M  | 0.349 | 0.019 |   1.409 |  -96.853 | 
     +------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin FIFO_TOP/wptr_full/\wptr_reg[0] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wptr_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.408
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.891
- Arrival Time                  2.628
= Slack Time                   98.263
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   98.263 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.067 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.684 |   99.947 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.847 | 
     | FIFO_TOP/wptr_full/\wptr_reg[0] | RN ^       | SDFFRQX2M | 1.071 | 0.043 |   2.628 |  100.891 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.263 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.237 | 
     | scan_clk__L2_I1                 | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.134 | 
     | scan_clk__L3_I0                 | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.955 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.744 | 
     | scan_clk__L5_I0                 | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.575 | 
     | scan_clk__L6_I0                 | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.487 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.201 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.082 | 
     | REF_SCAN_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.873 | 
     | FIFO_TOP/wptr_full/\wptr_reg[0] | CK ^       | SDFFRQX2M  | 0.349 | 0.018 |   1.408 |  -96.854 | 
     +------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin SYS_CTRL/\current_state_reg[2] /CK 
Endpoint:   SYS_CTRL/\current_state_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.401
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  2.620
= Slack Time                   98.263
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   98.263 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.067 | 
     | FE_OFC0_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.947 | 
     | FE_OFC1_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.847 | 
     | SYS_CTRL/\current_state_reg[2] | RN ^       | SDFFRQX2M | 1.071 | 0.036 |   2.620 |  100.883 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.263 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.238 | 
     | scan_clk__L2_I1                | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.134 | 
     | scan_clk__L3_I0                | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.955 | 
     | scan_clk__L4_I0                | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.744 | 
     | scan_clk__L5_I0                | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.575 | 
     | scan_clk__L6_I0                | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.487 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.201 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.082 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.873 | 
     | SYS_CTRL/\current_state_reg[2] | CK ^       | SDFFRQX2M  | 0.345 | 0.011 |   1.401 |  -96.861 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin FIFO_TOP/sync_r2w/\out_reg[0] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\out_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.887
- Arrival Time                  2.624
= Slack Time                   98.263
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   98.263 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.067 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.684 |   99.947 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.847 | 
     | FIFO_TOP/sync_r2w/\out_reg[0] | RN ^       | SDFFRQX2M | 1.071 | 0.040 |   2.624 |  100.887 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.263 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.238 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.134 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.955 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.745 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.575 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.487 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.201 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.082 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.873 | 
     | FIFO_TOP/sync_r2w/\out_reg[0] | CK ^       | SDFFRQX2M  | 0.347 | 0.015 |   1.405 |  -96.858 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin FIFO_TOP/sync_r2w/\out_reg[1] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\out_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.406
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.888
- Arrival Time                  2.625
= Slack Time                   98.263
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   98.263 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.068 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.948 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.848 | 
     | FIFO_TOP/sync_r2w/\out_reg[1] | RN ^       | SDFFRQX2M | 1.071 | 0.040 |   2.625 |  100.888 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.263 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.238 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.135 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.955 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.745 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.576 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.487 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.202 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.082 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.873 | 
     | FIFO_TOP/sync_r2w/\out_reg[1] | CK ^       | SDFFRQX2M  | 0.348 | 0.016 |   1.406 |  -96.857 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin SYS_CTRL/\Address_reg[3] /CK 
Endpoint:   SYS_CTRL/\Address_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.400
- Setup                         0.319
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.882
- Arrival Time                  2.618
= Slack Time                   98.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   98.264 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.069 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.948 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.848 | 
     | SYS_CTRL/\Address_reg[3]  | RN ^       | SDFFRQX2M | 1.071 | 0.033 |   2.618 |  100.882 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.264 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.239 | 
     | scan_clk__L2_I1          | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.135 | 
     | scan_clk__L3_I0          | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.956 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.746 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.576 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.488 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.202 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.083 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.874 | 
     | SYS_CTRL/\Address_reg[3] | CK ^       | SDFFRQX2M  | 0.344 | 0.010 |   1.400 |  -96.863 | 
     +-----------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin FIFO_TOP/sync_r2w/\Q1_reg[0] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\Q1_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.403
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.885
- Arrival Time                  2.621
= Slack Time                   98.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   98.264 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.069 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.948 | 
     | FE_OFC1_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.848 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[0] | RN ^       | SDFFRQX2M | 1.071 | 0.037 |   2.621 |  100.885 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.264 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.239 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.136 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.956 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.746 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.576 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.488 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.202 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.083 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.874 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[0] | CK ^       | SDFFRQX2M  | 0.346 | 0.013 |   1.403 |  -96.861 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin FIFO_TOP/sync_r2w/\Q1_reg[2] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\Q1_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.887
- Arrival Time                  2.623
= Slack Time                   98.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   98.264 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.069 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.948 | 
     | FE_OFC1_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.849 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[2] | RN ^       | SDFFRQX2M | 1.071 | 0.038 |   2.623 |  100.887 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.264 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.239 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.136 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.956 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.746 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.576 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.488 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.203 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.083 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.874 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[2] | CK ^       | SDFFRQX2M  | 0.347 | 0.015 |   1.405 |  -96.859 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin FIFO_TOP/sync_r2w/\Q1_reg[1] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\Q1_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.404
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.886
- Arrival Time                  2.622
= Slack Time                   98.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   98.264 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.069 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.949 | 
     | FE_OFC1_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.849 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[1] | RN ^       | SDFFRQX2M | 1.071 | 0.037 |   2.622 |  100.886 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.264 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.239 | 
     | scan_clk__L2_I1              | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.136 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.957 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.746 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.577 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.489 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.203 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.084 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.874 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[1] | CK ^       | SDFFRQX2M  | 0.347 | 0.014 |   1.404 |  -96.860 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegFile/\registers_reg[13][7] /CK 
Endpoint:   RegFile/\registers_reg[13][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.402
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.884
- Arrival Time                  2.618
= Slack Time                   98.265
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   98.265 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.070 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.950 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.850 | 
     | RegFile/\registers_reg[13][7] | RN ^       | SDFFRQX2M | 1.071 | 0.034 |   2.618 |  100.884 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.265 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.240 | 
     | scan_clk__L2_I1               | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.137 | 
     | scan_clk__L3_I0               | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.958 | 
     | scan_clk__L4_I0               | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.747 | 
     | scan_clk__L5_I0               | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.578 | 
     | scan_clk__L6_I0               | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.490 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.204 | 
     | REF_SCAN_CLK__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.085 | 
     | REF_SCAN_CLK__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.875 | 
     | RegFile/\registers_reg[13][7] | CK ^       | SDFFRQX2M  | 0.345 | 0.012 |   1.402 |  -96.863 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin SYS_CTRL/\Address_reg[0] /CK 
Endpoint:   SYS_CTRL/\Address_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.401
- Setup                         0.318
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.883
- Arrival Time                  2.617
= Slack Time                   98.266
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   98.266 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.184 | 0.805 |   0.805 |   99.070 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.149 | 0.880 |   1.685 |   99.950 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.071 | 0.900 |   2.585 |  100.850 | 
     | SYS_CTRL/\Address_reg[0]  | RN ^       | SDFFRQX2M | 1.071 | 0.033 |   2.617 |  100.883 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.266 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.021 | 0.025 |   0.025 |  -98.241 | 
     | scan_clk__L2_I1          | A v -> Y v | BUFX5M     | 0.040 | 0.103 |   0.128 |  -98.137 | 
     | scan_clk__L3_I0          | A v -> Y v | CLKBUFX1M  | 0.177 | 0.179 |   0.308 |  -97.958 | 
     | scan_clk__L4_I0          | A v -> Y ^ | INVXLM     | 0.274 | 0.211 |   0.518 |  -97.747 | 
     | scan_clk__L5_I0          | A ^ -> Y v | INVXLM     | 0.182 | 0.169 |   0.687 |  -97.578 | 
     | scan_clk__L6_I0          | A v -> Y ^ | INVX2M     | 0.081 | 0.088 |   0.776 |  -97.490 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M     | 0.268 | 0.286 |   1.061 |  -97.204 | 
     | REF_SCAN_CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.098 | 0.119 |   1.181 |  -97.085 | 
     | REF_SCAN_CLK__L2_I0      | A v -> Y ^ | CLKINVX40M | 0.338 | 0.209 |   1.390 |  -96.876 | 
     | SYS_CTRL/\Address_reg[0] | CK ^       | SDFFRQX2M  | 0.345 | 0.011 |   1.401 |  -96.864 | 
     +-----------------------------------------------------------------------------------------+ 

