// src/cpu_core/alu.v
module alu(
  input  [15:0] a, b,
  input  [2:0]  opcode,
  output reg [15:0] result
);
  always @(*) begin
    case (opcode)
      3'b000: result = a + b;
      3'b001: result = a - b;
      3'b010: result = a & b;
      3'b011: result = a | b;
      3'b100: result = a ^ b;
      default: result = 16'h0000;
    endcase
  end
endmodule
