

================================================================
== Vitis HLS Report for 'applySingleKernel'
================================================================
* Date:           Sat Jan 14 11:16:58 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        NeuralNetworkKernel
* Solution:       NN_kernel (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.023 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+-------------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) |  Iteration  |  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |   Latency   |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+-------------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_44_1   |        ?|        ?|  1045 ~ 3145|          -|          -|        ?|        no|
        | + VITIS_LOOP_47_2  |       99|      309|           55|          5|          1|  10 ~ 52|       yes|
        | + VITIS_LOOP_47_2  |       99|      309|           55|          5|          1|  10 ~ 52|       yes|
        | + VITIS_LOOP_47_2  |       99|      309|           55|          5|          1|  10 ~ 52|       yes|
        | + VITIS_LOOP_47_2  |       99|      309|           55|          5|          1|  10 ~ 52|       yes|
        | + VITIS_LOOP_47_2  |       99|      309|           55|          5|          1|  10 ~ 52|       yes|
        | + VITIS_LOOP_47_2  |       99|      309|           55|          5|          1|  10 ~ 52|       yes|
        | + VITIS_LOOP_47_2  |       99|      309|           55|          5|          1|  10 ~ 52|       yes|
        | + VITIS_LOOP_47_2  |       99|      309|           55|          5|          1|  10 ~ 52|       yes|
        | + VITIS_LOOP_47_2  |       99|      309|           55|          5|          1|  10 ~ 52|       yes|
        | + VITIS_LOOP_47_2  |      103|      313|           55|          5|          1|  10 ~ 52|       yes|
        +--------------------+---------+---------+-------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 55
  * Pipeline-1: initiation interval (II) = 5, depth = 55
  * Pipeline-2: initiation interval (II) = 5, depth = 55
  * Pipeline-3: initiation interval (II) = 5, depth = 55
  * Pipeline-4: initiation interval (II) = 5, depth = 55
  * Pipeline-5: initiation interval (II) = 5, depth = 55
  * Pipeline-6: initiation interval (II) = 5, depth = 55
  * Pipeline-7: initiation interval (II) = 5, depth = 55
  * Pipeline-8: initiation interval (II) = 5, depth = 55
  * Pipeline-9: initiation interval (II) = 5, depth = 55


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 593
* Pipeline : 10
  Pipeline-0 : II = 5, D = 55, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 }
  Pipeline-1 : II = 5, D = 55, States = { 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 }
  Pipeline-2 : II = 5, D = 55, States = { 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 }
  Pipeline-3 : II = 5, D = 55, States = { 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 }
  Pipeline-4 : II = 5, D = 55, States = { 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 }
  Pipeline-5 : II = 5, D = 55, States = { 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 }
  Pipeline-6 : II = 5, D = 55, States = { 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 }
  Pipeline-7 : II = 5, D = 55, States = { 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 }
  Pipeline-8 : II = 5, D = 55, States = { 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 }
  Pipeline-9 : II = 5, D = 55, States = { 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 593 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 61 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 6 
61 --> 62 593 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 120 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 65 
120 --> 121 593 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 179 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 124 
179 --> 180 593 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 238 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 183 
238 --> 239 593 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 297 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 242 
297 --> 298 593 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 356 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 301 
356 --> 357 593 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 415 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 360 
415 --> 416 593 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 474 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 
447 --> 448 
448 --> 449 
449 --> 450 
450 --> 451 
451 --> 452 
452 --> 453 
453 --> 454 
454 --> 455 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 460 
460 --> 461 
461 --> 462 
462 --> 463 
463 --> 464 
464 --> 465 
465 --> 466 
466 --> 467 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 471 
471 --> 472 
472 --> 473 
473 --> 419 
474 --> 475 593 
475 --> 476 
476 --> 477 
477 --> 478 
478 --> 533 479 
479 --> 480 
480 --> 481 
481 --> 482 
482 --> 483 
483 --> 484 
484 --> 485 
485 --> 486 
486 --> 487 
487 --> 488 
488 --> 489 
489 --> 490 
490 --> 491 
491 --> 492 
492 --> 493 
493 --> 494 
494 --> 495 
495 --> 496 
496 --> 497 
497 --> 498 
498 --> 499 
499 --> 500 
500 --> 501 
501 --> 502 
502 --> 503 
503 --> 504 
504 --> 505 
505 --> 506 
506 --> 507 
507 --> 508 
508 --> 509 
509 --> 510 
510 --> 511 
511 --> 512 
512 --> 513 
513 --> 514 
514 --> 515 
515 --> 516 
516 --> 517 
517 --> 518 
518 --> 519 
519 --> 520 
520 --> 521 
521 --> 522 
522 --> 523 
523 --> 524 
524 --> 525 
525 --> 526 
526 --> 527 
527 --> 528 
528 --> 529 
529 --> 530 
530 --> 531 
531 --> 532 
532 --> 478 
533 --> 534 593 
534 --> 535 
535 --> 536 
536 --> 537 
537 --> 538 
538 --> 539 
539 --> 540 
540 --> 541 
541 --> 542 
542 --> 543 
543 --> 544 
544 --> 545 
545 --> 546 
546 --> 547 
547 --> 548 
548 --> 549 
549 --> 550 
550 --> 551 
551 --> 552 
552 --> 553 
553 --> 554 
554 --> 555 
555 --> 556 
556 --> 557 
557 --> 558 
558 --> 559 
559 --> 560 
560 --> 561 
561 --> 562 
562 --> 563 
563 --> 564 
564 --> 565 
565 --> 566 
566 --> 567 
567 --> 568 
568 --> 569 
569 --> 570 
570 --> 571 
571 --> 572 
572 --> 573 
573 --> 574 
574 --> 575 
575 --> 576 
576 --> 577 
577 --> 578 
578 --> 579 
579 --> 580 
580 --> 581 
581 --> 582 
582 --> 583 
583 --> 584 
584 --> 585 
585 --> 586 
586 --> 587 
587 --> 588 
588 --> 589 
589 --> 590 
590 --> 592 591 
591 --> 537 
592 --> 2 
593 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.88>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%h_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %h"   --->   Operation 594 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%w_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %w"   --->   Operation 595 'read' 'w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8"   --->   Operation 596 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 597 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 598 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 599 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 600 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 601 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2"   --->   Operation 602 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1"   --->   Operation 603 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 604 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.88ns)   --->   "%sub1 = add i6 %w_read, i6 63"   --->   Operation 605 'add' 'sub1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i6 %w_read" [../src/matmul.cpp:44]   --->   Operation 606 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.87ns)   --->   "%add_ln44 = add i5 %h_read, i5 31" [../src/matmul.cpp:44]   --->   Operation 607 'add' 'add_ln44' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i5 %add_ln44" [../src/matmul.cpp:44]   --->   Operation 608 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.88ns)   --->   "%add_ln44_1 = add i6 %w_read, i6 62" [../src/matmul.cpp:44]   --->   Operation 609 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i6 %add_ln44_1" [../src/matmul.cpp:44]   --->   Operation 610 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../src/matmul.cpp:44]   --->   Operation 611 'br' 'br_ln44' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%i_0 = phi i64 %add_ln44_21, void %._crit_edge.loopexit.9, i64 1, void %.lr.ph12" [../src/matmul.cpp:44]   --->   Operation 612 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%t_0 = phi i32 %add_ln44_20, void %._crit_edge.loopexit.9, i32 0, void %.lr.ph12" [../src/matmul.cpp:44]   --->   Operation 613 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (1.48ns)   --->   "%icmp_ln44 = icmp_slt  i64 %i_0, i64 %zext_ln44_1" [../src/matmul.cpp:44]   --->   Operation 614 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %._crit_edge13.loopexit, void %.split6.0" [../src/matmul.cpp:44]   --->   Operation 615 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i64 %i_0" [../src/matmul.cpp:44]   --->   Operation 616 'trunc' 'trunc_ln44' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.94ns)   --->   "%empty = add i11 %trunc_ln44, i11 2047" [../src/matmul.cpp:44]   --->   Operation 617 'add' 'empty' <Predicate = (icmp_ln44)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [4/4] (0.69ns) (root node of the DSP)   --->   "%empty_100 = mul i11 %empty, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 618 'mul' 'empty_100' <Predicate = (icmp_ln44)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 619 [4/4] (0.69ns) (root node of the DSP)   --->   "%empty_101 = mul i11 %trunc_ln44, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 619 'mul' 'empty_101' <Predicate = (icmp_ln44)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 620 [1/1] (0.94ns)   --->   "%empty_102 = add i11 %trunc_ln44, i11 1" [../src/matmul.cpp:44]   --->   Operation 620 'add' 'empty_102' <Predicate = (icmp_ln44)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [4/4] (0.69ns) (root node of the DSP)   --->   "%empty_103 = mul i11 %empty_102, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 621 'mul' 'empty_103' <Predicate = (icmp_ln44)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 622 [3/4] (0.69ns) (root node of the DSP)   --->   "%empty_100 = mul i11 %empty, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 622 'mul' 'empty_100' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 623 [3/4] (0.69ns) (root node of the DSP)   --->   "%empty_101 = mul i11 %trunc_ln44, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 623 'mul' 'empty_101' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 624 [3/4] (0.69ns) (root node of the DSP)   --->   "%empty_103 = mul i11 %empty_102, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 624 'mul' 'empty_103' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 625 [2/4] (0.69ns) (root node of the DSP)   --->   "%empty_100 = mul i11 %empty, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 625 'mul' 'empty_100' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 626 [2/4] (0.69ns) (root node of the DSP)   --->   "%empty_101 = mul i11 %trunc_ln44, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 626 'mul' 'empty_101' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 627 [2/4] (0.69ns) (root node of the DSP)   --->   "%empty_103 = mul i11 %empty_102, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 627 'mul' 'empty_103' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.48>
ST_5 : Operation 628 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/matmul.cpp:42]   --->   Operation 628 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 629 [1/1] (0.00ns)   --->   "%t_0_cast = sext i32 %t_0" [../src/matmul.cpp:44]   --->   Operation 629 'sext' 't_0_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 630 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_100 = mul i11 %empty, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 630 'mul' 'empty_100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 631 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_101 = mul i11 %trunc_ln44, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 631 'mul' 'empty_101' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 632 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_103 = mul i11 %empty_102, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 632 'mul' 'empty_103' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 633 [1/1] (0.48ns)   --->   "%br_ln47 = br void" [../src/matmul.cpp:47]   --->   Operation 633 'br' 'br_ln47' <Predicate = true> <Delay = 0.48>

State 6 <SV = 5> <Delay = 3.18>
ST_6 : Operation 634 [1/1] (0.00ns)   --->   "%t_3_0 = phi i33 %add_ln58, void %.split4.0, i33 %t_0_cast, void %.split6.0" [../src/matmul.cpp:58]   --->   Operation 634 'phi' 't_3_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 635 [1/1] (0.00ns)   --->   "%j_0 = phi i6 %add_ln47, void %.split4.0, i6 1, void %.split6.0" [../src/matmul.cpp:47]   --->   Operation 635 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 636 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 636 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 637 [1/1] (0.87ns)   --->   "%icmp_ln47 = icmp_eq  i6 %j_0, i6 %sub1" [../src/matmul.cpp:47]   --->   Operation 637 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 638 [1/1] (0.00ns)   --->   "%empty_104 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 52, i64 0"   --->   Operation 638 'speclooptripcount' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 639 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %.split4.0, void %._crit_edge.loopexit.0" [../src/matmul.cpp:47]   --->   Operation 639 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 640 [1/1] (0.00ns)   --->   "%j_0_cast = zext i6 %j_0" [../src/matmul.cpp:47]   --->   Operation 640 'zext' 'j_0_cast' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 641 [1/1] (0.88ns)   --->   "%empty_105 = add i6 %j_0, i6 63" [../src/matmul.cpp:47]   --->   Operation 641 'add' 'empty_105' <Predicate = (!icmp_ln47)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i6 %empty_105" [../src/matmul.cpp:8]   --->   Operation 642 'zext' 'zext_ln8' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 643 [1/1] (0.94ns)   --->   "%add_ln8 = add i11 %zext_ln8, i11 %empty_100" [../src/matmul.cpp:8]   --->   Operation 643 'add' 'add_ln8' <Predicate = (!icmp_ln47)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln8_40 = zext i11 %add_ln8" [../src/matmul.cpp:8]   --->   Operation 644 'zext' 'zext_ln8_40' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 645 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i32 %arr, i64 0, i64 %zext_ln8_40" [../src/matmul.cpp:8]   --->   Operation 645 'getelementptr' 'arr_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 646 [2/2] (1.35ns)   --->   "%arr_load = load i11 %arr_addr" [../src/matmul.cpp:8]   --->   Operation 646 'load' 'arr_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_6 : Operation 647 [1/1] (0.94ns)   --->   "%add_ln8_40 = add i11 %j_0_cast, i11 %empty_100" [../src/matmul.cpp:8]   --->   Operation 647 'add' 'add_ln8_40' <Predicate = (!icmp_ln47)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln8_41 = zext i11 %add_ln8_40" [../src/matmul.cpp:8]   --->   Operation 648 'zext' 'zext_ln8_41' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 649 [1/1] (0.00ns)   --->   "%arr_addr_40 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_41" [../src/matmul.cpp:8]   --->   Operation 649 'getelementptr' 'arr_addr_40' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 650 [2/2] (1.35ns)   --->   "%arr_load_40 = load i11 %arr_addr_40" [../src/matmul.cpp:8]   --->   Operation 650 'load' 'arr_load_40' <Predicate = (!icmp_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 7 <SV = 6> <Delay = 6.02>
ST_7 : Operation 651 [1/2] (1.35ns)   --->   "%arr_load = load i11 %arr_addr" [../src/matmul.cpp:8]   --->   Operation 651 'load' 'arr_load' <Predicate = (!icmp_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_7 : Operation 652 [4/4] (4.67ns)   --->   "%mul9 = fmul i32 %arr_load, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 652 'fmul' 'mul9' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 653 [1/2] (1.35ns)   --->   "%arr_load_40 = load i11 %arr_addr_40" [../src/matmul.cpp:8]   --->   Operation 653 'load' 'arr_load_40' <Predicate = (!icmp_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_7 : Operation 654 [4/4] (4.67ns)   --->   "%mul9_0_0_1 = fmul i32 %arr_load_40, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 654 'fmul' 'mul9_0_0_1' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 655 [1/1] (0.94ns)   --->   "%add_ln8_41 = add i11 %add_ln8, i11 2" [../src/matmul.cpp:8]   --->   Operation 655 'add' 'add_ln8_41' <Predicate = (!icmp_ln47)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln8_42 = zext i11 %add_ln8_41" [../src/matmul.cpp:8]   --->   Operation 656 'zext' 'zext_ln8_42' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 657 [1/1] (0.00ns)   --->   "%arr_addr_41 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_42" [../src/matmul.cpp:8]   --->   Operation 657 'getelementptr' 'arr_addr_41' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 658 [2/2] (1.35ns)   --->   "%arr_load_41 = load i11 %arr_addr_41" [../src/matmul.cpp:8]   --->   Operation 658 'load' 'arr_load_41' <Predicate = (!icmp_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_7 : Operation 659 [1/1] (0.94ns)   --->   "%add_ln8_42 = add i11 %zext_ln8, i11 %empty_101" [../src/matmul.cpp:8]   --->   Operation 659 'add' 'add_ln8_42' <Predicate = (!icmp_ln47)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln8_43 = zext i11 %add_ln8_42" [../src/matmul.cpp:8]   --->   Operation 660 'zext' 'zext_ln8_43' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 661 [1/1] (0.00ns)   --->   "%arr_addr_42 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_43" [../src/matmul.cpp:8]   --->   Operation 661 'getelementptr' 'arr_addr_42' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_7 : Operation 662 [2/2] (1.35ns)   --->   "%arr_load_42 = load i11 %arr_addr_42" [../src/matmul.cpp:8]   --->   Operation 662 'load' 'arr_load_42' <Predicate = (!icmp_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 8 <SV = 7> <Delay = 6.02>
ST_8 : Operation 663 [3/4] (4.67ns)   --->   "%mul9 = fmul i32 %arr_load, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 663 'fmul' 'mul9' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 664 [3/4] (4.67ns)   --->   "%mul9_0_0_1 = fmul i32 %arr_load_40, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 664 'fmul' 'mul9_0_0_1' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 665 [1/2] (1.35ns)   --->   "%arr_load_41 = load i11 %arr_addr_41" [../src/matmul.cpp:8]   --->   Operation 665 'load' 'arr_load_41' <Predicate = (!icmp_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_8 : Operation 666 [4/4] (4.67ns)   --->   "%mul9_0_0_2 = fmul i32 %arr_load_41, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 666 'fmul' 'mul9_0_0_2' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 667 [1/2] (1.35ns)   --->   "%arr_load_42 = load i11 %arr_addr_42" [../src/matmul.cpp:8]   --->   Operation 667 'load' 'arr_load_42' <Predicate = (!icmp_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_8 : Operation 668 [4/4] (4.67ns)   --->   "%mul9_0_1 = fmul i32 %arr_load_42, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 668 'fmul' 'mul9_0_1' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 669 [1/1] (0.94ns)   --->   "%add_ln8_43 = add i11 %j_0_cast, i11 %empty_101" [../src/matmul.cpp:8]   --->   Operation 669 'add' 'add_ln8_43' <Predicate = (!icmp_ln47)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln8_44 = zext i11 %add_ln8_43" [../src/matmul.cpp:8]   --->   Operation 670 'zext' 'zext_ln8_44' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_8 : Operation 671 [1/1] (0.00ns)   --->   "%arr_addr_43 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_44" [../src/matmul.cpp:8]   --->   Operation 671 'getelementptr' 'arr_addr_43' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_8 : Operation 672 [2/2] (1.35ns)   --->   "%arr_load_43 = load i11 %arr_addr_43" [../src/matmul.cpp:8]   --->   Operation 672 'load' 'arr_load_43' <Predicate = (!icmp_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_8 : Operation 673 [1/1] (0.94ns)   --->   "%add_ln8_44 = add i11 %add_ln8_42, i11 2" [../src/matmul.cpp:8]   --->   Operation 673 'add' 'add_ln8_44' <Predicate = (!icmp_ln47)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln8_45 = zext i11 %add_ln8_44" [../src/matmul.cpp:8]   --->   Operation 674 'zext' 'zext_ln8_45' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_8 : Operation 675 [1/1] (0.00ns)   --->   "%arr_addr_44 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_45" [../src/matmul.cpp:8]   --->   Operation 675 'getelementptr' 'arr_addr_44' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_8 : Operation 676 [2/2] (1.35ns)   --->   "%arr_load_44 = load i11 %arr_addr_44" [../src/matmul.cpp:8]   --->   Operation 676 'load' 'arr_load_44' <Predicate = (!icmp_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 9 <SV = 8> <Delay = 6.02>
ST_9 : Operation 677 [2/4] (4.67ns)   --->   "%mul9 = fmul i32 %arr_load, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 677 'fmul' 'mul9' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 678 [2/4] (4.67ns)   --->   "%mul9_0_0_1 = fmul i32 %arr_load_40, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 678 'fmul' 'mul9_0_0_1' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 679 [3/4] (4.67ns)   --->   "%mul9_0_0_2 = fmul i32 %arr_load_41, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 679 'fmul' 'mul9_0_0_2' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 680 [3/4] (4.67ns)   --->   "%mul9_0_1 = fmul i32 %arr_load_42, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 680 'fmul' 'mul9_0_1' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 681 [1/2] (1.35ns)   --->   "%arr_load_43 = load i11 %arr_addr_43" [../src/matmul.cpp:8]   --->   Operation 681 'load' 'arr_load_43' <Predicate = (!icmp_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_9 : Operation 682 [4/4] (4.67ns)   --->   "%mul9_0_1_1 = fmul i32 %arr_load_43, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 682 'fmul' 'mul9_0_1_1' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 683 [1/2] (1.35ns)   --->   "%arr_load_44 = load i11 %arr_addr_44" [../src/matmul.cpp:8]   --->   Operation 683 'load' 'arr_load_44' <Predicate = (!icmp_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_9 : Operation 684 [4/4] (4.67ns)   --->   "%mul9_0_1_2 = fmul i32 %arr_load_44, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 684 'fmul' 'mul9_0_1_2' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 685 [1/1] (0.94ns)   --->   "%add_ln8_45 = add i11 %zext_ln8, i11 %empty_103" [../src/matmul.cpp:8]   --->   Operation 685 'add' 'add_ln8_45' <Predicate = (!icmp_ln47)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln8_46 = zext i11 %add_ln8_45" [../src/matmul.cpp:8]   --->   Operation 686 'zext' 'zext_ln8_46' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 687 [1/1] (0.00ns)   --->   "%arr_addr_45 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_46" [../src/matmul.cpp:8]   --->   Operation 687 'getelementptr' 'arr_addr_45' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 688 [2/2] (1.35ns)   --->   "%arr_load_45 = load i11 %arr_addr_45" [../src/matmul.cpp:8]   --->   Operation 688 'load' 'arr_load_45' <Predicate = (!icmp_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_9 : Operation 689 [1/1] (0.94ns)   --->   "%add_ln8_46 = add i11 %j_0_cast, i11 %empty_103" [../src/matmul.cpp:8]   --->   Operation 689 'add' 'add_ln8_46' <Predicate = (!icmp_ln47)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln8_47 = zext i11 %add_ln8_46" [../src/matmul.cpp:8]   --->   Operation 690 'zext' 'zext_ln8_47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 691 [1/1] (0.00ns)   --->   "%arr_addr_46 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_47" [../src/matmul.cpp:8]   --->   Operation 691 'getelementptr' 'arr_addr_46' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 692 [2/2] (1.35ns)   --->   "%arr_load_46 = load i11 %arr_addr_46" [../src/matmul.cpp:8]   --->   Operation 692 'load' 'arr_load_46' <Predicate = (!icmp_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 10 <SV = 9> <Delay = 6.02>
ST_10 : Operation 693 [1/1] (0.88ns)   --->   "%add_ln47 = add i6 %j_0, i6 1" [../src/matmul.cpp:47]   --->   Operation 693 'add' 'add_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 694 [1/4] (4.67ns)   --->   "%mul9 = fmul i32 %arr_load, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 694 'fmul' 'mul9' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 695 [1/4] (4.67ns)   --->   "%mul9_0_0_1 = fmul i32 %arr_load_40, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 695 'fmul' 'mul9_0_0_1' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 696 [2/4] (4.67ns)   --->   "%mul9_0_0_2 = fmul i32 %arr_load_41, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 696 'fmul' 'mul9_0_0_2' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 697 [2/4] (4.67ns)   --->   "%mul9_0_1 = fmul i32 %arr_load_42, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 697 'fmul' 'mul9_0_1' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 698 [3/4] (4.67ns)   --->   "%mul9_0_1_1 = fmul i32 %arr_load_43, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 698 'fmul' 'mul9_0_1_1' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 699 [3/4] (4.67ns)   --->   "%mul9_0_1_2 = fmul i32 %arr_load_44, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 699 'fmul' 'mul9_0_1_2' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 700 [1/2] (1.35ns)   --->   "%arr_load_45 = load i11 %arr_addr_45" [../src/matmul.cpp:8]   --->   Operation 700 'load' 'arr_load_45' <Predicate = (!icmp_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_10 : Operation 701 [4/4] (4.67ns)   --->   "%mul9_0_2 = fmul i32 %arr_load_45, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 701 'fmul' 'mul9_0_2' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 702 [1/2] (1.35ns)   --->   "%arr_load_46 = load i11 %arr_addr_46" [../src/matmul.cpp:8]   --->   Operation 702 'load' 'arr_load_46' <Predicate = (!icmp_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_10 : Operation 703 [4/4] (4.67ns)   --->   "%mul9_0_2_1 = fmul i32 %arr_load_46, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 703 'fmul' 'mul9_0_2_1' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 704 [1/1] (0.94ns)   --->   "%add_ln8_47 = add i11 %add_ln8_45, i11 2" [../src/matmul.cpp:8]   --->   Operation 704 'add' 'add_ln8_47' <Predicate = (!icmp_ln47)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln8_48 = zext i11 %add_ln8_47" [../src/matmul.cpp:8]   --->   Operation 705 'zext' 'zext_ln8_48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_10 : Operation 706 [1/1] (0.00ns)   --->   "%arr_addr_47 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_48" [../src/matmul.cpp:8]   --->   Operation 706 'getelementptr' 'arr_addr_47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_10 : Operation 707 [2/2] (1.35ns)   --->   "%arr_load_47 = load i11 %arr_addr_47" [../src/matmul.cpp:8]   --->   Operation 707 'load' 'arr_load_47' <Predicate = (!icmp_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 11 <SV = 10> <Delay = 6.02>
ST_11 : Operation 708 [5/5] (6.01ns)   --->   "%sum_2 = fadd i32 %mul9, i32 0" [../src/matmul.cpp:55]   --->   Operation 708 'fadd' 'sum_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 709 [1/4] (4.67ns)   --->   "%mul9_0_0_2 = fmul i32 %arr_load_41, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 709 'fmul' 'mul9_0_0_2' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 710 [1/4] (4.67ns)   --->   "%mul9_0_1 = fmul i32 %arr_load_42, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 710 'fmul' 'mul9_0_1' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 711 [2/4] (4.67ns)   --->   "%mul9_0_1_1 = fmul i32 %arr_load_43, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 711 'fmul' 'mul9_0_1_1' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 712 [2/4] (4.67ns)   --->   "%mul9_0_1_2 = fmul i32 %arr_load_44, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 712 'fmul' 'mul9_0_1_2' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 713 [3/4] (4.67ns)   --->   "%mul9_0_2 = fmul i32 %arr_load_45, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 713 'fmul' 'mul9_0_2' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 714 [3/4] (4.67ns)   --->   "%mul9_0_2_1 = fmul i32 %arr_load_46, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 714 'fmul' 'mul9_0_2_1' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 715 [1/2] (1.35ns)   --->   "%arr_load_47 = load i11 %arr_addr_47" [../src/matmul.cpp:8]   --->   Operation 715 'load' 'arr_load_47' <Predicate = (!icmp_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_11 : Operation 716 [4/4] (4.67ns)   --->   "%mul9_0_2_2 = fmul i32 %arr_load_47, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 716 'fmul' 'mul9_0_2_2' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.01>
ST_12 : Operation 717 [4/5] (6.01ns)   --->   "%sum_2 = fadd i32 %mul9, i32 0" [../src/matmul.cpp:55]   --->   Operation 717 'fadd' 'sum_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 718 [1/4] (4.67ns)   --->   "%mul9_0_1_1 = fmul i32 %arr_load_43, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 718 'fmul' 'mul9_0_1_1' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 719 [1/4] (4.67ns)   --->   "%mul9_0_1_2 = fmul i32 %arr_load_44, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 719 'fmul' 'mul9_0_1_2' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 720 [2/4] (4.67ns)   --->   "%mul9_0_2 = fmul i32 %arr_load_45, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 720 'fmul' 'mul9_0_2' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 721 [2/4] (4.67ns)   --->   "%mul9_0_2_1 = fmul i32 %arr_load_46, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 721 'fmul' 'mul9_0_2_1' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 722 [3/4] (4.67ns)   --->   "%mul9_0_2_2 = fmul i32 %arr_load_47, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 722 'fmul' 'mul9_0_2_2' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.01>
ST_13 : Operation 723 [3/5] (6.01ns)   --->   "%sum_2 = fadd i32 %mul9, i32 0" [../src/matmul.cpp:55]   --->   Operation 723 'fadd' 'sum_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 724 [1/4] (4.67ns)   --->   "%mul9_0_2 = fmul i32 %arr_load_45, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 724 'fmul' 'mul9_0_2' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 725 [1/4] (4.67ns)   --->   "%mul9_0_2_1 = fmul i32 %arr_load_46, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 725 'fmul' 'mul9_0_2_1' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 726 [2/4] (4.67ns)   --->   "%mul9_0_2_2 = fmul i32 %arr_load_47, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 726 'fmul' 'mul9_0_2_2' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.01>
ST_14 : Operation 727 [2/5] (6.01ns)   --->   "%sum_2 = fadd i32 %mul9, i32 0" [../src/matmul.cpp:55]   --->   Operation 727 'fadd' 'sum_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 728 [1/4] (4.67ns)   --->   "%mul9_0_2_2 = fmul i32 %arr_load_47, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 728 'fmul' 'mul9_0_2_2' <Predicate = (!icmp_ln47)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.01>
ST_15 : Operation 729 [1/5] (6.01ns)   --->   "%sum_2 = fadd i32 %mul9, i32 0" [../src/matmul.cpp:55]   --->   Operation 729 'fadd' 'sum_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.01>
ST_16 : Operation 730 [5/5] (6.01ns)   --->   "%sum_2_0_0_1 = fadd i32 %sum_2, i32 %mul9_0_0_1" [../src/matmul.cpp:55]   --->   Operation 730 'fadd' 'sum_2_0_0_1' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.01>
ST_17 : Operation 731 [4/5] (6.01ns)   --->   "%sum_2_0_0_1 = fadd i32 %sum_2, i32 %mul9_0_0_1" [../src/matmul.cpp:55]   --->   Operation 731 'fadd' 'sum_2_0_0_1' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.01>
ST_18 : Operation 732 [3/5] (6.01ns)   --->   "%sum_2_0_0_1 = fadd i32 %sum_2, i32 %mul9_0_0_1" [../src/matmul.cpp:55]   --->   Operation 732 'fadd' 'sum_2_0_0_1' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.01>
ST_19 : Operation 733 [2/5] (6.01ns)   --->   "%sum_2_0_0_1 = fadd i32 %sum_2, i32 %mul9_0_0_1" [../src/matmul.cpp:55]   --->   Operation 733 'fadd' 'sum_2_0_0_1' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.01>
ST_20 : Operation 734 [1/5] (6.01ns)   --->   "%sum_2_0_0_1 = fadd i32 %sum_2, i32 %mul9_0_0_1" [../src/matmul.cpp:55]   --->   Operation 734 'fadd' 'sum_2_0_0_1' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.01>
ST_22 : Operation 735 [5/5] (6.01ns)   --->   "%sum_2_0_0_2 = fadd i32 %sum_2_0_0_1, i32 %mul9_0_0_2" [../src/matmul.cpp:55]   --->   Operation 735 'fadd' 'sum_2_0_0_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.01>
ST_23 : Operation 736 [4/5] (6.01ns)   --->   "%sum_2_0_0_2 = fadd i32 %sum_2_0_0_1, i32 %mul9_0_0_2" [../src/matmul.cpp:55]   --->   Operation 736 'fadd' 'sum_2_0_0_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.01>
ST_24 : Operation 737 [3/5] (6.01ns)   --->   "%sum_2_0_0_2 = fadd i32 %sum_2_0_0_1, i32 %mul9_0_0_2" [../src/matmul.cpp:55]   --->   Operation 737 'fadd' 'sum_2_0_0_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.01>
ST_25 : Operation 738 [2/5] (6.01ns)   --->   "%sum_2_0_0_2 = fadd i32 %sum_2_0_0_1, i32 %mul9_0_0_2" [../src/matmul.cpp:55]   --->   Operation 738 'fadd' 'sum_2_0_0_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.01>
ST_26 : Operation 739 [1/5] (6.01ns)   --->   "%sum_2_0_0_2 = fadd i32 %sum_2_0_0_1, i32 %mul9_0_0_2" [../src/matmul.cpp:55]   --->   Operation 739 'fadd' 'sum_2_0_0_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.01>
ST_27 : Operation 740 [5/5] (6.01ns)   --->   "%sum_2_0_1 = fadd i32 %sum_2_0_0_2, i32 %mul9_0_1" [../src/matmul.cpp:55]   --->   Operation 740 'fadd' 'sum_2_0_1' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.01>
ST_28 : Operation 741 [4/5] (6.01ns)   --->   "%sum_2_0_1 = fadd i32 %sum_2_0_0_2, i32 %mul9_0_1" [../src/matmul.cpp:55]   --->   Operation 741 'fadd' 'sum_2_0_1' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.01>
ST_29 : Operation 742 [3/5] (6.01ns)   --->   "%sum_2_0_1 = fadd i32 %sum_2_0_0_2, i32 %mul9_0_1" [../src/matmul.cpp:55]   --->   Operation 742 'fadd' 'sum_2_0_1' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.01>
ST_30 : Operation 743 [2/5] (6.01ns)   --->   "%sum_2_0_1 = fadd i32 %sum_2_0_0_2, i32 %mul9_0_1" [../src/matmul.cpp:55]   --->   Operation 743 'fadd' 'sum_2_0_1' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.01>
ST_31 : Operation 744 [1/5] (6.01ns)   --->   "%sum_2_0_1 = fadd i32 %sum_2_0_0_2, i32 %mul9_0_1" [../src/matmul.cpp:55]   --->   Operation 744 'fadd' 'sum_2_0_1' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 0.00>

State 33 <SV = 32> <Delay = 6.01>
ST_33 : Operation 745 [5/5] (6.01ns)   --->   "%sum_2_0_1_1 = fadd i32 %sum_2_0_1, i32 %mul9_0_1_1" [../src/matmul.cpp:55]   --->   Operation 745 'fadd' 'sum_2_0_1_1' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.01>
ST_34 : Operation 746 [4/5] (6.01ns)   --->   "%sum_2_0_1_1 = fadd i32 %sum_2_0_1, i32 %mul9_0_1_1" [../src/matmul.cpp:55]   --->   Operation 746 'fadd' 'sum_2_0_1_1' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.01>
ST_35 : Operation 747 [3/5] (6.01ns)   --->   "%sum_2_0_1_1 = fadd i32 %sum_2_0_1, i32 %mul9_0_1_1" [../src/matmul.cpp:55]   --->   Operation 747 'fadd' 'sum_2_0_1_1' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.01>
ST_36 : Operation 748 [2/5] (6.01ns)   --->   "%sum_2_0_1_1 = fadd i32 %sum_2_0_1, i32 %mul9_0_1_1" [../src/matmul.cpp:55]   --->   Operation 748 'fadd' 'sum_2_0_1_1' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.01>
ST_37 : Operation 749 [1/5] (6.01ns)   --->   "%sum_2_0_1_1 = fadd i32 %sum_2_0_1, i32 %mul9_0_1_1" [../src/matmul.cpp:55]   --->   Operation 749 'fadd' 'sum_2_0_1_1' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.01>
ST_38 : Operation 750 [5/5] (6.01ns)   --->   "%sum_2_0_1_2 = fadd i32 %sum_2_0_1_1, i32 %mul9_0_1_2" [../src/matmul.cpp:55]   --->   Operation 750 'fadd' 'sum_2_0_1_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.01>
ST_39 : Operation 751 [4/5] (6.01ns)   --->   "%sum_2_0_1_2 = fadd i32 %sum_2_0_1_1, i32 %mul9_0_1_2" [../src/matmul.cpp:55]   --->   Operation 751 'fadd' 'sum_2_0_1_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.01>
ST_40 : Operation 752 [3/5] (6.01ns)   --->   "%sum_2_0_1_2 = fadd i32 %sum_2_0_1_1, i32 %mul9_0_1_2" [../src/matmul.cpp:55]   --->   Operation 752 'fadd' 'sum_2_0_1_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.01>
ST_41 : Operation 753 [2/5] (6.01ns)   --->   "%sum_2_0_1_2 = fadd i32 %sum_2_0_1_1, i32 %mul9_0_1_2" [../src/matmul.cpp:55]   --->   Operation 753 'fadd' 'sum_2_0_1_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.01>
ST_42 : Operation 754 [1/5] (6.01ns)   --->   "%sum_2_0_1_2 = fadd i32 %sum_2_0_1_1, i32 %mul9_0_1_2" [../src/matmul.cpp:55]   --->   Operation 754 'fadd' 'sum_2_0_1_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 0.00>

State 44 <SV = 43> <Delay = 6.01>
ST_44 : Operation 755 [5/5] (6.01ns)   --->   "%sum_2_0_2 = fadd i32 %sum_2_0_1_2, i32 %mul9_0_2" [../src/matmul.cpp:55]   --->   Operation 755 'fadd' 'sum_2_0_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.01>
ST_45 : Operation 756 [4/5] (6.01ns)   --->   "%sum_2_0_2 = fadd i32 %sum_2_0_1_2, i32 %mul9_0_2" [../src/matmul.cpp:55]   --->   Operation 756 'fadd' 'sum_2_0_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.01>
ST_46 : Operation 757 [3/5] (6.01ns)   --->   "%sum_2_0_2 = fadd i32 %sum_2_0_1_2, i32 %mul9_0_2" [../src/matmul.cpp:55]   --->   Operation 757 'fadd' 'sum_2_0_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.01>
ST_47 : Operation 758 [2/5] (6.01ns)   --->   "%sum_2_0_2 = fadd i32 %sum_2_0_1_2, i32 %mul9_0_2" [../src/matmul.cpp:55]   --->   Operation 758 'fadd' 'sum_2_0_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.01>
ST_48 : Operation 759 [1/5] (6.01ns)   --->   "%sum_2_0_2 = fadd i32 %sum_2_0_1_2, i32 %mul9_0_2" [../src/matmul.cpp:55]   --->   Operation 759 'fadd' 'sum_2_0_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.01>
ST_49 : Operation 760 [5/5] (6.01ns)   --->   "%sum_2_0_2_1 = fadd i32 %sum_2_0_2, i32 %mul9_0_2_1" [../src/matmul.cpp:55]   --->   Operation 760 'fadd' 'sum_2_0_2_1' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.01>
ST_50 : Operation 761 [4/5] (6.01ns)   --->   "%sum_2_0_2_1 = fadd i32 %sum_2_0_2, i32 %mul9_0_2_1" [../src/matmul.cpp:55]   --->   Operation 761 'fadd' 'sum_2_0_2_1' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.01>
ST_51 : Operation 762 [3/5] (6.01ns)   --->   "%sum_2_0_2_1 = fadd i32 %sum_2_0_2, i32 %mul9_0_2_1" [../src/matmul.cpp:55]   --->   Operation 762 'fadd' 'sum_2_0_2_1' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.01>
ST_52 : Operation 763 [2/5] (6.01ns)   --->   "%sum_2_0_2_1 = fadd i32 %sum_2_0_2, i32 %mul9_0_2_1" [../src/matmul.cpp:55]   --->   Operation 763 'fadd' 'sum_2_0_2_1' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.01>
ST_53 : Operation 764 [1/5] (6.01ns)   --->   "%sum_2_0_2_1 = fadd i32 %sum_2_0_2, i32 %mul9_0_2_1" [../src/matmul.cpp:55]   --->   Operation 764 'fadd' 'sum_2_0_2_1' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 0.00>

State 55 <SV = 54> <Delay = 6.01>
ST_55 : Operation 765 [5/5] (6.01ns)   --->   "%sum_2_0_2_2 = fadd i32 %sum_2_0_2_1, i32 %mul9_0_2_2" [../src/matmul.cpp:55]   --->   Operation 765 'fadd' 'sum_2_0_2_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.01>
ST_56 : Operation 766 [4/5] (6.01ns)   --->   "%sum_2_0_2_2 = fadd i32 %sum_2_0_2_1, i32 %mul9_0_2_2" [../src/matmul.cpp:55]   --->   Operation 766 'fadd' 'sum_2_0_2_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.01>
ST_57 : Operation 767 [3/5] (6.01ns)   --->   "%sum_2_0_2_2 = fadd i32 %sum_2_0_2_1, i32 %mul9_0_2_2" [../src/matmul.cpp:55]   --->   Operation 767 'fadd' 'sum_2_0_2_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.01>
ST_58 : Operation 768 [2/5] (6.01ns)   --->   "%sum_2_0_2_2 = fadd i32 %sum_2_0_2_1, i32 %mul9_0_2_2" [../src/matmul.cpp:55]   --->   Operation 768 'fadd' 'sum_2_0_2_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.01>
ST_59 : Operation 769 [1/5] (6.01ns)   --->   "%sum_2_0_2_2 = fadd i32 %sum_2_0_2_1, i32 %mul9_0_2_2" [../src/matmul.cpp:55]   --->   Operation 769 'fadd' 'sum_2_0_2_2' <Predicate = (!icmp_ln47)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.35>
ST_60 : Operation 770 [1/1] (0.00ns)   --->   "%t_3_0_cast = zext i33 %t_3_0" [../src/matmul.cpp:58]   --->   Operation 770 'zext' 't_3_0_cast' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_60 : Operation 771 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/matmul.cpp:42]   --->   Operation 771 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_60 : Operation 772 [1/1] (1.20ns)   --->   "%add_ln58 = add i33 %t_3_0, i33 1" [../src/matmul.cpp:58]   --->   Operation 772 'add' 'add_ln58' <Predicate = (!icmp_ln47)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 773 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i32 %out_r, i64 0, i64 %t_3_0_cast" [../src/matmul.cpp:58]   --->   Operation 773 'getelementptr' 'out_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_60 : Operation 774 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 %sum_2_0_2_2, i11 %out_addr" [../src/matmul.cpp:58]   --->   Operation 774 'store' 'store_ln58' <Predicate = (!icmp_ln47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_60 : Operation 775 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 775 'br' 'br_ln0' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 61 <SV = 6> <Delay = 2.95>
ST_61 : Operation 776 [1/1] (1.20ns)   --->   "%add_ln44_2 = add i32 %zext_ln44_2, i32 %t_0" [../src/matmul.cpp:44]   --->   Operation 776 'add' 'add_ln44_2' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 777 [1/1] (1.47ns)   --->   "%add_ln44_3 = add i64 %i_0, i64 1" [../src/matmul.cpp:44]   --->   Operation 777 'add' 'add_ln44_3' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 778 [1/1] (1.48ns)   --->   "%icmp_ln44_1 = icmp_slt  i64 %add_ln44_3, i64 %zext_ln44_1" [../src/matmul.cpp:44]   --->   Operation 778 'icmp' 'icmp_ln44_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 779 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44_1, void %._crit_edge13.loopexit, void %.lr.ph.1" [../src/matmul.cpp:44]   --->   Operation 779 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 780 [1/1] (0.94ns)   --->   "%empty_107 = add i11 %trunc_ln44, i11 2" [../src/matmul.cpp:44]   --->   Operation 780 'add' 'empty_107' <Predicate = (icmp_ln44_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 781 [4/4] (0.69ns) (root node of the DSP)   --->   "%empty_108 = mul i11 %empty_107, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 781 'mul' 'empty_108' <Predicate = (icmp_ln44_1)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 62 <SV = 7> <Delay = 0.69>
ST_62 : Operation 782 [3/4] (0.69ns) (root node of the DSP)   --->   "%empty_108 = mul i11 %empty_107, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 782 'mul' 'empty_108' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 63 <SV = 8> <Delay = 0.69>
ST_63 : Operation 783 [2/4] (0.69ns) (root node of the DSP)   --->   "%empty_108 = mul i11 %empty_107, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 783 'mul' 'empty_108' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 64 <SV = 9> <Delay = 0.48>
ST_64 : Operation 784 [1/1] (0.00ns)   --->   "%add_ln44_2_cast = sext i32 %add_ln44_2" [../src/matmul.cpp:44]   --->   Operation 784 'sext' 'add_ln44_2_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 785 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_108 = mul i11 %empty_107, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 785 'mul' 'empty_108' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 786 [1/1] (0.48ns)   --->   "%br_ln47 = br void" [../src/matmul.cpp:47]   --->   Operation 786 'br' 'br_ln47' <Predicate = true> <Delay = 0.48>

State 65 <SV = 10> <Delay = 3.18>
ST_65 : Operation 787 [1/1] (0.00ns)   --->   "%t_3_1 = phi i33 %add_ln58_1, void %.split4.1, i33 %add_ln44_2_cast, void %.lr.ph.1" [../src/matmul.cpp:58]   --->   Operation 787 'phi' 't_3_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 788 [1/1] (0.00ns)   --->   "%j_1 = phi i6 %add_ln47_1, void %.split4.1, i6 1, void %.lr.ph.1" [../src/matmul.cpp:47]   --->   Operation 788 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 789 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 789 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 790 [1/1] (0.87ns)   --->   "%icmp_ln47_1 = icmp_eq  i6 %j_1, i6 %sub1" [../src/matmul.cpp:47]   --->   Operation 790 'icmp' 'icmp_ln47_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 791 [1/1] (0.00ns)   --->   "%empty_106 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 52, i64 0"   --->   Operation 791 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 792 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47_1, void %.split4.1, void %._crit_edge.loopexit.1" [../src/matmul.cpp:47]   --->   Operation 792 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 793 [1/1] (0.00ns)   --->   "%j_1_cast = zext i6 %j_1" [../src/matmul.cpp:47]   --->   Operation 793 'zext' 'j_1_cast' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_65 : Operation 794 [1/1] (0.88ns)   --->   "%empty_109 = add i6 %j_1, i6 63" [../src/matmul.cpp:47]   --->   Operation 794 'add' 'empty_109' <Predicate = (!icmp_ln47_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln8_49 = zext i6 %empty_109" [../src/matmul.cpp:8]   --->   Operation 795 'zext' 'zext_ln8_49' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_65 : Operation 796 [1/1] (0.94ns)   --->   "%add_ln8_48 = add i11 %zext_ln8_49, i11 %empty_101" [../src/matmul.cpp:8]   --->   Operation 796 'add' 'add_ln8_48' <Predicate = (!icmp_ln47_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln8_50 = zext i11 %add_ln8_48" [../src/matmul.cpp:8]   --->   Operation 797 'zext' 'zext_ln8_50' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_65 : Operation 798 [1/1] (0.00ns)   --->   "%arr_addr_48 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_50" [../src/matmul.cpp:8]   --->   Operation 798 'getelementptr' 'arr_addr_48' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_65 : Operation 799 [2/2] (1.35ns)   --->   "%arr_load_48 = load i11 %arr_addr_48" [../src/matmul.cpp:8]   --->   Operation 799 'load' 'arr_load_48' <Predicate = (!icmp_ln47_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_65 : Operation 800 [1/1] (0.94ns)   --->   "%add_ln8_49 = add i11 %j_1_cast, i11 %empty_101" [../src/matmul.cpp:8]   --->   Operation 800 'add' 'add_ln8_49' <Predicate = (!icmp_ln47_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln8_51 = zext i11 %add_ln8_49" [../src/matmul.cpp:8]   --->   Operation 801 'zext' 'zext_ln8_51' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_65 : Operation 802 [1/1] (0.00ns)   --->   "%arr_addr_49 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_51" [../src/matmul.cpp:8]   --->   Operation 802 'getelementptr' 'arr_addr_49' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_65 : Operation 803 [2/2] (1.35ns)   --->   "%arr_load_49 = load i11 %arr_addr_49" [../src/matmul.cpp:8]   --->   Operation 803 'load' 'arr_load_49' <Predicate = (!icmp_ln47_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 66 <SV = 11> <Delay = 6.02>
ST_66 : Operation 804 [1/2] (1.35ns)   --->   "%arr_load_48 = load i11 %arr_addr_48" [../src/matmul.cpp:8]   --->   Operation 804 'load' 'arr_load_48' <Predicate = (!icmp_ln47_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_66 : Operation 805 [4/4] (4.67ns)   --->   "%mul9_1 = fmul i32 %arr_load_48, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 805 'fmul' 'mul9_1' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 806 [1/2] (1.35ns)   --->   "%arr_load_49 = load i11 %arr_addr_49" [../src/matmul.cpp:8]   --->   Operation 806 'load' 'arr_load_49' <Predicate = (!icmp_ln47_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_66 : Operation 807 [4/4] (4.67ns)   --->   "%mul9_1_0_1 = fmul i32 %arr_load_49, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 807 'fmul' 'mul9_1_0_1' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 808 [1/1] (0.94ns)   --->   "%add_ln8_50 = add i11 %add_ln8_48, i11 2" [../src/matmul.cpp:8]   --->   Operation 808 'add' 'add_ln8_50' <Predicate = (!icmp_ln47_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln8_52 = zext i11 %add_ln8_50" [../src/matmul.cpp:8]   --->   Operation 809 'zext' 'zext_ln8_52' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_66 : Operation 810 [1/1] (0.00ns)   --->   "%arr_addr_50 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_52" [../src/matmul.cpp:8]   --->   Operation 810 'getelementptr' 'arr_addr_50' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_66 : Operation 811 [2/2] (1.35ns)   --->   "%arr_load_50 = load i11 %arr_addr_50" [../src/matmul.cpp:8]   --->   Operation 811 'load' 'arr_load_50' <Predicate = (!icmp_ln47_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_66 : Operation 812 [1/1] (0.94ns)   --->   "%add_ln8_51 = add i11 %zext_ln8_49, i11 %empty_103" [../src/matmul.cpp:8]   --->   Operation 812 'add' 'add_ln8_51' <Predicate = (!icmp_ln47_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln8_53 = zext i11 %add_ln8_51" [../src/matmul.cpp:8]   --->   Operation 813 'zext' 'zext_ln8_53' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_66 : Operation 814 [1/1] (0.00ns)   --->   "%arr_addr_51 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_53" [../src/matmul.cpp:8]   --->   Operation 814 'getelementptr' 'arr_addr_51' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_66 : Operation 815 [2/2] (1.35ns)   --->   "%arr_load_51 = load i11 %arr_addr_51" [../src/matmul.cpp:8]   --->   Operation 815 'load' 'arr_load_51' <Predicate = (!icmp_ln47_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 67 <SV = 12> <Delay = 6.02>
ST_67 : Operation 816 [3/4] (4.67ns)   --->   "%mul9_1 = fmul i32 %arr_load_48, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 816 'fmul' 'mul9_1' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 817 [3/4] (4.67ns)   --->   "%mul9_1_0_1 = fmul i32 %arr_load_49, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 817 'fmul' 'mul9_1_0_1' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 818 [1/2] (1.35ns)   --->   "%arr_load_50 = load i11 %arr_addr_50" [../src/matmul.cpp:8]   --->   Operation 818 'load' 'arr_load_50' <Predicate = (!icmp_ln47_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_67 : Operation 819 [4/4] (4.67ns)   --->   "%mul9_1_0_2 = fmul i32 %arr_load_50, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 819 'fmul' 'mul9_1_0_2' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 820 [1/2] (1.35ns)   --->   "%arr_load_51 = load i11 %arr_addr_51" [../src/matmul.cpp:8]   --->   Operation 820 'load' 'arr_load_51' <Predicate = (!icmp_ln47_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_67 : Operation 821 [4/4] (4.67ns)   --->   "%mul9_1_1 = fmul i32 %arr_load_51, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 821 'fmul' 'mul9_1_1' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 822 [1/1] (0.94ns)   --->   "%add_ln8_52 = add i11 %j_1_cast, i11 %empty_103" [../src/matmul.cpp:8]   --->   Operation 822 'add' 'add_ln8_52' <Predicate = (!icmp_ln47_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 823 [1/1] (0.00ns)   --->   "%zext_ln8_54 = zext i11 %add_ln8_52" [../src/matmul.cpp:8]   --->   Operation 823 'zext' 'zext_ln8_54' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_67 : Operation 824 [1/1] (0.00ns)   --->   "%arr_addr_52 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_54" [../src/matmul.cpp:8]   --->   Operation 824 'getelementptr' 'arr_addr_52' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_67 : Operation 825 [2/2] (1.35ns)   --->   "%arr_load_52 = load i11 %arr_addr_52" [../src/matmul.cpp:8]   --->   Operation 825 'load' 'arr_load_52' <Predicate = (!icmp_ln47_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_67 : Operation 826 [1/1] (0.94ns)   --->   "%add_ln8_53 = add i11 %add_ln8_51, i11 2" [../src/matmul.cpp:8]   --->   Operation 826 'add' 'add_ln8_53' <Predicate = (!icmp_ln47_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln8_55 = zext i11 %add_ln8_53" [../src/matmul.cpp:8]   --->   Operation 827 'zext' 'zext_ln8_55' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_67 : Operation 828 [1/1] (0.00ns)   --->   "%arr_addr_53 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_55" [../src/matmul.cpp:8]   --->   Operation 828 'getelementptr' 'arr_addr_53' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_67 : Operation 829 [2/2] (1.35ns)   --->   "%arr_load_53 = load i11 %arr_addr_53" [../src/matmul.cpp:8]   --->   Operation 829 'load' 'arr_load_53' <Predicate = (!icmp_ln47_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 68 <SV = 13> <Delay = 6.02>
ST_68 : Operation 830 [2/4] (4.67ns)   --->   "%mul9_1 = fmul i32 %arr_load_48, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 830 'fmul' 'mul9_1' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 831 [2/4] (4.67ns)   --->   "%mul9_1_0_1 = fmul i32 %arr_load_49, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 831 'fmul' 'mul9_1_0_1' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 832 [3/4] (4.67ns)   --->   "%mul9_1_0_2 = fmul i32 %arr_load_50, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 832 'fmul' 'mul9_1_0_2' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 833 [3/4] (4.67ns)   --->   "%mul9_1_1 = fmul i32 %arr_load_51, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 833 'fmul' 'mul9_1_1' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 834 [1/2] (1.35ns)   --->   "%arr_load_52 = load i11 %arr_addr_52" [../src/matmul.cpp:8]   --->   Operation 834 'load' 'arr_load_52' <Predicate = (!icmp_ln47_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_68 : Operation 835 [4/4] (4.67ns)   --->   "%mul9_1_1_1 = fmul i32 %arr_load_52, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 835 'fmul' 'mul9_1_1_1' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 836 [1/2] (1.35ns)   --->   "%arr_load_53 = load i11 %arr_addr_53" [../src/matmul.cpp:8]   --->   Operation 836 'load' 'arr_load_53' <Predicate = (!icmp_ln47_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_68 : Operation 837 [4/4] (4.67ns)   --->   "%mul9_1_1_2 = fmul i32 %arr_load_53, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 837 'fmul' 'mul9_1_1_2' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 838 [1/1] (0.94ns)   --->   "%add_ln8_54 = add i11 %zext_ln8_49, i11 %empty_108" [../src/matmul.cpp:8]   --->   Operation 838 'add' 'add_ln8_54' <Predicate = (!icmp_ln47_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln8_56 = zext i11 %add_ln8_54" [../src/matmul.cpp:8]   --->   Operation 839 'zext' 'zext_ln8_56' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_68 : Operation 840 [1/1] (0.00ns)   --->   "%arr_addr_54 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_56" [../src/matmul.cpp:8]   --->   Operation 840 'getelementptr' 'arr_addr_54' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_68 : Operation 841 [2/2] (1.35ns)   --->   "%arr_load_54 = load i11 %arr_addr_54" [../src/matmul.cpp:8]   --->   Operation 841 'load' 'arr_load_54' <Predicate = (!icmp_ln47_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_68 : Operation 842 [1/1] (0.94ns)   --->   "%add_ln8_55 = add i11 %j_1_cast, i11 %empty_108" [../src/matmul.cpp:8]   --->   Operation 842 'add' 'add_ln8_55' <Predicate = (!icmp_ln47_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln8_57 = zext i11 %add_ln8_55" [../src/matmul.cpp:8]   --->   Operation 843 'zext' 'zext_ln8_57' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_68 : Operation 844 [1/1] (0.00ns)   --->   "%arr_addr_55 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_57" [../src/matmul.cpp:8]   --->   Operation 844 'getelementptr' 'arr_addr_55' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_68 : Operation 845 [2/2] (1.35ns)   --->   "%arr_load_55 = load i11 %arr_addr_55" [../src/matmul.cpp:8]   --->   Operation 845 'load' 'arr_load_55' <Predicate = (!icmp_ln47_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 69 <SV = 14> <Delay = 6.02>
ST_69 : Operation 846 [1/1] (0.88ns)   --->   "%add_ln47_1 = add i6 %j_1, i6 1" [../src/matmul.cpp:47]   --->   Operation 846 'add' 'add_ln47_1' <Predicate = (!icmp_ln47_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 847 [1/4] (4.67ns)   --->   "%mul9_1 = fmul i32 %arr_load_48, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 847 'fmul' 'mul9_1' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 848 [1/4] (4.67ns)   --->   "%mul9_1_0_1 = fmul i32 %arr_load_49, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 848 'fmul' 'mul9_1_0_1' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 849 [2/4] (4.67ns)   --->   "%mul9_1_0_2 = fmul i32 %arr_load_50, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 849 'fmul' 'mul9_1_0_2' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 850 [2/4] (4.67ns)   --->   "%mul9_1_1 = fmul i32 %arr_load_51, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 850 'fmul' 'mul9_1_1' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 851 [3/4] (4.67ns)   --->   "%mul9_1_1_1 = fmul i32 %arr_load_52, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 851 'fmul' 'mul9_1_1_1' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 852 [3/4] (4.67ns)   --->   "%mul9_1_1_2 = fmul i32 %arr_load_53, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 852 'fmul' 'mul9_1_1_2' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 853 [1/2] (1.35ns)   --->   "%arr_load_54 = load i11 %arr_addr_54" [../src/matmul.cpp:8]   --->   Operation 853 'load' 'arr_load_54' <Predicate = (!icmp_ln47_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_69 : Operation 854 [4/4] (4.67ns)   --->   "%mul9_1_2 = fmul i32 %arr_load_54, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 854 'fmul' 'mul9_1_2' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 855 [1/2] (1.35ns)   --->   "%arr_load_55 = load i11 %arr_addr_55" [../src/matmul.cpp:8]   --->   Operation 855 'load' 'arr_load_55' <Predicate = (!icmp_ln47_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_69 : Operation 856 [4/4] (4.67ns)   --->   "%mul9_1_2_1 = fmul i32 %arr_load_55, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 856 'fmul' 'mul9_1_2_1' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 857 [1/1] (0.94ns)   --->   "%add_ln8_56 = add i11 %add_ln8_54, i11 2" [../src/matmul.cpp:8]   --->   Operation 857 'add' 'add_ln8_56' <Predicate = (!icmp_ln47_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln8_58 = zext i11 %add_ln8_56" [../src/matmul.cpp:8]   --->   Operation 858 'zext' 'zext_ln8_58' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_69 : Operation 859 [1/1] (0.00ns)   --->   "%arr_addr_56 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_58" [../src/matmul.cpp:8]   --->   Operation 859 'getelementptr' 'arr_addr_56' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_69 : Operation 860 [2/2] (1.35ns)   --->   "%arr_load_56 = load i11 %arr_addr_56" [../src/matmul.cpp:8]   --->   Operation 860 'load' 'arr_load_56' <Predicate = (!icmp_ln47_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 70 <SV = 15> <Delay = 6.02>
ST_70 : Operation 861 [5/5] (6.01ns)   --->   "%sum_2_1 = fadd i32 %mul9_1, i32 0" [../src/matmul.cpp:55]   --->   Operation 861 'fadd' 'sum_2_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 862 [1/4] (4.67ns)   --->   "%mul9_1_0_2 = fmul i32 %arr_load_50, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 862 'fmul' 'mul9_1_0_2' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 863 [1/4] (4.67ns)   --->   "%mul9_1_1 = fmul i32 %arr_load_51, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 863 'fmul' 'mul9_1_1' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 864 [2/4] (4.67ns)   --->   "%mul9_1_1_1 = fmul i32 %arr_load_52, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 864 'fmul' 'mul9_1_1_1' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 865 [2/4] (4.67ns)   --->   "%mul9_1_1_2 = fmul i32 %arr_load_53, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 865 'fmul' 'mul9_1_1_2' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 866 [3/4] (4.67ns)   --->   "%mul9_1_2 = fmul i32 %arr_load_54, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 866 'fmul' 'mul9_1_2' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 867 [3/4] (4.67ns)   --->   "%mul9_1_2_1 = fmul i32 %arr_load_55, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 867 'fmul' 'mul9_1_2_1' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 868 [1/2] (1.35ns)   --->   "%arr_load_56 = load i11 %arr_addr_56" [../src/matmul.cpp:8]   --->   Operation 868 'load' 'arr_load_56' <Predicate = (!icmp_ln47_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_70 : Operation 869 [4/4] (4.67ns)   --->   "%mul9_1_2_2 = fmul i32 %arr_load_56, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 869 'fmul' 'mul9_1_2_2' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 16> <Delay = 6.01>
ST_71 : Operation 870 [4/5] (6.01ns)   --->   "%sum_2_1 = fadd i32 %mul9_1, i32 0" [../src/matmul.cpp:55]   --->   Operation 870 'fadd' 'sum_2_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 871 [1/4] (4.67ns)   --->   "%mul9_1_1_1 = fmul i32 %arr_load_52, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 871 'fmul' 'mul9_1_1_1' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 872 [1/4] (4.67ns)   --->   "%mul9_1_1_2 = fmul i32 %arr_load_53, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 872 'fmul' 'mul9_1_1_2' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 873 [2/4] (4.67ns)   --->   "%mul9_1_2 = fmul i32 %arr_load_54, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 873 'fmul' 'mul9_1_2' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 874 [2/4] (4.67ns)   --->   "%mul9_1_2_1 = fmul i32 %arr_load_55, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 874 'fmul' 'mul9_1_2_1' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 875 [3/4] (4.67ns)   --->   "%mul9_1_2_2 = fmul i32 %arr_load_56, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 875 'fmul' 'mul9_1_2_2' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 17> <Delay = 6.01>
ST_72 : Operation 876 [3/5] (6.01ns)   --->   "%sum_2_1 = fadd i32 %mul9_1, i32 0" [../src/matmul.cpp:55]   --->   Operation 876 'fadd' 'sum_2_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 877 [1/4] (4.67ns)   --->   "%mul9_1_2 = fmul i32 %arr_load_54, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 877 'fmul' 'mul9_1_2' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 878 [1/4] (4.67ns)   --->   "%mul9_1_2_1 = fmul i32 %arr_load_55, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 878 'fmul' 'mul9_1_2_1' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 879 [2/4] (4.67ns)   --->   "%mul9_1_2_2 = fmul i32 %arr_load_56, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 879 'fmul' 'mul9_1_2_2' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 18> <Delay = 6.01>
ST_73 : Operation 880 [2/5] (6.01ns)   --->   "%sum_2_1 = fadd i32 %mul9_1, i32 0" [../src/matmul.cpp:55]   --->   Operation 880 'fadd' 'sum_2_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 881 [1/4] (4.67ns)   --->   "%mul9_1_2_2 = fmul i32 %arr_load_56, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 881 'fmul' 'mul9_1_2_2' <Predicate = (!icmp_ln47_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 19> <Delay = 6.01>
ST_74 : Operation 882 [1/5] (6.01ns)   --->   "%sum_2_1 = fadd i32 %mul9_1, i32 0" [../src/matmul.cpp:55]   --->   Operation 882 'fadd' 'sum_2_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 20> <Delay = 6.01>
ST_75 : Operation 883 [5/5] (6.01ns)   --->   "%sum_2_1_0_1 = fadd i32 %sum_2_1, i32 %mul9_1_0_1" [../src/matmul.cpp:55]   --->   Operation 883 'fadd' 'sum_2_1_0_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 21> <Delay = 6.01>
ST_76 : Operation 884 [4/5] (6.01ns)   --->   "%sum_2_1_0_1 = fadd i32 %sum_2_1, i32 %mul9_1_0_1" [../src/matmul.cpp:55]   --->   Operation 884 'fadd' 'sum_2_1_0_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 22> <Delay = 6.01>
ST_77 : Operation 885 [3/5] (6.01ns)   --->   "%sum_2_1_0_1 = fadd i32 %sum_2_1, i32 %mul9_1_0_1" [../src/matmul.cpp:55]   --->   Operation 885 'fadd' 'sum_2_1_0_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 23> <Delay = 6.01>
ST_78 : Operation 886 [2/5] (6.01ns)   --->   "%sum_2_1_0_1 = fadd i32 %sum_2_1, i32 %mul9_1_0_1" [../src/matmul.cpp:55]   --->   Operation 886 'fadd' 'sum_2_1_0_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 24> <Delay = 6.01>
ST_79 : Operation 887 [1/5] (6.01ns)   --->   "%sum_2_1_0_1 = fadd i32 %sum_2_1, i32 %mul9_1_0_1" [../src/matmul.cpp:55]   --->   Operation 887 'fadd' 'sum_2_1_0_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 25> <Delay = 0.00>

State 81 <SV = 26> <Delay = 6.01>
ST_81 : Operation 888 [5/5] (6.01ns)   --->   "%sum_2_1_0_2 = fadd i32 %sum_2_1_0_1, i32 %mul9_1_0_2" [../src/matmul.cpp:55]   --->   Operation 888 'fadd' 'sum_2_1_0_2' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 27> <Delay = 6.01>
ST_82 : Operation 889 [4/5] (6.01ns)   --->   "%sum_2_1_0_2 = fadd i32 %sum_2_1_0_1, i32 %mul9_1_0_2" [../src/matmul.cpp:55]   --->   Operation 889 'fadd' 'sum_2_1_0_2' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 28> <Delay = 6.01>
ST_83 : Operation 890 [3/5] (6.01ns)   --->   "%sum_2_1_0_2 = fadd i32 %sum_2_1_0_1, i32 %mul9_1_0_2" [../src/matmul.cpp:55]   --->   Operation 890 'fadd' 'sum_2_1_0_2' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 29> <Delay = 6.01>
ST_84 : Operation 891 [2/5] (6.01ns)   --->   "%sum_2_1_0_2 = fadd i32 %sum_2_1_0_1, i32 %mul9_1_0_2" [../src/matmul.cpp:55]   --->   Operation 891 'fadd' 'sum_2_1_0_2' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 30> <Delay = 6.01>
ST_85 : Operation 892 [1/5] (6.01ns)   --->   "%sum_2_1_0_2 = fadd i32 %sum_2_1_0_1, i32 %mul9_1_0_2" [../src/matmul.cpp:55]   --->   Operation 892 'fadd' 'sum_2_1_0_2' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 31> <Delay = 6.01>
ST_86 : Operation 893 [5/5] (6.01ns)   --->   "%sum_2_1_1 = fadd i32 %sum_2_1_0_2, i32 %mul9_1_1" [../src/matmul.cpp:55]   --->   Operation 893 'fadd' 'sum_2_1_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 32> <Delay = 6.01>
ST_87 : Operation 894 [4/5] (6.01ns)   --->   "%sum_2_1_1 = fadd i32 %sum_2_1_0_2, i32 %mul9_1_1" [../src/matmul.cpp:55]   --->   Operation 894 'fadd' 'sum_2_1_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 33> <Delay = 6.01>
ST_88 : Operation 895 [3/5] (6.01ns)   --->   "%sum_2_1_1 = fadd i32 %sum_2_1_0_2, i32 %mul9_1_1" [../src/matmul.cpp:55]   --->   Operation 895 'fadd' 'sum_2_1_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 34> <Delay = 6.01>
ST_89 : Operation 896 [2/5] (6.01ns)   --->   "%sum_2_1_1 = fadd i32 %sum_2_1_0_2, i32 %mul9_1_1" [../src/matmul.cpp:55]   --->   Operation 896 'fadd' 'sum_2_1_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 35> <Delay = 6.01>
ST_90 : Operation 897 [1/5] (6.01ns)   --->   "%sum_2_1_1 = fadd i32 %sum_2_1_0_2, i32 %mul9_1_1" [../src/matmul.cpp:55]   --->   Operation 897 'fadd' 'sum_2_1_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 36> <Delay = 0.00>

State 92 <SV = 37> <Delay = 6.01>
ST_92 : Operation 898 [5/5] (6.01ns)   --->   "%sum_2_1_1_1 = fadd i32 %sum_2_1_1, i32 %mul9_1_1_1" [../src/matmul.cpp:55]   --->   Operation 898 'fadd' 'sum_2_1_1_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 38> <Delay = 6.01>
ST_93 : Operation 899 [4/5] (6.01ns)   --->   "%sum_2_1_1_1 = fadd i32 %sum_2_1_1, i32 %mul9_1_1_1" [../src/matmul.cpp:55]   --->   Operation 899 'fadd' 'sum_2_1_1_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 39> <Delay = 6.01>
ST_94 : Operation 900 [3/5] (6.01ns)   --->   "%sum_2_1_1_1 = fadd i32 %sum_2_1_1, i32 %mul9_1_1_1" [../src/matmul.cpp:55]   --->   Operation 900 'fadd' 'sum_2_1_1_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 40> <Delay = 6.01>
ST_95 : Operation 901 [2/5] (6.01ns)   --->   "%sum_2_1_1_1 = fadd i32 %sum_2_1_1, i32 %mul9_1_1_1" [../src/matmul.cpp:55]   --->   Operation 901 'fadd' 'sum_2_1_1_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 41> <Delay = 6.01>
ST_96 : Operation 902 [1/5] (6.01ns)   --->   "%sum_2_1_1_1 = fadd i32 %sum_2_1_1, i32 %mul9_1_1_1" [../src/matmul.cpp:55]   --->   Operation 902 'fadd' 'sum_2_1_1_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 42> <Delay = 6.01>
ST_97 : Operation 903 [5/5] (6.01ns)   --->   "%sum_2_1_1_2 = fadd i32 %sum_2_1_1_1, i32 %mul9_1_1_2" [../src/matmul.cpp:55]   --->   Operation 903 'fadd' 'sum_2_1_1_2' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 43> <Delay = 6.01>
ST_98 : Operation 904 [4/5] (6.01ns)   --->   "%sum_2_1_1_2 = fadd i32 %sum_2_1_1_1, i32 %mul9_1_1_2" [../src/matmul.cpp:55]   --->   Operation 904 'fadd' 'sum_2_1_1_2' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 44> <Delay = 6.01>
ST_99 : Operation 905 [3/5] (6.01ns)   --->   "%sum_2_1_1_2 = fadd i32 %sum_2_1_1_1, i32 %mul9_1_1_2" [../src/matmul.cpp:55]   --->   Operation 905 'fadd' 'sum_2_1_1_2' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 45> <Delay = 6.01>
ST_100 : Operation 906 [2/5] (6.01ns)   --->   "%sum_2_1_1_2 = fadd i32 %sum_2_1_1_1, i32 %mul9_1_1_2" [../src/matmul.cpp:55]   --->   Operation 906 'fadd' 'sum_2_1_1_2' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 46> <Delay = 6.01>
ST_101 : Operation 907 [1/5] (6.01ns)   --->   "%sum_2_1_1_2 = fadd i32 %sum_2_1_1_1, i32 %mul9_1_1_2" [../src/matmul.cpp:55]   --->   Operation 907 'fadd' 'sum_2_1_1_2' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 47> <Delay = 0.00>

State 103 <SV = 48> <Delay = 6.01>
ST_103 : Operation 908 [5/5] (6.01ns)   --->   "%sum_2_1_2 = fadd i32 %sum_2_1_1_2, i32 %mul9_1_2" [../src/matmul.cpp:55]   --->   Operation 908 'fadd' 'sum_2_1_2' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 49> <Delay = 6.01>
ST_104 : Operation 909 [4/5] (6.01ns)   --->   "%sum_2_1_2 = fadd i32 %sum_2_1_1_2, i32 %mul9_1_2" [../src/matmul.cpp:55]   --->   Operation 909 'fadd' 'sum_2_1_2' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 50> <Delay = 6.01>
ST_105 : Operation 910 [3/5] (6.01ns)   --->   "%sum_2_1_2 = fadd i32 %sum_2_1_1_2, i32 %mul9_1_2" [../src/matmul.cpp:55]   --->   Operation 910 'fadd' 'sum_2_1_2' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 51> <Delay = 6.01>
ST_106 : Operation 911 [2/5] (6.01ns)   --->   "%sum_2_1_2 = fadd i32 %sum_2_1_1_2, i32 %mul9_1_2" [../src/matmul.cpp:55]   --->   Operation 911 'fadd' 'sum_2_1_2' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 52> <Delay = 6.01>
ST_107 : Operation 912 [1/5] (6.01ns)   --->   "%sum_2_1_2 = fadd i32 %sum_2_1_1_2, i32 %mul9_1_2" [../src/matmul.cpp:55]   --->   Operation 912 'fadd' 'sum_2_1_2' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 53> <Delay = 6.01>
ST_108 : Operation 913 [5/5] (6.01ns)   --->   "%sum_2_1_2_1 = fadd i32 %sum_2_1_2, i32 %mul9_1_2_1" [../src/matmul.cpp:55]   --->   Operation 913 'fadd' 'sum_2_1_2_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 54> <Delay = 6.01>
ST_109 : Operation 914 [4/5] (6.01ns)   --->   "%sum_2_1_2_1 = fadd i32 %sum_2_1_2, i32 %mul9_1_2_1" [../src/matmul.cpp:55]   --->   Operation 914 'fadd' 'sum_2_1_2_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 55> <Delay = 6.01>
ST_110 : Operation 915 [3/5] (6.01ns)   --->   "%sum_2_1_2_1 = fadd i32 %sum_2_1_2, i32 %mul9_1_2_1" [../src/matmul.cpp:55]   --->   Operation 915 'fadd' 'sum_2_1_2_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 56> <Delay = 6.01>
ST_111 : Operation 916 [2/5] (6.01ns)   --->   "%sum_2_1_2_1 = fadd i32 %sum_2_1_2, i32 %mul9_1_2_1" [../src/matmul.cpp:55]   --->   Operation 916 'fadd' 'sum_2_1_2_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 57> <Delay = 6.01>
ST_112 : Operation 917 [1/5] (6.01ns)   --->   "%sum_2_1_2_1 = fadd i32 %sum_2_1_2, i32 %mul9_1_2_1" [../src/matmul.cpp:55]   --->   Operation 917 'fadd' 'sum_2_1_2_1' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 58> <Delay = 0.00>

State 114 <SV = 59> <Delay = 6.01>
ST_114 : Operation 918 [5/5] (6.01ns)   --->   "%sum_2_1_2_2 = fadd i32 %sum_2_1_2_1, i32 %mul9_1_2_2" [../src/matmul.cpp:55]   --->   Operation 918 'fadd' 'sum_2_1_2_2' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 60> <Delay = 6.01>
ST_115 : Operation 919 [4/5] (6.01ns)   --->   "%sum_2_1_2_2 = fadd i32 %sum_2_1_2_1, i32 %mul9_1_2_2" [../src/matmul.cpp:55]   --->   Operation 919 'fadd' 'sum_2_1_2_2' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 61> <Delay = 6.01>
ST_116 : Operation 920 [3/5] (6.01ns)   --->   "%sum_2_1_2_2 = fadd i32 %sum_2_1_2_1, i32 %mul9_1_2_2" [../src/matmul.cpp:55]   --->   Operation 920 'fadd' 'sum_2_1_2_2' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 62> <Delay = 6.01>
ST_117 : Operation 921 [2/5] (6.01ns)   --->   "%sum_2_1_2_2 = fadd i32 %sum_2_1_2_1, i32 %mul9_1_2_2" [../src/matmul.cpp:55]   --->   Operation 921 'fadd' 'sum_2_1_2_2' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 63> <Delay = 6.01>
ST_118 : Operation 922 [1/5] (6.01ns)   --->   "%sum_2_1_2_2 = fadd i32 %sum_2_1_2_1, i32 %mul9_1_2_2" [../src/matmul.cpp:55]   --->   Operation 922 'fadd' 'sum_2_1_2_2' <Predicate = (!icmp_ln47_1)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 64> <Delay = 1.35>
ST_119 : Operation 923 [1/1] (0.00ns)   --->   "%t_3_1_cast = zext i33 %t_3_1" [../src/matmul.cpp:58]   --->   Operation 923 'zext' 't_3_1_cast' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_119 : Operation 924 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/matmul.cpp:42]   --->   Operation 924 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_119 : Operation 925 [1/1] (1.20ns)   --->   "%add_ln58_1 = add i33 %t_3_1, i33 1" [../src/matmul.cpp:58]   --->   Operation 925 'add' 'add_ln58_1' <Predicate = (!icmp_ln47_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 926 [1/1] (0.00ns)   --->   "%out_addr_10 = getelementptr i32 %out_r, i64 0, i64 %t_3_1_cast" [../src/matmul.cpp:58]   --->   Operation 926 'getelementptr' 'out_addr_10' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>
ST_119 : Operation 927 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 %sum_2_1_2_2, i11 %out_addr_10" [../src/matmul.cpp:58]   --->   Operation 927 'store' 'store_ln58' <Predicate = (!icmp_ln47_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_119 : Operation 928 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 928 'br' 'br_ln0' <Predicate = (!icmp_ln47_1)> <Delay = 0.00>

State 120 <SV = 11> <Delay = 2.95>
ST_120 : Operation 929 [1/1] (1.20ns)   --->   "%add_ln44_4 = add i32 %zext_ln44_2, i32 %add_ln44_2" [../src/matmul.cpp:44]   --->   Operation 929 'add' 'add_ln44_4' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 930 [1/1] (1.47ns)   --->   "%add_ln44_5 = add i64 %i_0, i64 2" [../src/matmul.cpp:44]   --->   Operation 930 'add' 'add_ln44_5' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 931 [1/1] (1.48ns)   --->   "%icmp_ln44_2 = icmp_slt  i64 %add_ln44_5, i64 %zext_ln44_1" [../src/matmul.cpp:44]   --->   Operation 931 'icmp' 'icmp_ln44_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 932 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44_2, void %._crit_edge13.loopexit, void %.lr.ph.2" [../src/matmul.cpp:44]   --->   Operation 932 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 933 [1/1] (0.94ns)   --->   "%empty_111 = add i11 %trunc_ln44, i11 3" [../src/matmul.cpp:44]   --->   Operation 933 'add' 'empty_111' <Predicate = (icmp_ln44_2)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 934 [4/4] (0.69ns) (root node of the DSP)   --->   "%empty_112 = mul i11 %empty_111, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 934 'mul' 'empty_112' <Predicate = (icmp_ln44_2)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 121 <SV = 12> <Delay = 0.69>
ST_121 : Operation 935 [3/4] (0.69ns) (root node of the DSP)   --->   "%empty_112 = mul i11 %empty_111, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 935 'mul' 'empty_112' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 122 <SV = 13> <Delay = 0.69>
ST_122 : Operation 936 [2/4] (0.69ns) (root node of the DSP)   --->   "%empty_112 = mul i11 %empty_111, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 936 'mul' 'empty_112' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 123 <SV = 14> <Delay = 0.48>
ST_123 : Operation 937 [1/1] (0.00ns)   --->   "%add_ln44_5_cast = sext i32 %add_ln44_4" [../src/matmul.cpp:44]   --->   Operation 937 'sext' 'add_ln44_5_cast' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 938 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_112 = mul i11 %empty_111, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 938 'mul' 'empty_112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 939 [1/1] (0.48ns)   --->   "%br_ln47 = br void" [../src/matmul.cpp:47]   --->   Operation 939 'br' 'br_ln47' <Predicate = true> <Delay = 0.48>

State 124 <SV = 15> <Delay = 3.18>
ST_124 : Operation 940 [1/1] (0.00ns)   --->   "%t_3_2 = phi i33 %add_ln58_2, void %.split4.2, i33 %add_ln44_5_cast, void %.lr.ph.2" [../src/matmul.cpp:58]   --->   Operation 940 'phi' 't_3_2' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 941 [1/1] (0.00ns)   --->   "%j_2 = phi i6 %add_ln47_2, void %.split4.2, i6 1, void %.lr.ph.2" [../src/matmul.cpp:47]   --->   Operation 941 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 942 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 942 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 943 [1/1] (0.87ns)   --->   "%icmp_ln47_2 = icmp_eq  i6 %j_2, i6 %sub1" [../src/matmul.cpp:47]   --->   Operation 943 'icmp' 'icmp_ln47_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 944 [1/1] (0.00ns)   --->   "%empty_110 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 52, i64 0"   --->   Operation 944 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 945 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47_2, void %.split4.2, void %._crit_edge.loopexit.2" [../src/matmul.cpp:47]   --->   Operation 945 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 946 [1/1] (0.00ns)   --->   "%j_2_cast = zext i6 %j_2" [../src/matmul.cpp:47]   --->   Operation 946 'zext' 'j_2_cast' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_124 : Operation 947 [1/1] (0.88ns)   --->   "%empty_113 = add i6 %j_2, i6 63" [../src/matmul.cpp:47]   --->   Operation 947 'add' 'empty_113' <Predicate = (!icmp_ln47_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln8_59 = zext i6 %empty_113" [../src/matmul.cpp:8]   --->   Operation 948 'zext' 'zext_ln8_59' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_124 : Operation 949 [1/1] (0.94ns)   --->   "%add_ln8_57 = add i11 %zext_ln8_59, i11 %empty_103" [../src/matmul.cpp:8]   --->   Operation 949 'add' 'add_ln8_57' <Predicate = (!icmp_ln47_2)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln8_60 = zext i11 %add_ln8_57" [../src/matmul.cpp:8]   --->   Operation 950 'zext' 'zext_ln8_60' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_124 : Operation 951 [1/1] (0.00ns)   --->   "%arr_addr_57 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_60" [../src/matmul.cpp:8]   --->   Operation 951 'getelementptr' 'arr_addr_57' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_124 : Operation 952 [2/2] (1.35ns)   --->   "%arr_load_57 = load i11 %arr_addr_57" [../src/matmul.cpp:8]   --->   Operation 952 'load' 'arr_load_57' <Predicate = (!icmp_ln47_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_124 : Operation 953 [1/1] (0.94ns)   --->   "%add_ln8_58 = add i11 %j_2_cast, i11 %empty_103" [../src/matmul.cpp:8]   --->   Operation 953 'add' 'add_ln8_58' <Predicate = (!icmp_ln47_2)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln8_61 = zext i11 %add_ln8_58" [../src/matmul.cpp:8]   --->   Operation 954 'zext' 'zext_ln8_61' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_124 : Operation 955 [1/1] (0.00ns)   --->   "%arr_addr_58 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_61" [../src/matmul.cpp:8]   --->   Operation 955 'getelementptr' 'arr_addr_58' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_124 : Operation 956 [2/2] (1.35ns)   --->   "%arr_load_58 = load i11 %arr_addr_58" [../src/matmul.cpp:8]   --->   Operation 956 'load' 'arr_load_58' <Predicate = (!icmp_ln47_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 125 <SV = 16> <Delay = 6.02>
ST_125 : Operation 957 [1/2] (1.35ns)   --->   "%arr_load_57 = load i11 %arr_addr_57" [../src/matmul.cpp:8]   --->   Operation 957 'load' 'arr_load_57' <Predicate = (!icmp_ln47_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_125 : Operation 958 [4/4] (4.67ns)   --->   "%mul9_2 = fmul i32 %arr_load_57, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 958 'fmul' 'mul9_2' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 959 [1/2] (1.35ns)   --->   "%arr_load_58 = load i11 %arr_addr_58" [../src/matmul.cpp:8]   --->   Operation 959 'load' 'arr_load_58' <Predicate = (!icmp_ln47_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_125 : Operation 960 [4/4] (4.67ns)   --->   "%mul9_2_0_1 = fmul i32 %arr_load_58, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 960 'fmul' 'mul9_2_0_1' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 961 [1/1] (0.94ns)   --->   "%add_ln8_59 = add i11 %add_ln8_57, i11 2" [../src/matmul.cpp:8]   --->   Operation 961 'add' 'add_ln8_59' <Predicate = (!icmp_ln47_2)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln8_62 = zext i11 %add_ln8_59" [../src/matmul.cpp:8]   --->   Operation 962 'zext' 'zext_ln8_62' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_125 : Operation 963 [1/1] (0.00ns)   --->   "%arr_addr_59 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_62" [../src/matmul.cpp:8]   --->   Operation 963 'getelementptr' 'arr_addr_59' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_125 : Operation 964 [2/2] (1.35ns)   --->   "%arr_load_59 = load i11 %arr_addr_59" [../src/matmul.cpp:8]   --->   Operation 964 'load' 'arr_load_59' <Predicate = (!icmp_ln47_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_125 : Operation 965 [1/1] (0.94ns)   --->   "%add_ln8_60 = add i11 %zext_ln8_59, i11 %empty_108" [../src/matmul.cpp:8]   --->   Operation 965 'add' 'add_ln8_60' <Predicate = (!icmp_ln47_2)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln8_63 = zext i11 %add_ln8_60" [../src/matmul.cpp:8]   --->   Operation 966 'zext' 'zext_ln8_63' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_125 : Operation 967 [1/1] (0.00ns)   --->   "%arr_addr_60 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_63" [../src/matmul.cpp:8]   --->   Operation 967 'getelementptr' 'arr_addr_60' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_125 : Operation 968 [2/2] (1.35ns)   --->   "%arr_load_60 = load i11 %arr_addr_60" [../src/matmul.cpp:8]   --->   Operation 968 'load' 'arr_load_60' <Predicate = (!icmp_ln47_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 126 <SV = 17> <Delay = 6.02>
ST_126 : Operation 969 [3/4] (4.67ns)   --->   "%mul9_2 = fmul i32 %arr_load_57, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 969 'fmul' 'mul9_2' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 970 [3/4] (4.67ns)   --->   "%mul9_2_0_1 = fmul i32 %arr_load_58, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 970 'fmul' 'mul9_2_0_1' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 971 [1/2] (1.35ns)   --->   "%arr_load_59 = load i11 %arr_addr_59" [../src/matmul.cpp:8]   --->   Operation 971 'load' 'arr_load_59' <Predicate = (!icmp_ln47_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_126 : Operation 972 [4/4] (4.67ns)   --->   "%mul9_2_0_2 = fmul i32 %arr_load_59, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 972 'fmul' 'mul9_2_0_2' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 973 [1/2] (1.35ns)   --->   "%arr_load_60 = load i11 %arr_addr_60" [../src/matmul.cpp:8]   --->   Operation 973 'load' 'arr_load_60' <Predicate = (!icmp_ln47_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_126 : Operation 974 [4/4] (4.67ns)   --->   "%mul9_2_1 = fmul i32 %arr_load_60, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 974 'fmul' 'mul9_2_1' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 975 [1/1] (0.94ns)   --->   "%add_ln8_61 = add i11 %j_2_cast, i11 %empty_108" [../src/matmul.cpp:8]   --->   Operation 975 'add' 'add_ln8_61' <Predicate = (!icmp_ln47_2)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln8_64 = zext i11 %add_ln8_61" [../src/matmul.cpp:8]   --->   Operation 976 'zext' 'zext_ln8_64' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_126 : Operation 977 [1/1] (0.00ns)   --->   "%arr_addr_61 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_64" [../src/matmul.cpp:8]   --->   Operation 977 'getelementptr' 'arr_addr_61' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_126 : Operation 978 [2/2] (1.35ns)   --->   "%arr_load_61 = load i11 %arr_addr_61" [../src/matmul.cpp:8]   --->   Operation 978 'load' 'arr_load_61' <Predicate = (!icmp_ln47_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_126 : Operation 979 [1/1] (0.94ns)   --->   "%add_ln8_62 = add i11 %add_ln8_60, i11 2" [../src/matmul.cpp:8]   --->   Operation 979 'add' 'add_ln8_62' <Predicate = (!icmp_ln47_2)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 980 [1/1] (0.00ns)   --->   "%zext_ln8_65 = zext i11 %add_ln8_62" [../src/matmul.cpp:8]   --->   Operation 980 'zext' 'zext_ln8_65' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_126 : Operation 981 [1/1] (0.00ns)   --->   "%arr_addr_62 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_65" [../src/matmul.cpp:8]   --->   Operation 981 'getelementptr' 'arr_addr_62' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_126 : Operation 982 [2/2] (1.35ns)   --->   "%arr_load_62 = load i11 %arr_addr_62" [../src/matmul.cpp:8]   --->   Operation 982 'load' 'arr_load_62' <Predicate = (!icmp_ln47_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 127 <SV = 18> <Delay = 6.02>
ST_127 : Operation 983 [2/4] (4.67ns)   --->   "%mul9_2 = fmul i32 %arr_load_57, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 983 'fmul' 'mul9_2' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 984 [2/4] (4.67ns)   --->   "%mul9_2_0_1 = fmul i32 %arr_load_58, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 984 'fmul' 'mul9_2_0_1' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 985 [3/4] (4.67ns)   --->   "%mul9_2_0_2 = fmul i32 %arr_load_59, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 985 'fmul' 'mul9_2_0_2' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 986 [3/4] (4.67ns)   --->   "%mul9_2_1 = fmul i32 %arr_load_60, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 986 'fmul' 'mul9_2_1' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 987 [1/2] (1.35ns)   --->   "%arr_load_61 = load i11 %arr_addr_61" [../src/matmul.cpp:8]   --->   Operation 987 'load' 'arr_load_61' <Predicate = (!icmp_ln47_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_127 : Operation 988 [4/4] (4.67ns)   --->   "%mul9_2_1_1 = fmul i32 %arr_load_61, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 988 'fmul' 'mul9_2_1_1' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 989 [1/2] (1.35ns)   --->   "%arr_load_62 = load i11 %arr_addr_62" [../src/matmul.cpp:8]   --->   Operation 989 'load' 'arr_load_62' <Predicate = (!icmp_ln47_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_127 : Operation 990 [4/4] (4.67ns)   --->   "%mul9_2_1_2 = fmul i32 %arr_load_62, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 990 'fmul' 'mul9_2_1_2' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 991 [1/1] (0.94ns)   --->   "%add_ln8_63 = add i11 %zext_ln8_59, i11 %empty_112" [../src/matmul.cpp:8]   --->   Operation 991 'add' 'add_ln8_63' <Predicate = (!icmp_ln47_2)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 992 [1/1] (0.00ns)   --->   "%zext_ln8_66 = zext i11 %add_ln8_63" [../src/matmul.cpp:8]   --->   Operation 992 'zext' 'zext_ln8_66' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_127 : Operation 993 [1/1] (0.00ns)   --->   "%arr_addr_63 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_66" [../src/matmul.cpp:8]   --->   Operation 993 'getelementptr' 'arr_addr_63' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_127 : Operation 994 [2/2] (1.35ns)   --->   "%arr_load_63 = load i11 %arr_addr_63" [../src/matmul.cpp:8]   --->   Operation 994 'load' 'arr_load_63' <Predicate = (!icmp_ln47_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_127 : Operation 995 [1/1] (0.94ns)   --->   "%add_ln8_64 = add i11 %j_2_cast, i11 %empty_112" [../src/matmul.cpp:8]   --->   Operation 995 'add' 'add_ln8_64' <Predicate = (!icmp_ln47_2)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln8_67 = zext i11 %add_ln8_64" [../src/matmul.cpp:8]   --->   Operation 996 'zext' 'zext_ln8_67' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_127 : Operation 997 [1/1] (0.00ns)   --->   "%arr_addr_64 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_67" [../src/matmul.cpp:8]   --->   Operation 997 'getelementptr' 'arr_addr_64' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_127 : Operation 998 [2/2] (1.35ns)   --->   "%arr_load_64 = load i11 %arr_addr_64" [../src/matmul.cpp:8]   --->   Operation 998 'load' 'arr_load_64' <Predicate = (!icmp_ln47_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 128 <SV = 19> <Delay = 6.02>
ST_128 : Operation 999 [1/1] (0.88ns)   --->   "%add_ln47_2 = add i6 %j_2, i6 1" [../src/matmul.cpp:47]   --->   Operation 999 'add' 'add_ln47_2' <Predicate = (!icmp_ln47_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1000 [1/4] (4.67ns)   --->   "%mul9_2 = fmul i32 %arr_load_57, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1000 'fmul' 'mul9_2' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1001 [1/4] (4.67ns)   --->   "%mul9_2_0_1 = fmul i32 %arr_load_58, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1001 'fmul' 'mul9_2_0_1' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1002 [2/4] (4.67ns)   --->   "%mul9_2_0_2 = fmul i32 %arr_load_59, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1002 'fmul' 'mul9_2_0_2' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1003 [2/4] (4.67ns)   --->   "%mul9_2_1 = fmul i32 %arr_load_60, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1003 'fmul' 'mul9_2_1' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1004 [3/4] (4.67ns)   --->   "%mul9_2_1_1 = fmul i32 %arr_load_61, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1004 'fmul' 'mul9_2_1_1' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1005 [3/4] (4.67ns)   --->   "%mul9_2_1_2 = fmul i32 %arr_load_62, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1005 'fmul' 'mul9_2_1_2' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1006 [1/2] (1.35ns)   --->   "%arr_load_63 = load i11 %arr_addr_63" [../src/matmul.cpp:8]   --->   Operation 1006 'load' 'arr_load_63' <Predicate = (!icmp_ln47_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_128 : Operation 1007 [4/4] (4.67ns)   --->   "%mul9_2_2 = fmul i32 %arr_load_63, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1007 'fmul' 'mul9_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1008 [1/2] (1.35ns)   --->   "%arr_load_64 = load i11 %arr_addr_64" [../src/matmul.cpp:8]   --->   Operation 1008 'load' 'arr_load_64' <Predicate = (!icmp_ln47_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_128 : Operation 1009 [4/4] (4.67ns)   --->   "%mul9_2_2_1 = fmul i32 %arr_load_64, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1009 'fmul' 'mul9_2_2_1' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1010 [1/1] (0.94ns)   --->   "%add_ln8_65 = add i11 %add_ln8_63, i11 2" [../src/matmul.cpp:8]   --->   Operation 1010 'add' 'add_ln8_65' <Predicate = (!icmp_ln47_2)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln8_68 = zext i11 %add_ln8_65" [../src/matmul.cpp:8]   --->   Operation 1011 'zext' 'zext_ln8_68' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_128 : Operation 1012 [1/1] (0.00ns)   --->   "%arr_addr_65 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_68" [../src/matmul.cpp:8]   --->   Operation 1012 'getelementptr' 'arr_addr_65' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_128 : Operation 1013 [2/2] (1.35ns)   --->   "%arr_load_65 = load i11 %arr_addr_65" [../src/matmul.cpp:8]   --->   Operation 1013 'load' 'arr_load_65' <Predicate = (!icmp_ln47_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 129 <SV = 20> <Delay = 6.02>
ST_129 : Operation 1014 [5/5] (6.01ns)   --->   "%sum_2_2 = fadd i32 %mul9_2, i32 0" [../src/matmul.cpp:55]   --->   Operation 1014 'fadd' 'sum_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1015 [1/4] (4.67ns)   --->   "%mul9_2_0_2 = fmul i32 %arr_load_59, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1015 'fmul' 'mul9_2_0_2' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1016 [1/4] (4.67ns)   --->   "%mul9_2_1 = fmul i32 %arr_load_60, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1016 'fmul' 'mul9_2_1' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1017 [2/4] (4.67ns)   --->   "%mul9_2_1_1 = fmul i32 %arr_load_61, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1017 'fmul' 'mul9_2_1_1' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1018 [2/4] (4.67ns)   --->   "%mul9_2_1_2 = fmul i32 %arr_load_62, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1018 'fmul' 'mul9_2_1_2' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1019 [3/4] (4.67ns)   --->   "%mul9_2_2 = fmul i32 %arr_load_63, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1019 'fmul' 'mul9_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1020 [3/4] (4.67ns)   --->   "%mul9_2_2_1 = fmul i32 %arr_load_64, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1020 'fmul' 'mul9_2_2_1' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1021 [1/2] (1.35ns)   --->   "%arr_load_65 = load i11 %arr_addr_65" [../src/matmul.cpp:8]   --->   Operation 1021 'load' 'arr_load_65' <Predicate = (!icmp_ln47_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_129 : Operation 1022 [4/4] (4.67ns)   --->   "%mul9_2_2_2 = fmul i32 %arr_load_65, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1022 'fmul' 'mul9_2_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 21> <Delay = 6.01>
ST_130 : Operation 1023 [4/5] (6.01ns)   --->   "%sum_2_2 = fadd i32 %mul9_2, i32 0" [../src/matmul.cpp:55]   --->   Operation 1023 'fadd' 'sum_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1024 [1/4] (4.67ns)   --->   "%mul9_2_1_1 = fmul i32 %arr_load_61, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1024 'fmul' 'mul9_2_1_1' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1025 [1/4] (4.67ns)   --->   "%mul9_2_1_2 = fmul i32 %arr_load_62, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1025 'fmul' 'mul9_2_1_2' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1026 [2/4] (4.67ns)   --->   "%mul9_2_2 = fmul i32 %arr_load_63, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1026 'fmul' 'mul9_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1027 [2/4] (4.67ns)   --->   "%mul9_2_2_1 = fmul i32 %arr_load_64, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1027 'fmul' 'mul9_2_2_1' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1028 [3/4] (4.67ns)   --->   "%mul9_2_2_2 = fmul i32 %arr_load_65, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1028 'fmul' 'mul9_2_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 22> <Delay = 6.01>
ST_131 : Operation 1029 [3/5] (6.01ns)   --->   "%sum_2_2 = fadd i32 %mul9_2, i32 0" [../src/matmul.cpp:55]   --->   Operation 1029 'fadd' 'sum_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1030 [1/4] (4.67ns)   --->   "%mul9_2_2 = fmul i32 %arr_load_63, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1030 'fmul' 'mul9_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1031 [1/4] (4.67ns)   --->   "%mul9_2_2_1 = fmul i32 %arr_load_64, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1031 'fmul' 'mul9_2_2_1' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1032 [2/4] (4.67ns)   --->   "%mul9_2_2_2 = fmul i32 %arr_load_65, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1032 'fmul' 'mul9_2_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 23> <Delay = 6.01>
ST_132 : Operation 1033 [2/5] (6.01ns)   --->   "%sum_2_2 = fadd i32 %mul9_2, i32 0" [../src/matmul.cpp:55]   --->   Operation 1033 'fadd' 'sum_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1034 [1/4] (4.67ns)   --->   "%mul9_2_2_2 = fmul i32 %arr_load_65, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1034 'fmul' 'mul9_2_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 24> <Delay = 6.01>
ST_133 : Operation 1035 [1/5] (6.01ns)   --->   "%sum_2_2 = fadd i32 %mul9_2, i32 0" [../src/matmul.cpp:55]   --->   Operation 1035 'fadd' 'sum_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 25> <Delay = 6.01>
ST_134 : Operation 1036 [5/5] (6.01ns)   --->   "%sum_2_2_0_1 = fadd i32 %sum_2_2, i32 %mul9_2_0_1" [../src/matmul.cpp:55]   --->   Operation 1036 'fadd' 'sum_2_2_0_1' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 26> <Delay = 6.01>
ST_135 : Operation 1037 [4/5] (6.01ns)   --->   "%sum_2_2_0_1 = fadd i32 %sum_2_2, i32 %mul9_2_0_1" [../src/matmul.cpp:55]   --->   Operation 1037 'fadd' 'sum_2_2_0_1' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 27> <Delay = 6.01>
ST_136 : Operation 1038 [3/5] (6.01ns)   --->   "%sum_2_2_0_1 = fadd i32 %sum_2_2, i32 %mul9_2_0_1" [../src/matmul.cpp:55]   --->   Operation 1038 'fadd' 'sum_2_2_0_1' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 28> <Delay = 6.01>
ST_137 : Operation 1039 [2/5] (6.01ns)   --->   "%sum_2_2_0_1 = fadd i32 %sum_2_2, i32 %mul9_2_0_1" [../src/matmul.cpp:55]   --->   Operation 1039 'fadd' 'sum_2_2_0_1' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 29> <Delay = 6.01>
ST_138 : Operation 1040 [1/5] (6.01ns)   --->   "%sum_2_2_0_1 = fadd i32 %sum_2_2, i32 %mul9_2_0_1" [../src/matmul.cpp:55]   --->   Operation 1040 'fadd' 'sum_2_2_0_1' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 30> <Delay = 0.00>

State 140 <SV = 31> <Delay = 6.01>
ST_140 : Operation 1041 [5/5] (6.01ns)   --->   "%sum_2_2_0_2 = fadd i32 %sum_2_2_0_1, i32 %mul9_2_0_2" [../src/matmul.cpp:55]   --->   Operation 1041 'fadd' 'sum_2_2_0_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 32> <Delay = 6.01>
ST_141 : Operation 1042 [4/5] (6.01ns)   --->   "%sum_2_2_0_2 = fadd i32 %sum_2_2_0_1, i32 %mul9_2_0_2" [../src/matmul.cpp:55]   --->   Operation 1042 'fadd' 'sum_2_2_0_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 33> <Delay = 6.01>
ST_142 : Operation 1043 [3/5] (6.01ns)   --->   "%sum_2_2_0_2 = fadd i32 %sum_2_2_0_1, i32 %mul9_2_0_2" [../src/matmul.cpp:55]   --->   Operation 1043 'fadd' 'sum_2_2_0_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 34> <Delay = 6.01>
ST_143 : Operation 1044 [2/5] (6.01ns)   --->   "%sum_2_2_0_2 = fadd i32 %sum_2_2_0_1, i32 %mul9_2_0_2" [../src/matmul.cpp:55]   --->   Operation 1044 'fadd' 'sum_2_2_0_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 35> <Delay = 6.01>
ST_144 : Operation 1045 [1/5] (6.01ns)   --->   "%sum_2_2_0_2 = fadd i32 %sum_2_2_0_1, i32 %mul9_2_0_2" [../src/matmul.cpp:55]   --->   Operation 1045 'fadd' 'sum_2_2_0_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 36> <Delay = 6.01>
ST_145 : Operation 1046 [5/5] (6.01ns)   --->   "%sum_2_2_1 = fadd i32 %sum_2_2_0_2, i32 %mul9_2_1" [../src/matmul.cpp:55]   --->   Operation 1046 'fadd' 'sum_2_2_1' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 37> <Delay = 6.01>
ST_146 : Operation 1047 [4/5] (6.01ns)   --->   "%sum_2_2_1 = fadd i32 %sum_2_2_0_2, i32 %mul9_2_1" [../src/matmul.cpp:55]   --->   Operation 1047 'fadd' 'sum_2_2_1' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 38> <Delay = 6.01>
ST_147 : Operation 1048 [3/5] (6.01ns)   --->   "%sum_2_2_1 = fadd i32 %sum_2_2_0_2, i32 %mul9_2_1" [../src/matmul.cpp:55]   --->   Operation 1048 'fadd' 'sum_2_2_1' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 39> <Delay = 6.01>
ST_148 : Operation 1049 [2/5] (6.01ns)   --->   "%sum_2_2_1 = fadd i32 %sum_2_2_0_2, i32 %mul9_2_1" [../src/matmul.cpp:55]   --->   Operation 1049 'fadd' 'sum_2_2_1' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 40> <Delay = 6.01>
ST_149 : Operation 1050 [1/5] (6.01ns)   --->   "%sum_2_2_1 = fadd i32 %sum_2_2_0_2, i32 %mul9_2_1" [../src/matmul.cpp:55]   --->   Operation 1050 'fadd' 'sum_2_2_1' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 41> <Delay = 0.00>

State 151 <SV = 42> <Delay = 6.01>
ST_151 : Operation 1051 [5/5] (6.01ns)   --->   "%sum_2_2_1_1 = fadd i32 %sum_2_2_1, i32 %mul9_2_1_1" [../src/matmul.cpp:55]   --->   Operation 1051 'fadd' 'sum_2_2_1_1' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 43> <Delay = 6.01>
ST_152 : Operation 1052 [4/5] (6.01ns)   --->   "%sum_2_2_1_1 = fadd i32 %sum_2_2_1, i32 %mul9_2_1_1" [../src/matmul.cpp:55]   --->   Operation 1052 'fadd' 'sum_2_2_1_1' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 44> <Delay = 6.01>
ST_153 : Operation 1053 [3/5] (6.01ns)   --->   "%sum_2_2_1_1 = fadd i32 %sum_2_2_1, i32 %mul9_2_1_1" [../src/matmul.cpp:55]   --->   Operation 1053 'fadd' 'sum_2_2_1_1' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 45> <Delay = 6.01>
ST_154 : Operation 1054 [2/5] (6.01ns)   --->   "%sum_2_2_1_1 = fadd i32 %sum_2_2_1, i32 %mul9_2_1_1" [../src/matmul.cpp:55]   --->   Operation 1054 'fadd' 'sum_2_2_1_1' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 46> <Delay = 6.01>
ST_155 : Operation 1055 [1/5] (6.01ns)   --->   "%sum_2_2_1_1 = fadd i32 %sum_2_2_1, i32 %mul9_2_1_1" [../src/matmul.cpp:55]   --->   Operation 1055 'fadd' 'sum_2_2_1_1' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 47> <Delay = 6.01>
ST_156 : Operation 1056 [5/5] (6.01ns)   --->   "%sum_2_2_1_2 = fadd i32 %sum_2_2_1_1, i32 %mul9_2_1_2" [../src/matmul.cpp:55]   --->   Operation 1056 'fadd' 'sum_2_2_1_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 48> <Delay = 6.01>
ST_157 : Operation 1057 [4/5] (6.01ns)   --->   "%sum_2_2_1_2 = fadd i32 %sum_2_2_1_1, i32 %mul9_2_1_2" [../src/matmul.cpp:55]   --->   Operation 1057 'fadd' 'sum_2_2_1_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 49> <Delay = 6.01>
ST_158 : Operation 1058 [3/5] (6.01ns)   --->   "%sum_2_2_1_2 = fadd i32 %sum_2_2_1_1, i32 %mul9_2_1_2" [../src/matmul.cpp:55]   --->   Operation 1058 'fadd' 'sum_2_2_1_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 50> <Delay = 6.01>
ST_159 : Operation 1059 [2/5] (6.01ns)   --->   "%sum_2_2_1_2 = fadd i32 %sum_2_2_1_1, i32 %mul9_2_1_2" [../src/matmul.cpp:55]   --->   Operation 1059 'fadd' 'sum_2_2_1_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 51> <Delay = 6.01>
ST_160 : Operation 1060 [1/5] (6.01ns)   --->   "%sum_2_2_1_2 = fadd i32 %sum_2_2_1_1, i32 %mul9_2_1_2" [../src/matmul.cpp:55]   --->   Operation 1060 'fadd' 'sum_2_2_1_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 52> <Delay = 0.00>

State 162 <SV = 53> <Delay = 6.01>
ST_162 : Operation 1061 [5/5] (6.01ns)   --->   "%sum_2_2_2 = fadd i32 %sum_2_2_1_2, i32 %mul9_2_2" [../src/matmul.cpp:55]   --->   Operation 1061 'fadd' 'sum_2_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 54> <Delay = 6.01>
ST_163 : Operation 1062 [4/5] (6.01ns)   --->   "%sum_2_2_2 = fadd i32 %sum_2_2_1_2, i32 %mul9_2_2" [../src/matmul.cpp:55]   --->   Operation 1062 'fadd' 'sum_2_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 55> <Delay = 6.01>
ST_164 : Operation 1063 [3/5] (6.01ns)   --->   "%sum_2_2_2 = fadd i32 %sum_2_2_1_2, i32 %mul9_2_2" [../src/matmul.cpp:55]   --->   Operation 1063 'fadd' 'sum_2_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 56> <Delay = 6.01>
ST_165 : Operation 1064 [2/5] (6.01ns)   --->   "%sum_2_2_2 = fadd i32 %sum_2_2_1_2, i32 %mul9_2_2" [../src/matmul.cpp:55]   --->   Operation 1064 'fadd' 'sum_2_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 57> <Delay = 6.01>
ST_166 : Operation 1065 [1/5] (6.01ns)   --->   "%sum_2_2_2 = fadd i32 %sum_2_2_1_2, i32 %mul9_2_2" [../src/matmul.cpp:55]   --->   Operation 1065 'fadd' 'sum_2_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 58> <Delay = 6.01>
ST_167 : Operation 1066 [5/5] (6.01ns)   --->   "%sum_2_2_2_1 = fadd i32 %sum_2_2_2, i32 %mul9_2_2_1" [../src/matmul.cpp:55]   --->   Operation 1066 'fadd' 'sum_2_2_2_1' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 59> <Delay = 6.01>
ST_168 : Operation 1067 [4/5] (6.01ns)   --->   "%sum_2_2_2_1 = fadd i32 %sum_2_2_2, i32 %mul9_2_2_1" [../src/matmul.cpp:55]   --->   Operation 1067 'fadd' 'sum_2_2_2_1' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 60> <Delay = 6.01>
ST_169 : Operation 1068 [3/5] (6.01ns)   --->   "%sum_2_2_2_1 = fadd i32 %sum_2_2_2, i32 %mul9_2_2_1" [../src/matmul.cpp:55]   --->   Operation 1068 'fadd' 'sum_2_2_2_1' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 61> <Delay = 6.01>
ST_170 : Operation 1069 [2/5] (6.01ns)   --->   "%sum_2_2_2_1 = fadd i32 %sum_2_2_2, i32 %mul9_2_2_1" [../src/matmul.cpp:55]   --->   Operation 1069 'fadd' 'sum_2_2_2_1' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 62> <Delay = 6.01>
ST_171 : Operation 1070 [1/5] (6.01ns)   --->   "%sum_2_2_2_1 = fadd i32 %sum_2_2_2, i32 %mul9_2_2_1" [../src/matmul.cpp:55]   --->   Operation 1070 'fadd' 'sum_2_2_2_1' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 63> <Delay = 0.00>

State 173 <SV = 64> <Delay = 6.01>
ST_173 : Operation 1071 [5/5] (6.01ns)   --->   "%sum_2_2_2_2 = fadd i32 %sum_2_2_2_1, i32 %mul9_2_2_2" [../src/matmul.cpp:55]   --->   Operation 1071 'fadd' 'sum_2_2_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 65> <Delay = 6.01>
ST_174 : Operation 1072 [4/5] (6.01ns)   --->   "%sum_2_2_2_2 = fadd i32 %sum_2_2_2_1, i32 %mul9_2_2_2" [../src/matmul.cpp:55]   --->   Operation 1072 'fadd' 'sum_2_2_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 66> <Delay = 6.01>
ST_175 : Operation 1073 [3/5] (6.01ns)   --->   "%sum_2_2_2_2 = fadd i32 %sum_2_2_2_1, i32 %mul9_2_2_2" [../src/matmul.cpp:55]   --->   Operation 1073 'fadd' 'sum_2_2_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 67> <Delay = 6.01>
ST_176 : Operation 1074 [2/5] (6.01ns)   --->   "%sum_2_2_2_2 = fadd i32 %sum_2_2_2_1, i32 %mul9_2_2_2" [../src/matmul.cpp:55]   --->   Operation 1074 'fadd' 'sum_2_2_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 68> <Delay = 6.01>
ST_177 : Operation 1075 [1/5] (6.01ns)   --->   "%sum_2_2_2_2 = fadd i32 %sum_2_2_2_1, i32 %mul9_2_2_2" [../src/matmul.cpp:55]   --->   Operation 1075 'fadd' 'sum_2_2_2_2' <Predicate = (!icmp_ln47_2)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 69> <Delay = 1.35>
ST_178 : Operation 1076 [1/1] (0.00ns)   --->   "%t_3_2_cast = zext i33 %t_3_2" [../src/matmul.cpp:58]   --->   Operation 1076 'zext' 't_3_2_cast' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_178 : Operation 1077 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/matmul.cpp:42]   --->   Operation 1077 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_178 : Operation 1078 [1/1] (1.20ns)   --->   "%add_ln58_2 = add i33 %t_3_2, i33 1" [../src/matmul.cpp:58]   --->   Operation 1078 'add' 'add_ln58_2' <Predicate = (!icmp_ln47_2)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 1079 [1/1] (0.00ns)   --->   "%out_addr_11 = getelementptr i32 %out_r, i64 0, i64 %t_3_2_cast" [../src/matmul.cpp:58]   --->   Operation 1079 'getelementptr' 'out_addr_11' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>
ST_178 : Operation 1080 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 %sum_2_2_2_2, i11 %out_addr_11" [../src/matmul.cpp:58]   --->   Operation 1080 'store' 'store_ln58' <Predicate = (!icmp_ln47_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_178 : Operation 1081 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1081 'br' 'br_ln0' <Predicate = (!icmp_ln47_2)> <Delay = 0.00>

State 179 <SV = 16> <Delay = 2.95>
ST_179 : Operation 1082 [1/1] (1.20ns)   --->   "%add_ln44_6 = add i32 %zext_ln44_2, i32 %add_ln44_4" [../src/matmul.cpp:44]   --->   Operation 1082 'add' 'add_ln44_6' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1083 [1/1] (1.47ns)   --->   "%add_ln44_7 = add i64 %i_0, i64 3" [../src/matmul.cpp:44]   --->   Operation 1083 'add' 'add_ln44_7' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1084 [1/1] (1.48ns)   --->   "%icmp_ln44_3 = icmp_slt  i64 %add_ln44_7, i64 %zext_ln44_1" [../src/matmul.cpp:44]   --->   Operation 1084 'icmp' 'icmp_ln44_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1085 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44_3, void %._crit_edge13.loopexit, void %.lr.ph.3" [../src/matmul.cpp:44]   --->   Operation 1085 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 1086 [1/1] (0.94ns)   --->   "%empty_115 = add i11 %trunc_ln44, i11 4" [../src/matmul.cpp:44]   --->   Operation 1086 'add' 'empty_115' <Predicate = (icmp_ln44_3)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 1087 [4/4] (0.69ns) (root node of the DSP)   --->   "%empty_116 = mul i11 %empty_115, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1087 'mul' 'empty_116' <Predicate = (icmp_ln44_3)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 180 <SV = 17> <Delay = 0.69>
ST_180 : Operation 1088 [3/4] (0.69ns) (root node of the DSP)   --->   "%empty_116 = mul i11 %empty_115, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1088 'mul' 'empty_116' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 181 <SV = 18> <Delay = 0.69>
ST_181 : Operation 1089 [2/4] (0.69ns) (root node of the DSP)   --->   "%empty_116 = mul i11 %empty_115, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1089 'mul' 'empty_116' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 182 <SV = 19> <Delay = 0.48>
ST_182 : Operation 1090 [1/1] (0.00ns)   --->   "%add_ln44_8_cast = sext i32 %add_ln44_6" [../src/matmul.cpp:44]   --->   Operation 1090 'sext' 'add_ln44_8_cast' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1091 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_116 = mul i11 %empty_115, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1091 'mul' 'empty_116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 1092 [1/1] (0.48ns)   --->   "%br_ln47 = br void" [../src/matmul.cpp:47]   --->   Operation 1092 'br' 'br_ln47' <Predicate = true> <Delay = 0.48>

State 183 <SV = 20> <Delay = 3.18>
ST_183 : Operation 1093 [1/1] (0.00ns)   --->   "%t_3_3 = phi i33 %add_ln58_3, void %.split4.3, i33 %add_ln44_8_cast, void %.lr.ph.3" [../src/matmul.cpp:58]   --->   Operation 1093 'phi' 't_3_3' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1094 [1/1] (0.00ns)   --->   "%j_3 = phi i6 %add_ln47_3, void %.split4.3, i6 1, void %.lr.ph.3" [../src/matmul.cpp:47]   --->   Operation 1094 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1095 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1095 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1096 [1/1] (0.87ns)   --->   "%icmp_ln47_3 = icmp_eq  i6 %j_3, i6 %sub1" [../src/matmul.cpp:47]   --->   Operation 1096 'icmp' 'icmp_ln47_3' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1097 [1/1] (0.00ns)   --->   "%empty_114 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 52, i64 0"   --->   Operation 1097 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1098 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47_3, void %.split4.3, void %._crit_edge.loopexit.3" [../src/matmul.cpp:47]   --->   Operation 1098 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1099 [1/1] (0.00ns)   --->   "%j_3_cast = zext i6 %j_3" [../src/matmul.cpp:47]   --->   Operation 1099 'zext' 'j_3_cast' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_183 : Operation 1100 [1/1] (0.88ns)   --->   "%empty_117 = add i6 %j_3, i6 63" [../src/matmul.cpp:47]   --->   Operation 1100 'add' 'empty_117' <Predicate = (!icmp_ln47_3)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln8_69 = zext i6 %empty_117" [../src/matmul.cpp:8]   --->   Operation 1101 'zext' 'zext_ln8_69' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_183 : Operation 1102 [1/1] (0.94ns)   --->   "%add_ln8_66 = add i11 %zext_ln8_69, i11 %empty_108" [../src/matmul.cpp:8]   --->   Operation 1102 'add' 'add_ln8_66' <Predicate = (!icmp_ln47_3)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln8_70 = zext i11 %add_ln8_66" [../src/matmul.cpp:8]   --->   Operation 1103 'zext' 'zext_ln8_70' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_183 : Operation 1104 [1/1] (0.00ns)   --->   "%arr_addr_66 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_70" [../src/matmul.cpp:8]   --->   Operation 1104 'getelementptr' 'arr_addr_66' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_183 : Operation 1105 [2/2] (1.35ns)   --->   "%arr_load_66 = load i11 %arr_addr_66" [../src/matmul.cpp:8]   --->   Operation 1105 'load' 'arr_load_66' <Predicate = (!icmp_ln47_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_183 : Operation 1106 [1/1] (0.94ns)   --->   "%add_ln8_67 = add i11 %j_3_cast, i11 %empty_108" [../src/matmul.cpp:8]   --->   Operation 1106 'add' 'add_ln8_67' <Predicate = (!icmp_ln47_3)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln8_71 = zext i11 %add_ln8_67" [../src/matmul.cpp:8]   --->   Operation 1107 'zext' 'zext_ln8_71' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_183 : Operation 1108 [1/1] (0.00ns)   --->   "%arr_addr_67 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_71" [../src/matmul.cpp:8]   --->   Operation 1108 'getelementptr' 'arr_addr_67' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_183 : Operation 1109 [2/2] (1.35ns)   --->   "%arr_load_67 = load i11 %arr_addr_67" [../src/matmul.cpp:8]   --->   Operation 1109 'load' 'arr_load_67' <Predicate = (!icmp_ln47_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 184 <SV = 21> <Delay = 6.02>
ST_184 : Operation 1110 [1/2] (1.35ns)   --->   "%arr_load_66 = load i11 %arr_addr_66" [../src/matmul.cpp:8]   --->   Operation 1110 'load' 'arr_load_66' <Predicate = (!icmp_ln47_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_184 : Operation 1111 [4/4] (4.67ns)   --->   "%mul9_3 = fmul i32 %arr_load_66, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1111 'fmul' 'mul9_3' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1112 [1/2] (1.35ns)   --->   "%arr_load_67 = load i11 %arr_addr_67" [../src/matmul.cpp:8]   --->   Operation 1112 'load' 'arr_load_67' <Predicate = (!icmp_ln47_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_184 : Operation 1113 [4/4] (4.67ns)   --->   "%mul9_3_0_1 = fmul i32 %arr_load_67, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1113 'fmul' 'mul9_3_0_1' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1114 [1/1] (0.94ns)   --->   "%add_ln8_68 = add i11 %add_ln8_66, i11 2" [../src/matmul.cpp:8]   --->   Operation 1114 'add' 'add_ln8_68' <Predicate = (!icmp_ln47_3)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1115 [1/1] (0.00ns)   --->   "%zext_ln8_72 = zext i11 %add_ln8_68" [../src/matmul.cpp:8]   --->   Operation 1115 'zext' 'zext_ln8_72' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_184 : Operation 1116 [1/1] (0.00ns)   --->   "%arr_addr_68 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_72" [../src/matmul.cpp:8]   --->   Operation 1116 'getelementptr' 'arr_addr_68' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_184 : Operation 1117 [2/2] (1.35ns)   --->   "%arr_load_68 = load i11 %arr_addr_68" [../src/matmul.cpp:8]   --->   Operation 1117 'load' 'arr_load_68' <Predicate = (!icmp_ln47_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_184 : Operation 1118 [1/1] (0.94ns)   --->   "%add_ln8_69 = add i11 %zext_ln8_69, i11 %empty_112" [../src/matmul.cpp:8]   --->   Operation 1118 'add' 'add_ln8_69' <Predicate = (!icmp_ln47_3)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln8_73 = zext i11 %add_ln8_69" [../src/matmul.cpp:8]   --->   Operation 1119 'zext' 'zext_ln8_73' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_184 : Operation 1120 [1/1] (0.00ns)   --->   "%arr_addr_69 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_73" [../src/matmul.cpp:8]   --->   Operation 1120 'getelementptr' 'arr_addr_69' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_184 : Operation 1121 [2/2] (1.35ns)   --->   "%arr_load_69 = load i11 %arr_addr_69" [../src/matmul.cpp:8]   --->   Operation 1121 'load' 'arr_load_69' <Predicate = (!icmp_ln47_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 185 <SV = 22> <Delay = 6.02>
ST_185 : Operation 1122 [3/4] (4.67ns)   --->   "%mul9_3 = fmul i32 %arr_load_66, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1122 'fmul' 'mul9_3' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1123 [3/4] (4.67ns)   --->   "%mul9_3_0_1 = fmul i32 %arr_load_67, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1123 'fmul' 'mul9_3_0_1' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1124 [1/2] (1.35ns)   --->   "%arr_load_68 = load i11 %arr_addr_68" [../src/matmul.cpp:8]   --->   Operation 1124 'load' 'arr_load_68' <Predicate = (!icmp_ln47_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_185 : Operation 1125 [4/4] (4.67ns)   --->   "%mul9_3_0_2 = fmul i32 %arr_load_68, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1125 'fmul' 'mul9_3_0_2' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1126 [1/2] (1.35ns)   --->   "%arr_load_69 = load i11 %arr_addr_69" [../src/matmul.cpp:8]   --->   Operation 1126 'load' 'arr_load_69' <Predicate = (!icmp_ln47_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_185 : Operation 1127 [4/4] (4.67ns)   --->   "%mul9_3_1 = fmul i32 %arr_load_69, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1127 'fmul' 'mul9_3_1' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1128 [1/1] (0.94ns)   --->   "%add_ln8_70 = add i11 %j_3_cast, i11 %empty_112" [../src/matmul.cpp:8]   --->   Operation 1128 'add' 'add_ln8_70' <Predicate = (!icmp_ln47_3)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln8_74 = zext i11 %add_ln8_70" [../src/matmul.cpp:8]   --->   Operation 1129 'zext' 'zext_ln8_74' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_185 : Operation 1130 [1/1] (0.00ns)   --->   "%arr_addr_70 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_74" [../src/matmul.cpp:8]   --->   Operation 1130 'getelementptr' 'arr_addr_70' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_185 : Operation 1131 [2/2] (1.35ns)   --->   "%arr_load_70 = load i11 %arr_addr_70" [../src/matmul.cpp:8]   --->   Operation 1131 'load' 'arr_load_70' <Predicate = (!icmp_ln47_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_185 : Operation 1132 [1/1] (0.94ns)   --->   "%add_ln8_71 = add i11 %add_ln8_69, i11 2" [../src/matmul.cpp:8]   --->   Operation 1132 'add' 'add_ln8_71' <Predicate = (!icmp_ln47_3)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln8_75 = zext i11 %add_ln8_71" [../src/matmul.cpp:8]   --->   Operation 1133 'zext' 'zext_ln8_75' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_185 : Operation 1134 [1/1] (0.00ns)   --->   "%arr_addr_71 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_75" [../src/matmul.cpp:8]   --->   Operation 1134 'getelementptr' 'arr_addr_71' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_185 : Operation 1135 [2/2] (1.35ns)   --->   "%arr_load_71 = load i11 %arr_addr_71" [../src/matmul.cpp:8]   --->   Operation 1135 'load' 'arr_load_71' <Predicate = (!icmp_ln47_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 186 <SV = 23> <Delay = 6.02>
ST_186 : Operation 1136 [2/4] (4.67ns)   --->   "%mul9_3 = fmul i32 %arr_load_66, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1136 'fmul' 'mul9_3' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1137 [2/4] (4.67ns)   --->   "%mul9_3_0_1 = fmul i32 %arr_load_67, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1137 'fmul' 'mul9_3_0_1' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1138 [3/4] (4.67ns)   --->   "%mul9_3_0_2 = fmul i32 %arr_load_68, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1138 'fmul' 'mul9_3_0_2' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1139 [3/4] (4.67ns)   --->   "%mul9_3_1 = fmul i32 %arr_load_69, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1139 'fmul' 'mul9_3_1' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1140 [1/2] (1.35ns)   --->   "%arr_load_70 = load i11 %arr_addr_70" [../src/matmul.cpp:8]   --->   Operation 1140 'load' 'arr_load_70' <Predicate = (!icmp_ln47_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_186 : Operation 1141 [4/4] (4.67ns)   --->   "%mul9_3_1_1 = fmul i32 %arr_load_70, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1141 'fmul' 'mul9_3_1_1' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1142 [1/2] (1.35ns)   --->   "%arr_load_71 = load i11 %arr_addr_71" [../src/matmul.cpp:8]   --->   Operation 1142 'load' 'arr_load_71' <Predicate = (!icmp_ln47_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_186 : Operation 1143 [4/4] (4.67ns)   --->   "%mul9_3_1_2 = fmul i32 %arr_load_71, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1143 'fmul' 'mul9_3_1_2' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1144 [1/1] (0.94ns)   --->   "%add_ln8_72 = add i11 %zext_ln8_69, i11 %empty_116" [../src/matmul.cpp:8]   --->   Operation 1144 'add' 'add_ln8_72' <Predicate = (!icmp_ln47_3)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln8_76 = zext i11 %add_ln8_72" [../src/matmul.cpp:8]   --->   Operation 1145 'zext' 'zext_ln8_76' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_186 : Operation 1146 [1/1] (0.00ns)   --->   "%arr_addr_72 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_76" [../src/matmul.cpp:8]   --->   Operation 1146 'getelementptr' 'arr_addr_72' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_186 : Operation 1147 [2/2] (1.35ns)   --->   "%arr_load_72 = load i11 %arr_addr_72" [../src/matmul.cpp:8]   --->   Operation 1147 'load' 'arr_load_72' <Predicate = (!icmp_ln47_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_186 : Operation 1148 [1/1] (0.94ns)   --->   "%add_ln8_73 = add i11 %j_3_cast, i11 %empty_116" [../src/matmul.cpp:8]   --->   Operation 1148 'add' 'add_ln8_73' <Predicate = (!icmp_ln47_3)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1149 [1/1] (0.00ns)   --->   "%zext_ln8_77 = zext i11 %add_ln8_73" [../src/matmul.cpp:8]   --->   Operation 1149 'zext' 'zext_ln8_77' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_186 : Operation 1150 [1/1] (0.00ns)   --->   "%arr_addr_73 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_77" [../src/matmul.cpp:8]   --->   Operation 1150 'getelementptr' 'arr_addr_73' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_186 : Operation 1151 [2/2] (1.35ns)   --->   "%arr_load_73 = load i11 %arr_addr_73" [../src/matmul.cpp:8]   --->   Operation 1151 'load' 'arr_load_73' <Predicate = (!icmp_ln47_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 187 <SV = 24> <Delay = 6.02>
ST_187 : Operation 1152 [1/1] (0.88ns)   --->   "%add_ln47_3 = add i6 %j_3, i6 1" [../src/matmul.cpp:47]   --->   Operation 1152 'add' 'add_ln47_3' <Predicate = (!icmp_ln47_3)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1153 [1/4] (4.67ns)   --->   "%mul9_3 = fmul i32 %arr_load_66, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1153 'fmul' 'mul9_3' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1154 [1/4] (4.67ns)   --->   "%mul9_3_0_1 = fmul i32 %arr_load_67, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1154 'fmul' 'mul9_3_0_1' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1155 [2/4] (4.67ns)   --->   "%mul9_3_0_2 = fmul i32 %arr_load_68, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1155 'fmul' 'mul9_3_0_2' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1156 [2/4] (4.67ns)   --->   "%mul9_3_1 = fmul i32 %arr_load_69, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1156 'fmul' 'mul9_3_1' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1157 [3/4] (4.67ns)   --->   "%mul9_3_1_1 = fmul i32 %arr_load_70, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1157 'fmul' 'mul9_3_1_1' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1158 [3/4] (4.67ns)   --->   "%mul9_3_1_2 = fmul i32 %arr_load_71, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1158 'fmul' 'mul9_3_1_2' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1159 [1/2] (1.35ns)   --->   "%arr_load_72 = load i11 %arr_addr_72" [../src/matmul.cpp:8]   --->   Operation 1159 'load' 'arr_load_72' <Predicate = (!icmp_ln47_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_187 : Operation 1160 [4/4] (4.67ns)   --->   "%mul9_3_2 = fmul i32 %arr_load_72, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1160 'fmul' 'mul9_3_2' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1161 [1/2] (1.35ns)   --->   "%arr_load_73 = load i11 %arr_addr_73" [../src/matmul.cpp:8]   --->   Operation 1161 'load' 'arr_load_73' <Predicate = (!icmp_ln47_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_187 : Operation 1162 [4/4] (4.67ns)   --->   "%mul9_3_2_1 = fmul i32 %arr_load_73, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1162 'fmul' 'mul9_3_2_1' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1163 [1/1] (0.94ns)   --->   "%add_ln8_74 = add i11 %add_ln8_72, i11 2" [../src/matmul.cpp:8]   --->   Operation 1163 'add' 'add_ln8_74' <Predicate = (!icmp_ln47_3)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln8_78 = zext i11 %add_ln8_74" [../src/matmul.cpp:8]   --->   Operation 1164 'zext' 'zext_ln8_78' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_187 : Operation 1165 [1/1] (0.00ns)   --->   "%arr_addr_74 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_78" [../src/matmul.cpp:8]   --->   Operation 1165 'getelementptr' 'arr_addr_74' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_187 : Operation 1166 [2/2] (1.35ns)   --->   "%arr_load_74 = load i11 %arr_addr_74" [../src/matmul.cpp:8]   --->   Operation 1166 'load' 'arr_load_74' <Predicate = (!icmp_ln47_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 188 <SV = 25> <Delay = 6.02>
ST_188 : Operation 1167 [5/5] (6.01ns)   --->   "%sum_2_3 = fadd i32 %mul9_3, i32 0" [../src/matmul.cpp:55]   --->   Operation 1167 'fadd' 'sum_2_3' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1168 [1/4] (4.67ns)   --->   "%mul9_3_0_2 = fmul i32 %arr_load_68, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1168 'fmul' 'mul9_3_0_2' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1169 [1/4] (4.67ns)   --->   "%mul9_3_1 = fmul i32 %arr_load_69, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1169 'fmul' 'mul9_3_1' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1170 [2/4] (4.67ns)   --->   "%mul9_3_1_1 = fmul i32 %arr_load_70, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1170 'fmul' 'mul9_3_1_1' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1171 [2/4] (4.67ns)   --->   "%mul9_3_1_2 = fmul i32 %arr_load_71, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1171 'fmul' 'mul9_3_1_2' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1172 [3/4] (4.67ns)   --->   "%mul9_3_2 = fmul i32 %arr_load_72, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1172 'fmul' 'mul9_3_2' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1173 [3/4] (4.67ns)   --->   "%mul9_3_2_1 = fmul i32 %arr_load_73, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1173 'fmul' 'mul9_3_2_1' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1174 [1/2] (1.35ns)   --->   "%arr_load_74 = load i11 %arr_addr_74" [../src/matmul.cpp:8]   --->   Operation 1174 'load' 'arr_load_74' <Predicate = (!icmp_ln47_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_188 : Operation 1175 [4/4] (4.67ns)   --->   "%mul9_3_2_2 = fmul i32 %arr_load_74, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1175 'fmul' 'mul9_3_2_2' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 26> <Delay = 6.01>
ST_189 : Operation 1176 [4/5] (6.01ns)   --->   "%sum_2_3 = fadd i32 %mul9_3, i32 0" [../src/matmul.cpp:55]   --->   Operation 1176 'fadd' 'sum_2_3' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1177 [1/4] (4.67ns)   --->   "%mul9_3_1_1 = fmul i32 %arr_load_70, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1177 'fmul' 'mul9_3_1_1' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1178 [1/4] (4.67ns)   --->   "%mul9_3_1_2 = fmul i32 %arr_load_71, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1178 'fmul' 'mul9_3_1_2' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1179 [2/4] (4.67ns)   --->   "%mul9_3_2 = fmul i32 %arr_load_72, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1179 'fmul' 'mul9_3_2' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1180 [2/4] (4.67ns)   --->   "%mul9_3_2_1 = fmul i32 %arr_load_73, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1180 'fmul' 'mul9_3_2_1' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 1181 [3/4] (4.67ns)   --->   "%mul9_3_2_2 = fmul i32 %arr_load_74, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1181 'fmul' 'mul9_3_2_2' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 27> <Delay = 6.01>
ST_190 : Operation 1182 [3/5] (6.01ns)   --->   "%sum_2_3 = fadd i32 %mul9_3, i32 0" [../src/matmul.cpp:55]   --->   Operation 1182 'fadd' 'sum_2_3' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1183 [1/4] (4.67ns)   --->   "%mul9_3_2 = fmul i32 %arr_load_72, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1183 'fmul' 'mul9_3_2' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1184 [1/4] (4.67ns)   --->   "%mul9_3_2_1 = fmul i32 %arr_load_73, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1184 'fmul' 'mul9_3_2_1' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1185 [2/4] (4.67ns)   --->   "%mul9_3_2_2 = fmul i32 %arr_load_74, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1185 'fmul' 'mul9_3_2_2' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 28> <Delay = 6.01>
ST_191 : Operation 1186 [2/5] (6.01ns)   --->   "%sum_2_3 = fadd i32 %mul9_3, i32 0" [../src/matmul.cpp:55]   --->   Operation 1186 'fadd' 'sum_2_3' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1187 [1/4] (4.67ns)   --->   "%mul9_3_2_2 = fmul i32 %arr_load_74, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1187 'fmul' 'mul9_3_2_2' <Predicate = (!icmp_ln47_3)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 29> <Delay = 6.01>
ST_192 : Operation 1188 [1/5] (6.01ns)   --->   "%sum_2_3 = fadd i32 %mul9_3, i32 0" [../src/matmul.cpp:55]   --->   Operation 1188 'fadd' 'sum_2_3' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 30> <Delay = 6.01>
ST_193 : Operation 1189 [5/5] (6.01ns)   --->   "%sum_2_3_0_1 = fadd i32 %sum_2_3, i32 %mul9_3_0_1" [../src/matmul.cpp:55]   --->   Operation 1189 'fadd' 'sum_2_3_0_1' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 31> <Delay = 6.01>
ST_194 : Operation 1190 [4/5] (6.01ns)   --->   "%sum_2_3_0_1 = fadd i32 %sum_2_3, i32 %mul9_3_0_1" [../src/matmul.cpp:55]   --->   Operation 1190 'fadd' 'sum_2_3_0_1' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 32> <Delay = 6.01>
ST_195 : Operation 1191 [3/5] (6.01ns)   --->   "%sum_2_3_0_1 = fadd i32 %sum_2_3, i32 %mul9_3_0_1" [../src/matmul.cpp:55]   --->   Operation 1191 'fadd' 'sum_2_3_0_1' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 33> <Delay = 6.01>
ST_196 : Operation 1192 [2/5] (6.01ns)   --->   "%sum_2_3_0_1 = fadd i32 %sum_2_3, i32 %mul9_3_0_1" [../src/matmul.cpp:55]   --->   Operation 1192 'fadd' 'sum_2_3_0_1' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 34> <Delay = 6.01>
ST_197 : Operation 1193 [1/5] (6.01ns)   --->   "%sum_2_3_0_1 = fadd i32 %sum_2_3, i32 %mul9_3_0_1" [../src/matmul.cpp:55]   --->   Operation 1193 'fadd' 'sum_2_3_0_1' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 35> <Delay = 0.00>

State 199 <SV = 36> <Delay = 6.01>
ST_199 : Operation 1194 [5/5] (6.01ns)   --->   "%sum_2_3_0_2 = fadd i32 %sum_2_3_0_1, i32 %mul9_3_0_2" [../src/matmul.cpp:55]   --->   Operation 1194 'fadd' 'sum_2_3_0_2' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 37> <Delay = 6.01>
ST_200 : Operation 1195 [4/5] (6.01ns)   --->   "%sum_2_3_0_2 = fadd i32 %sum_2_3_0_1, i32 %mul9_3_0_2" [../src/matmul.cpp:55]   --->   Operation 1195 'fadd' 'sum_2_3_0_2' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 38> <Delay = 6.01>
ST_201 : Operation 1196 [3/5] (6.01ns)   --->   "%sum_2_3_0_2 = fadd i32 %sum_2_3_0_1, i32 %mul9_3_0_2" [../src/matmul.cpp:55]   --->   Operation 1196 'fadd' 'sum_2_3_0_2' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 39> <Delay = 6.01>
ST_202 : Operation 1197 [2/5] (6.01ns)   --->   "%sum_2_3_0_2 = fadd i32 %sum_2_3_0_1, i32 %mul9_3_0_2" [../src/matmul.cpp:55]   --->   Operation 1197 'fadd' 'sum_2_3_0_2' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 40> <Delay = 6.01>
ST_203 : Operation 1198 [1/5] (6.01ns)   --->   "%sum_2_3_0_2 = fadd i32 %sum_2_3_0_1, i32 %mul9_3_0_2" [../src/matmul.cpp:55]   --->   Operation 1198 'fadd' 'sum_2_3_0_2' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 41> <Delay = 6.01>
ST_204 : Operation 1199 [5/5] (6.01ns)   --->   "%sum_2_3_1 = fadd i32 %sum_2_3_0_2, i32 %mul9_3_1" [../src/matmul.cpp:55]   --->   Operation 1199 'fadd' 'sum_2_3_1' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 42> <Delay = 6.01>
ST_205 : Operation 1200 [4/5] (6.01ns)   --->   "%sum_2_3_1 = fadd i32 %sum_2_3_0_2, i32 %mul9_3_1" [../src/matmul.cpp:55]   --->   Operation 1200 'fadd' 'sum_2_3_1' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 43> <Delay = 6.01>
ST_206 : Operation 1201 [3/5] (6.01ns)   --->   "%sum_2_3_1 = fadd i32 %sum_2_3_0_2, i32 %mul9_3_1" [../src/matmul.cpp:55]   --->   Operation 1201 'fadd' 'sum_2_3_1' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 44> <Delay = 6.01>
ST_207 : Operation 1202 [2/5] (6.01ns)   --->   "%sum_2_3_1 = fadd i32 %sum_2_3_0_2, i32 %mul9_3_1" [../src/matmul.cpp:55]   --->   Operation 1202 'fadd' 'sum_2_3_1' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 45> <Delay = 6.01>
ST_208 : Operation 1203 [1/5] (6.01ns)   --->   "%sum_2_3_1 = fadd i32 %sum_2_3_0_2, i32 %mul9_3_1" [../src/matmul.cpp:55]   --->   Operation 1203 'fadd' 'sum_2_3_1' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 46> <Delay = 0.00>

State 210 <SV = 47> <Delay = 6.01>
ST_210 : Operation 1204 [5/5] (6.01ns)   --->   "%sum_2_3_1_1 = fadd i32 %sum_2_3_1, i32 %mul9_3_1_1" [../src/matmul.cpp:55]   --->   Operation 1204 'fadd' 'sum_2_3_1_1' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 48> <Delay = 6.01>
ST_211 : Operation 1205 [4/5] (6.01ns)   --->   "%sum_2_3_1_1 = fadd i32 %sum_2_3_1, i32 %mul9_3_1_1" [../src/matmul.cpp:55]   --->   Operation 1205 'fadd' 'sum_2_3_1_1' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 49> <Delay = 6.01>
ST_212 : Operation 1206 [3/5] (6.01ns)   --->   "%sum_2_3_1_1 = fadd i32 %sum_2_3_1, i32 %mul9_3_1_1" [../src/matmul.cpp:55]   --->   Operation 1206 'fadd' 'sum_2_3_1_1' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 50> <Delay = 6.01>
ST_213 : Operation 1207 [2/5] (6.01ns)   --->   "%sum_2_3_1_1 = fadd i32 %sum_2_3_1, i32 %mul9_3_1_1" [../src/matmul.cpp:55]   --->   Operation 1207 'fadd' 'sum_2_3_1_1' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 51> <Delay = 6.01>
ST_214 : Operation 1208 [1/5] (6.01ns)   --->   "%sum_2_3_1_1 = fadd i32 %sum_2_3_1, i32 %mul9_3_1_1" [../src/matmul.cpp:55]   --->   Operation 1208 'fadd' 'sum_2_3_1_1' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 52> <Delay = 6.01>
ST_215 : Operation 1209 [5/5] (6.01ns)   --->   "%sum_2_3_1_2 = fadd i32 %sum_2_3_1_1, i32 %mul9_3_1_2" [../src/matmul.cpp:55]   --->   Operation 1209 'fadd' 'sum_2_3_1_2' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 53> <Delay = 6.01>
ST_216 : Operation 1210 [4/5] (6.01ns)   --->   "%sum_2_3_1_2 = fadd i32 %sum_2_3_1_1, i32 %mul9_3_1_2" [../src/matmul.cpp:55]   --->   Operation 1210 'fadd' 'sum_2_3_1_2' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 54> <Delay = 6.01>
ST_217 : Operation 1211 [3/5] (6.01ns)   --->   "%sum_2_3_1_2 = fadd i32 %sum_2_3_1_1, i32 %mul9_3_1_2" [../src/matmul.cpp:55]   --->   Operation 1211 'fadd' 'sum_2_3_1_2' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 55> <Delay = 6.01>
ST_218 : Operation 1212 [2/5] (6.01ns)   --->   "%sum_2_3_1_2 = fadd i32 %sum_2_3_1_1, i32 %mul9_3_1_2" [../src/matmul.cpp:55]   --->   Operation 1212 'fadd' 'sum_2_3_1_2' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 56> <Delay = 6.01>
ST_219 : Operation 1213 [1/5] (6.01ns)   --->   "%sum_2_3_1_2 = fadd i32 %sum_2_3_1_1, i32 %mul9_3_1_2" [../src/matmul.cpp:55]   --->   Operation 1213 'fadd' 'sum_2_3_1_2' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 57> <Delay = 0.00>

State 221 <SV = 58> <Delay = 6.01>
ST_221 : Operation 1214 [5/5] (6.01ns)   --->   "%sum_2_3_2 = fadd i32 %sum_2_3_1_2, i32 %mul9_3_2" [../src/matmul.cpp:55]   --->   Operation 1214 'fadd' 'sum_2_3_2' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 59> <Delay = 6.01>
ST_222 : Operation 1215 [4/5] (6.01ns)   --->   "%sum_2_3_2 = fadd i32 %sum_2_3_1_2, i32 %mul9_3_2" [../src/matmul.cpp:55]   --->   Operation 1215 'fadd' 'sum_2_3_2' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 60> <Delay = 6.01>
ST_223 : Operation 1216 [3/5] (6.01ns)   --->   "%sum_2_3_2 = fadd i32 %sum_2_3_1_2, i32 %mul9_3_2" [../src/matmul.cpp:55]   --->   Operation 1216 'fadd' 'sum_2_3_2' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 61> <Delay = 6.01>
ST_224 : Operation 1217 [2/5] (6.01ns)   --->   "%sum_2_3_2 = fadd i32 %sum_2_3_1_2, i32 %mul9_3_2" [../src/matmul.cpp:55]   --->   Operation 1217 'fadd' 'sum_2_3_2' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 62> <Delay = 6.01>
ST_225 : Operation 1218 [1/5] (6.01ns)   --->   "%sum_2_3_2 = fadd i32 %sum_2_3_1_2, i32 %mul9_3_2" [../src/matmul.cpp:55]   --->   Operation 1218 'fadd' 'sum_2_3_2' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 63> <Delay = 6.01>
ST_226 : Operation 1219 [5/5] (6.01ns)   --->   "%sum_2_3_2_1 = fadd i32 %sum_2_3_2, i32 %mul9_3_2_1" [../src/matmul.cpp:55]   --->   Operation 1219 'fadd' 'sum_2_3_2_1' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 64> <Delay = 6.01>
ST_227 : Operation 1220 [4/5] (6.01ns)   --->   "%sum_2_3_2_1 = fadd i32 %sum_2_3_2, i32 %mul9_3_2_1" [../src/matmul.cpp:55]   --->   Operation 1220 'fadd' 'sum_2_3_2_1' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 65> <Delay = 6.01>
ST_228 : Operation 1221 [3/5] (6.01ns)   --->   "%sum_2_3_2_1 = fadd i32 %sum_2_3_2, i32 %mul9_3_2_1" [../src/matmul.cpp:55]   --->   Operation 1221 'fadd' 'sum_2_3_2_1' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 66> <Delay = 6.01>
ST_229 : Operation 1222 [2/5] (6.01ns)   --->   "%sum_2_3_2_1 = fadd i32 %sum_2_3_2, i32 %mul9_3_2_1" [../src/matmul.cpp:55]   --->   Operation 1222 'fadd' 'sum_2_3_2_1' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 67> <Delay = 6.01>
ST_230 : Operation 1223 [1/5] (6.01ns)   --->   "%sum_2_3_2_1 = fadd i32 %sum_2_3_2, i32 %mul9_3_2_1" [../src/matmul.cpp:55]   --->   Operation 1223 'fadd' 'sum_2_3_2_1' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 68> <Delay = 0.00>

State 232 <SV = 69> <Delay = 6.01>
ST_232 : Operation 1224 [5/5] (6.01ns)   --->   "%sum_2_3_2_2 = fadd i32 %sum_2_3_2_1, i32 %mul9_3_2_2" [../src/matmul.cpp:55]   --->   Operation 1224 'fadd' 'sum_2_3_2_2' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 70> <Delay = 6.01>
ST_233 : Operation 1225 [4/5] (6.01ns)   --->   "%sum_2_3_2_2 = fadd i32 %sum_2_3_2_1, i32 %mul9_3_2_2" [../src/matmul.cpp:55]   --->   Operation 1225 'fadd' 'sum_2_3_2_2' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 71> <Delay = 6.01>
ST_234 : Operation 1226 [3/5] (6.01ns)   --->   "%sum_2_3_2_2 = fadd i32 %sum_2_3_2_1, i32 %mul9_3_2_2" [../src/matmul.cpp:55]   --->   Operation 1226 'fadd' 'sum_2_3_2_2' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 72> <Delay = 6.01>
ST_235 : Operation 1227 [2/5] (6.01ns)   --->   "%sum_2_3_2_2 = fadd i32 %sum_2_3_2_1, i32 %mul9_3_2_2" [../src/matmul.cpp:55]   --->   Operation 1227 'fadd' 'sum_2_3_2_2' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 73> <Delay = 6.01>
ST_236 : Operation 1228 [1/5] (6.01ns)   --->   "%sum_2_3_2_2 = fadd i32 %sum_2_3_2_1, i32 %mul9_3_2_2" [../src/matmul.cpp:55]   --->   Operation 1228 'fadd' 'sum_2_3_2_2' <Predicate = (!icmp_ln47_3)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 74> <Delay = 1.35>
ST_237 : Operation 1229 [1/1] (0.00ns)   --->   "%t_3_3_cast = zext i33 %t_3_3" [../src/matmul.cpp:58]   --->   Operation 1229 'zext' 't_3_3_cast' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_237 : Operation 1230 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/matmul.cpp:42]   --->   Operation 1230 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_237 : Operation 1231 [1/1] (1.20ns)   --->   "%add_ln58_3 = add i33 %t_3_3, i33 1" [../src/matmul.cpp:58]   --->   Operation 1231 'add' 'add_ln58_3' <Predicate = (!icmp_ln47_3)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 1232 [1/1] (0.00ns)   --->   "%out_addr_12 = getelementptr i32 %out_r, i64 0, i64 %t_3_3_cast" [../src/matmul.cpp:58]   --->   Operation 1232 'getelementptr' 'out_addr_12' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>
ST_237 : Operation 1233 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 %sum_2_3_2_2, i11 %out_addr_12" [../src/matmul.cpp:58]   --->   Operation 1233 'store' 'store_ln58' <Predicate = (!icmp_ln47_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_237 : Operation 1234 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1234 'br' 'br_ln0' <Predicate = (!icmp_ln47_3)> <Delay = 0.00>

State 238 <SV = 21> <Delay = 2.95>
ST_238 : Operation 1235 [1/1] (1.20ns)   --->   "%add_ln44_8 = add i32 %zext_ln44_2, i32 %add_ln44_6" [../src/matmul.cpp:44]   --->   Operation 1235 'add' 'add_ln44_8' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 1236 [1/1] (1.47ns)   --->   "%add_ln44_9 = add i64 %i_0, i64 4" [../src/matmul.cpp:44]   --->   Operation 1236 'add' 'add_ln44_9' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 1237 [1/1] (1.48ns)   --->   "%icmp_ln44_4 = icmp_slt  i64 %add_ln44_9, i64 %zext_ln44_1" [../src/matmul.cpp:44]   --->   Operation 1237 'icmp' 'icmp_ln44_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 1238 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44_4, void %._crit_edge13.loopexit, void %.lr.ph.4" [../src/matmul.cpp:44]   --->   Operation 1238 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 1239 [1/1] (0.94ns)   --->   "%empty_119 = add i11 %trunc_ln44, i11 5" [../src/matmul.cpp:44]   --->   Operation 1239 'add' 'empty_119' <Predicate = (icmp_ln44_4)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 1240 [4/4] (0.69ns) (root node of the DSP)   --->   "%empty_120 = mul i11 %empty_119, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1240 'mul' 'empty_120' <Predicate = (icmp_ln44_4)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 239 <SV = 22> <Delay = 0.69>
ST_239 : Operation 1241 [3/4] (0.69ns) (root node of the DSP)   --->   "%empty_120 = mul i11 %empty_119, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1241 'mul' 'empty_120' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 240 <SV = 23> <Delay = 0.69>
ST_240 : Operation 1242 [2/4] (0.69ns) (root node of the DSP)   --->   "%empty_120 = mul i11 %empty_119, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1242 'mul' 'empty_120' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 241 <SV = 24> <Delay = 0.48>
ST_241 : Operation 1243 [1/1] (0.00ns)   --->   "%add_ln44_11_cast = sext i32 %add_ln44_8" [../src/matmul.cpp:44]   --->   Operation 1243 'sext' 'add_ln44_11_cast' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 1244 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_120 = mul i11 %empty_119, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1244 'mul' 'empty_120' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_241 : Operation 1245 [1/1] (0.48ns)   --->   "%br_ln47 = br void" [../src/matmul.cpp:47]   --->   Operation 1245 'br' 'br_ln47' <Predicate = true> <Delay = 0.48>

State 242 <SV = 25> <Delay = 3.18>
ST_242 : Operation 1246 [1/1] (0.00ns)   --->   "%t_3_4 = phi i33 %add_ln58_4, void %.split4.4, i33 %add_ln44_11_cast, void %.lr.ph.4" [../src/matmul.cpp:58]   --->   Operation 1246 'phi' 't_3_4' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1247 [1/1] (0.00ns)   --->   "%j_4 = phi i6 %add_ln47_4, void %.split4.4, i6 1, void %.lr.ph.4" [../src/matmul.cpp:47]   --->   Operation 1247 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1248 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1248 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1249 [1/1] (0.87ns)   --->   "%icmp_ln47_4 = icmp_eq  i6 %j_4, i6 %sub1" [../src/matmul.cpp:47]   --->   Operation 1249 'icmp' 'icmp_ln47_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1250 [1/1] (0.00ns)   --->   "%empty_118 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 52, i64 0"   --->   Operation 1250 'speclooptripcount' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1251 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47_4, void %.split4.4, void %._crit_edge.loopexit.4" [../src/matmul.cpp:47]   --->   Operation 1251 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1252 [1/1] (0.00ns)   --->   "%j_4_cast = zext i6 %j_4" [../src/matmul.cpp:47]   --->   Operation 1252 'zext' 'j_4_cast' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_242 : Operation 1253 [1/1] (0.88ns)   --->   "%empty_121 = add i6 %j_4, i6 63" [../src/matmul.cpp:47]   --->   Operation 1253 'add' 'empty_121' <Predicate = (!icmp_ln47_4)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln8_79 = zext i6 %empty_121" [../src/matmul.cpp:8]   --->   Operation 1254 'zext' 'zext_ln8_79' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_242 : Operation 1255 [1/1] (0.94ns)   --->   "%add_ln8_75 = add i11 %zext_ln8_79, i11 %empty_112" [../src/matmul.cpp:8]   --->   Operation 1255 'add' 'add_ln8_75' <Predicate = (!icmp_ln47_4)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln8_80 = zext i11 %add_ln8_75" [../src/matmul.cpp:8]   --->   Operation 1256 'zext' 'zext_ln8_80' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_242 : Operation 1257 [1/1] (0.00ns)   --->   "%arr_addr_75 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_80" [../src/matmul.cpp:8]   --->   Operation 1257 'getelementptr' 'arr_addr_75' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_242 : Operation 1258 [2/2] (1.35ns)   --->   "%arr_load_75 = load i11 %arr_addr_75" [../src/matmul.cpp:8]   --->   Operation 1258 'load' 'arr_load_75' <Predicate = (!icmp_ln47_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_242 : Operation 1259 [1/1] (0.94ns)   --->   "%add_ln8_76 = add i11 %j_4_cast, i11 %empty_112" [../src/matmul.cpp:8]   --->   Operation 1259 'add' 'add_ln8_76' <Predicate = (!icmp_ln47_4)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1260 [1/1] (0.00ns)   --->   "%zext_ln8_81 = zext i11 %add_ln8_76" [../src/matmul.cpp:8]   --->   Operation 1260 'zext' 'zext_ln8_81' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_242 : Operation 1261 [1/1] (0.00ns)   --->   "%arr_addr_76 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_81" [../src/matmul.cpp:8]   --->   Operation 1261 'getelementptr' 'arr_addr_76' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_242 : Operation 1262 [2/2] (1.35ns)   --->   "%arr_load_76 = load i11 %arr_addr_76" [../src/matmul.cpp:8]   --->   Operation 1262 'load' 'arr_load_76' <Predicate = (!icmp_ln47_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 243 <SV = 26> <Delay = 6.02>
ST_243 : Operation 1263 [1/2] (1.35ns)   --->   "%arr_load_75 = load i11 %arr_addr_75" [../src/matmul.cpp:8]   --->   Operation 1263 'load' 'arr_load_75' <Predicate = (!icmp_ln47_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_243 : Operation 1264 [4/4] (4.67ns)   --->   "%mul9_4 = fmul i32 %arr_load_75, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1264 'fmul' 'mul9_4' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1265 [1/2] (1.35ns)   --->   "%arr_load_76 = load i11 %arr_addr_76" [../src/matmul.cpp:8]   --->   Operation 1265 'load' 'arr_load_76' <Predicate = (!icmp_ln47_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_243 : Operation 1266 [4/4] (4.67ns)   --->   "%mul9_4_0_1 = fmul i32 %arr_load_76, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1266 'fmul' 'mul9_4_0_1' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1267 [1/1] (0.94ns)   --->   "%add_ln8_77 = add i11 %add_ln8_75, i11 2" [../src/matmul.cpp:8]   --->   Operation 1267 'add' 'add_ln8_77' <Predicate = (!icmp_ln47_4)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1268 [1/1] (0.00ns)   --->   "%zext_ln8_82 = zext i11 %add_ln8_77" [../src/matmul.cpp:8]   --->   Operation 1268 'zext' 'zext_ln8_82' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_243 : Operation 1269 [1/1] (0.00ns)   --->   "%arr_addr_77 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_82" [../src/matmul.cpp:8]   --->   Operation 1269 'getelementptr' 'arr_addr_77' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_243 : Operation 1270 [2/2] (1.35ns)   --->   "%arr_load_77 = load i11 %arr_addr_77" [../src/matmul.cpp:8]   --->   Operation 1270 'load' 'arr_load_77' <Predicate = (!icmp_ln47_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_243 : Operation 1271 [1/1] (0.94ns)   --->   "%add_ln8_78 = add i11 %zext_ln8_79, i11 %empty_116" [../src/matmul.cpp:8]   --->   Operation 1271 'add' 'add_ln8_78' <Predicate = (!icmp_ln47_4)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1272 [1/1] (0.00ns)   --->   "%zext_ln8_83 = zext i11 %add_ln8_78" [../src/matmul.cpp:8]   --->   Operation 1272 'zext' 'zext_ln8_83' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_243 : Operation 1273 [1/1] (0.00ns)   --->   "%arr_addr_78 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_83" [../src/matmul.cpp:8]   --->   Operation 1273 'getelementptr' 'arr_addr_78' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_243 : Operation 1274 [2/2] (1.35ns)   --->   "%arr_load_78 = load i11 %arr_addr_78" [../src/matmul.cpp:8]   --->   Operation 1274 'load' 'arr_load_78' <Predicate = (!icmp_ln47_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_243 : Operation 1275 [1/1] (0.94ns)   --->   "%add_ln8_81 = add i11 %zext_ln8_79, i11 %empty_120" [../src/matmul.cpp:8]   --->   Operation 1275 'add' 'add_ln8_81' <Predicate = (!icmp_ln47_4)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 27> <Delay = 6.02>
ST_244 : Operation 1276 [3/4] (4.67ns)   --->   "%mul9_4 = fmul i32 %arr_load_75, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1276 'fmul' 'mul9_4' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1277 [3/4] (4.67ns)   --->   "%mul9_4_0_1 = fmul i32 %arr_load_76, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1277 'fmul' 'mul9_4_0_1' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1278 [1/2] (1.35ns)   --->   "%arr_load_77 = load i11 %arr_addr_77" [../src/matmul.cpp:8]   --->   Operation 1278 'load' 'arr_load_77' <Predicate = (!icmp_ln47_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_244 : Operation 1279 [4/4] (4.67ns)   --->   "%mul9_4_0_2 = fmul i32 %arr_load_77, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1279 'fmul' 'mul9_4_0_2' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1280 [1/2] (1.35ns)   --->   "%arr_load_78 = load i11 %arr_addr_78" [../src/matmul.cpp:8]   --->   Operation 1280 'load' 'arr_load_78' <Predicate = (!icmp_ln47_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_244 : Operation 1281 [4/4] (4.67ns)   --->   "%mul9_4_1 = fmul i32 %arr_load_78, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1281 'fmul' 'mul9_4_1' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1282 [1/1] (0.94ns)   --->   "%add_ln8_79 = add i11 %j_4_cast, i11 %empty_116" [../src/matmul.cpp:8]   --->   Operation 1282 'add' 'add_ln8_79' <Predicate = (!icmp_ln47_4)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1283 [1/1] (0.00ns)   --->   "%zext_ln8_84 = zext i11 %add_ln8_79" [../src/matmul.cpp:8]   --->   Operation 1283 'zext' 'zext_ln8_84' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_244 : Operation 1284 [1/1] (0.00ns)   --->   "%arr_addr_79 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_84" [../src/matmul.cpp:8]   --->   Operation 1284 'getelementptr' 'arr_addr_79' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_244 : Operation 1285 [2/2] (1.35ns)   --->   "%arr_load_79 = load i11 %arr_addr_79" [../src/matmul.cpp:8]   --->   Operation 1285 'load' 'arr_load_79' <Predicate = (!icmp_ln47_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_244 : Operation 1286 [1/1] (0.94ns)   --->   "%add_ln8_80 = add i11 %add_ln8_78, i11 2" [../src/matmul.cpp:8]   --->   Operation 1286 'add' 'add_ln8_80' <Predicate = (!icmp_ln47_4)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1287 [1/1] (0.00ns)   --->   "%zext_ln8_85 = zext i11 %add_ln8_80" [../src/matmul.cpp:8]   --->   Operation 1287 'zext' 'zext_ln8_85' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_244 : Operation 1288 [1/1] (0.00ns)   --->   "%arr_addr_80 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_85" [../src/matmul.cpp:8]   --->   Operation 1288 'getelementptr' 'arr_addr_80' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_244 : Operation 1289 [2/2] (1.35ns)   --->   "%arr_load_80 = load i11 %arr_addr_80" [../src/matmul.cpp:8]   --->   Operation 1289 'load' 'arr_load_80' <Predicate = (!icmp_ln47_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_244 : Operation 1290 [1/1] (0.94ns)   --->   "%add_ln8_82 = add i11 %j_4_cast, i11 %empty_120" [../src/matmul.cpp:8]   --->   Operation 1290 'add' 'add_ln8_82' <Predicate = (!icmp_ln47_4)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 28> <Delay = 6.02>
ST_245 : Operation 1291 [2/4] (4.67ns)   --->   "%mul9_4 = fmul i32 %arr_load_75, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1291 'fmul' 'mul9_4' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1292 [2/4] (4.67ns)   --->   "%mul9_4_0_1 = fmul i32 %arr_load_76, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1292 'fmul' 'mul9_4_0_1' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1293 [3/4] (4.67ns)   --->   "%mul9_4_0_2 = fmul i32 %arr_load_77, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1293 'fmul' 'mul9_4_0_2' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1294 [3/4] (4.67ns)   --->   "%mul9_4_1 = fmul i32 %arr_load_78, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1294 'fmul' 'mul9_4_1' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1295 [1/2] (1.35ns)   --->   "%arr_load_79 = load i11 %arr_addr_79" [../src/matmul.cpp:8]   --->   Operation 1295 'load' 'arr_load_79' <Predicate = (!icmp_ln47_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_245 : Operation 1296 [4/4] (4.67ns)   --->   "%mul9_4_1_1 = fmul i32 %arr_load_79, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1296 'fmul' 'mul9_4_1_1' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1297 [1/2] (1.35ns)   --->   "%arr_load_80 = load i11 %arr_addr_80" [../src/matmul.cpp:8]   --->   Operation 1297 'load' 'arr_load_80' <Predicate = (!icmp_ln47_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_245 : Operation 1298 [4/4] (4.67ns)   --->   "%mul9_4_1_2 = fmul i32 %arr_load_80, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1298 'fmul' 'mul9_4_1_2' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln8_86 = zext i11 %add_ln8_81" [../src/matmul.cpp:8]   --->   Operation 1299 'zext' 'zext_ln8_86' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_245 : Operation 1300 [1/1] (0.00ns)   --->   "%arr_addr_81 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_86" [../src/matmul.cpp:8]   --->   Operation 1300 'getelementptr' 'arr_addr_81' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_245 : Operation 1301 [2/2] (1.35ns)   --->   "%arr_load_81 = load i11 %arr_addr_81" [../src/matmul.cpp:8]   --->   Operation 1301 'load' 'arr_load_81' <Predicate = (!icmp_ln47_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_245 : Operation 1302 [1/1] (0.00ns)   --->   "%zext_ln8_87 = zext i11 %add_ln8_82" [../src/matmul.cpp:8]   --->   Operation 1302 'zext' 'zext_ln8_87' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_245 : Operation 1303 [1/1] (0.00ns)   --->   "%arr_addr_82 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_87" [../src/matmul.cpp:8]   --->   Operation 1303 'getelementptr' 'arr_addr_82' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_245 : Operation 1304 [2/2] (1.35ns)   --->   "%arr_load_82 = load i11 %arr_addr_82" [../src/matmul.cpp:8]   --->   Operation 1304 'load' 'arr_load_82' <Predicate = (!icmp_ln47_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 246 <SV = 29> <Delay = 6.02>
ST_246 : Operation 1305 [1/1] (0.88ns)   --->   "%add_ln47_4 = add i6 %j_4, i6 1" [../src/matmul.cpp:47]   --->   Operation 1305 'add' 'add_ln47_4' <Predicate = (!icmp_ln47_4)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1306 [1/4] (4.67ns)   --->   "%mul9_4 = fmul i32 %arr_load_75, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1306 'fmul' 'mul9_4' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1307 [1/4] (4.67ns)   --->   "%mul9_4_0_1 = fmul i32 %arr_load_76, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1307 'fmul' 'mul9_4_0_1' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1308 [2/4] (4.67ns)   --->   "%mul9_4_0_2 = fmul i32 %arr_load_77, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1308 'fmul' 'mul9_4_0_2' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1309 [2/4] (4.67ns)   --->   "%mul9_4_1 = fmul i32 %arr_load_78, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1309 'fmul' 'mul9_4_1' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1310 [3/4] (4.67ns)   --->   "%mul9_4_1_1 = fmul i32 %arr_load_79, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1310 'fmul' 'mul9_4_1_1' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1311 [3/4] (4.67ns)   --->   "%mul9_4_1_2 = fmul i32 %arr_load_80, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1311 'fmul' 'mul9_4_1_2' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1312 [1/2] (1.35ns)   --->   "%arr_load_81 = load i11 %arr_addr_81" [../src/matmul.cpp:8]   --->   Operation 1312 'load' 'arr_load_81' <Predicate = (!icmp_ln47_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_246 : Operation 1313 [4/4] (4.67ns)   --->   "%mul9_4_2 = fmul i32 %arr_load_81, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1313 'fmul' 'mul9_4_2' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1314 [1/2] (1.35ns)   --->   "%arr_load_82 = load i11 %arr_addr_82" [../src/matmul.cpp:8]   --->   Operation 1314 'load' 'arr_load_82' <Predicate = (!icmp_ln47_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_246 : Operation 1315 [4/4] (4.67ns)   --->   "%mul9_4_2_1 = fmul i32 %arr_load_82, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1315 'fmul' 'mul9_4_2_1' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1316 [1/1] (0.94ns)   --->   "%add_ln8_83 = add i11 %add_ln8_81, i11 2" [../src/matmul.cpp:8]   --->   Operation 1316 'add' 'add_ln8_83' <Predicate = (!icmp_ln47_4)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1317 [1/1] (0.00ns)   --->   "%zext_ln8_88 = zext i11 %add_ln8_83" [../src/matmul.cpp:8]   --->   Operation 1317 'zext' 'zext_ln8_88' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_246 : Operation 1318 [1/1] (0.00ns)   --->   "%arr_addr_83 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_88" [../src/matmul.cpp:8]   --->   Operation 1318 'getelementptr' 'arr_addr_83' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_246 : Operation 1319 [2/2] (1.35ns)   --->   "%arr_load_83 = load i11 %arr_addr_83" [../src/matmul.cpp:8]   --->   Operation 1319 'load' 'arr_load_83' <Predicate = (!icmp_ln47_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 247 <SV = 30> <Delay = 6.02>
ST_247 : Operation 1320 [5/5] (6.01ns)   --->   "%sum_2_4 = fadd i32 %mul9_4, i32 0" [../src/matmul.cpp:55]   --->   Operation 1320 'fadd' 'sum_2_4' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1321 [1/4] (4.67ns)   --->   "%mul9_4_0_2 = fmul i32 %arr_load_77, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1321 'fmul' 'mul9_4_0_2' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1322 [1/4] (4.67ns)   --->   "%mul9_4_1 = fmul i32 %arr_load_78, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1322 'fmul' 'mul9_4_1' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1323 [2/4] (4.67ns)   --->   "%mul9_4_1_1 = fmul i32 %arr_load_79, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1323 'fmul' 'mul9_4_1_1' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1324 [2/4] (4.67ns)   --->   "%mul9_4_1_2 = fmul i32 %arr_load_80, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1324 'fmul' 'mul9_4_1_2' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1325 [3/4] (4.67ns)   --->   "%mul9_4_2 = fmul i32 %arr_load_81, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1325 'fmul' 'mul9_4_2' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1326 [3/4] (4.67ns)   --->   "%mul9_4_2_1 = fmul i32 %arr_load_82, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1326 'fmul' 'mul9_4_2_1' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1327 [1/2] (1.35ns)   --->   "%arr_load_83 = load i11 %arr_addr_83" [../src/matmul.cpp:8]   --->   Operation 1327 'load' 'arr_load_83' <Predicate = (!icmp_ln47_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_247 : Operation 1328 [4/4] (4.67ns)   --->   "%mul9_4_2_2 = fmul i32 %arr_load_83, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1328 'fmul' 'mul9_4_2_2' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 31> <Delay = 6.01>
ST_248 : Operation 1329 [4/5] (6.01ns)   --->   "%sum_2_4 = fadd i32 %mul9_4, i32 0" [../src/matmul.cpp:55]   --->   Operation 1329 'fadd' 'sum_2_4' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1330 [1/4] (4.67ns)   --->   "%mul9_4_1_1 = fmul i32 %arr_load_79, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1330 'fmul' 'mul9_4_1_1' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1331 [1/4] (4.67ns)   --->   "%mul9_4_1_2 = fmul i32 %arr_load_80, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1331 'fmul' 'mul9_4_1_2' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1332 [2/4] (4.67ns)   --->   "%mul9_4_2 = fmul i32 %arr_load_81, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1332 'fmul' 'mul9_4_2' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1333 [2/4] (4.67ns)   --->   "%mul9_4_2_1 = fmul i32 %arr_load_82, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1333 'fmul' 'mul9_4_2_1' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1334 [3/4] (4.67ns)   --->   "%mul9_4_2_2 = fmul i32 %arr_load_83, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1334 'fmul' 'mul9_4_2_2' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 32> <Delay = 6.01>
ST_249 : Operation 1335 [3/5] (6.01ns)   --->   "%sum_2_4 = fadd i32 %mul9_4, i32 0" [../src/matmul.cpp:55]   --->   Operation 1335 'fadd' 'sum_2_4' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1336 [1/4] (4.67ns)   --->   "%mul9_4_2 = fmul i32 %arr_load_81, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1336 'fmul' 'mul9_4_2' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1337 [1/4] (4.67ns)   --->   "%mul9_4_2_1 = fmul i32 %arr_load_82, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1337 'fmul' 'mul9_4_2_1' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1338 [2/4] (4.67ns)   --->   "%mul9_4_2_2 = fmul i32 %arr_load_83, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1338 'fmul' 'mul9_4_2_2' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 33> <Delay = 6.01>
ST_250 : Operation 1339 [2/5] (6.01ns)   --->   "%sum_2_4 = fadd i32 %mul9_4, i32 0" [../src/matmul.cpp:55]   --->   Operation 1339 'fadd' 'sum_2_4' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 1340 [1/4] (4.67ns)   --->   "%mul9_4_2_2 = fmul i32 %arr_load_83, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1340 'fmul' 'mul9_4_2_2' <Predicate = (!icmp_ln47_4)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 34> <Delay = 6.01>
ST_251 : Operation 1341 [1/5] (6.01ns)   --->   "%sum_2_4 = fadd i32 %mul9_4, i32 0" [../src/matmul.cpp:55]   --->   Operation 1341 'fadd' 'sum_2_4' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 35> <Delay = 6.01>
ST_252 : Operation 1342 [5/5] (6.01ns)   --->   "%sum_2_4_0_1 = fadd i32 %sum_2_4, i32 %mul9_4_0_1" [../src/matmul.cpp:55]   --->   Operation 1342 'fadd' 'sum_2_4_0_1' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 36> <Delay = 6.01>
ST_253 : Operation 1343 [4/5] (6.01ns)   --->   "%sum_2_4_0_1 = fadd i32 %sum_2_4, i32 %mul9_4_0_1" [../src/matmul.cpp:55]   --->   Operation 1343 'fadd' 'sum_2_4_0_1' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 37> <Delay = 6.01>
ST_254 : Operation 1344 [3/5] (6.01ns)   --->   "%sum_2_4_0_1 = fadd i32 %sum_2_4, i32 %mul9_4_0_1" [../src/matmul.cpp:55]   --->   Operation 1344 'fadd' 'sum_2_4_0_1' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 38> <Delay = 6.01>
ST_255 : Operation 1345 [2/5] (6.01ns)   --->   "%sum_2_4_0_1 = fadd i32 %sum_2_4, i32 %mul9_4_0_1" [../src/matmul.cpp:55]   --->   Operation 1345 'fadd' 'sum_2_4_0_1' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 39> <Delay = 6.01>
ST_256 : Operation 1346 [1/5] (6.01ns)   --->   "%sum_2_4_0_1 = fadd i32 %sum_2_4, i32 %mul9_4_0_1" [../src/matmul.cpp:55]   --->   Operation 1346 'fadd' 'sum_2_4_0_1' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 40> <Delay = 0.00>

State 258 <SV = 41> <Delay = 6.01>
ST_258 : Operation 1347 [5/5] (6.01ns)   --->   "%sum_2_4_0_2 = fadd i32 %sum_2_4_0_1, i32 %mul9_4_0_2" [../src/matmul.cpp:55]   --->   Operation 1347 'fadd' 'sum_2_4_0_2' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 42> <Delay = 6.01>
ST_259 : Operation 1348 [4/5] (6.01ns)   --->   "%sum_2_4_0_2 = fadd i32 %sum_2_4_0_1, i32 %mul9_4_0_2" [../src/matmul.cpp:55]   --->   Operation 1348 'fadd' 'sum_2_4_0_2' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 43> <Delay = 6.01>
ST_260 : Operation 1349 [3/5] (6.01ns)   --->   "%sum_2_4_0_2 = fadd i32 %sum_2_4_0_1, i32 %mul9_4_0_2" [../src/matmul.cpp:55]   --->   Operation 1349 'fadd' 'sum_2_4_0_2' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 44> <Delay = 6.01>
ST_261 : Operation 1350 [2/5] (6.01ns)   --->   "%sum_2_4_0_2 = fadd i32 %sum_2_4_0_1, i32 %mul9_4_0_2" [../src/matmul.cpp:55]   --->   Operation 1350 'fadd' 'sum_2_4_0_2' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 45> <Delay = 6.01>
ST_262 : Operation 1351 [1/5] (6.01ns)   --->   "%sum_2_4_0_2 = fadd i32 %sum_2_4_0_1, i32 %mul9_4_0_2" [../src/matmul.cpp:55]   --->   Operation 1351 'fadd' 'sum_2_4_0_2' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 46> <Delay = 6.01>
ST_263 : Operation 1352 [5/5] (6.01ns)   --->   "%sum_2_4_1 = fadd i32 %sum_2_4_0_2, i32 %mul9_4_1" [../src/matmul.cpp:55]   --->   Operation 1352 'fadd' 'sum_2_4_1' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 47> <Delay = 6.01>
ST_264 : Operation 1353 [4/5] (6.01ns)   --->   "%sum_2_4_1 = fadd i32 %sum_2_4_0_2, i32 %mul9_4_1" [../src/matmul.cpp:55]   --->   Operation 1353 'fadd' 'sum_2_4_1' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 48> <Delay = 6.01>
ST_265 : Operation 1354 [3/5] (6.01ns)   --->   "%sum_2_4_1 = fadd i32 %sum_2_4_0_2, i32 %mul9_4_1" [../src/matmul.cpp:55]   --->   Operation 1354 'fadd' 'sum_2_4_1' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 49> <Delay = 6.01>
ST_266 : Operation 1355 [2/5] (6.01ns)   --->   "%sum_2_4_1 = fadd i32 %sum_2_4_0_2, i32 %mul9_4_1" [../src/matmul.cpp:55]   --->   Operation 1355 'fadd' 'sum_2_4_1' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 50> <Delay = 6.01>
ST_267 : Operation 1356 [1/5] (6.01ns)   --->   "%sum_2_4_1 = fadd i32 %sum_2_4_0_2, i32 %mul9_4_1" [../src/matmul.cpp:55]   --->   Operation 1356 'fadd' 'sum_2_4_1' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 51> <Delay = 0.00>

State 269 <SV = 52> <Delay = 6.01>
ST_269 : Operation 1357 [5/5] (6.01ns)   --->   "%sum_2_4_1_1 = fadd i32 %sum_2_4_1, i32 %mul9_4_1_1" [../src/matmul.cpp:55]   --->   Operation 1357 'fadd' 'sum_2_4_1_1' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 53> <Delay = 6.01>
ST_270 : Operation 1358 [4/5] (6.01ns)   --->   "%sum_2_4_1_1 = fadd i32 %sum_2_4_1, i32 %mul9_4_1_1" [../src/matmul.cpp:55]   --->   Operation 1358 'fadd' 'sum_2_4_1_1' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 54> <Delay = 6.01>
ST_271 : Operation 1359 [3/5] (6.01ns)   --->   "%sum_2_4_1_1 = fadd i32 %sum_2_4_1, i32 %mul9_4_1_1" [../src/matmul.cpp:55]   --->   Operation 1359 'fadd' 'sum_2_4_1_1' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 55> <Delay = 6.01>
ST_272 : Operation 1360 [2/5] (6.01ns)   --->   "%sum_2_4_1_1 = fadd i32 %sum_2_4_1, i32 %mul9_4_1_1" [../src/matmul.cpp:55]   --->   Operation 1360 'fadd' 'sum_2_4_1_1' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 56> <Delay = 6.01>
ST_273 : Operation 1361 [1/5] (6.01ns)   --->   "%sum_2_4_1_1 = fadd i32 %sum_2_4_1, i32 %mul9_4_1_1" [../src/matmul.cpp:55]   --->   Operation 1361 'fadd' 'sum_2_4_1_1' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 57> <Delay = 6.01>
ST_274 : Operation 1362 [5/5] (6.01ns)   --->   "%sum_2_4_1_2 = fadd i32 %sum_2_4_1_1, i32 %mul9_4_1_2" [../src/matmul.cpp:55]   --->   Operation 1362 'fadd' 'sum_2_4_1_2' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 58> <Delay = 6.01>
ST_275 : Operation 1363 [4/5] (6.01ns)   --->   "%sum_2_4_1_2 = fadd i32 %sum_2_4_1_1, i32 %mul9_4_1_2" [../src/matmul.cpp:55]   --->   Operation 1363 'fadd' 'sum_2_4_1_2' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 59> <Delay = 6.01>
ST_276 : Operation 1364 [3/5] (6.01ns)   --->   "%sum_2_4_1_2 = fadd i32 %sum_2_4_1_1, i32 %mul9_4_1_2" [../src/matmul.cpp:55]   --->   Operation 1364 'fadd' 'sum_2_4_1_2' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 60> <Delay = 6.01>
ST_277 : Operation 1365 [2/5] (6.01ns)   --->   "%sum_2_4_1_2 = fadd i32 %sum_2_4_1_1, i32 %mul9_4_1_2" [../src/matmul.cpp:55]   --->   Operation 1365 'fadd' 'sum_2_4_1_2' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 61> <Delay = 6.01>
ST_278 : Operation 1366 [1/5] (6.01ns)   --->   "%sum_2_4_1_2 = fadd i32 %sum_2_4_1_1, i32 %mul9_4_1_2" [../src/matmul.cpp:55]   --->   Operation 1366 'fadd' 'sum_2_4_1_2' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 62> <Delay = 0.00>

State 280 <SV = 63> <Delay = 6.01>
ST_280 : Operation 1367 [5/5] (6.01ns)   --->   "%sum_2_4_2 = fadd i32 %sum_2_4_1_2, i32 %mul9_4_2" [../src/matmul.cpp:55]   --->   Operation 1367 'fadd' 'sum_2_4_2' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 64> <Delay = 6.01>
ST_281 : Operation 1368 [4/5] (6.01ns)   --->   "%sum_2_4_2 = fadd i32 %sum_2_4_1_2, i32 %mul9_4_2" [../src/matmul.cpp:55]   --->   Operation 1368 'fadd' 'sum_2_4_2' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 65> <Delay = 6.01>
ST_282 : Operation 1369 [3/5] (6.01ns)   --->   "%sum_2_4_2 = fadd i32 %sum_2_4_1_2, i32 %mul9_4_2" [../src/matmul.cpp:55]   --->   Operation 1369 'fadd' 'sum_2_4_2' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 66> <Delay = 6.01>
ST_283 : Operation 1370 [2/5] (6.01ns)   --->   "%sum_2_4_2 = fadd i32 %sum_2_4_1_2, i32 %mul9_4_2" [../src/matmul.cpp:55]   --->   Operation 1370 'fadd' 'sum_2_4_2' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 67> <Delay = 6.01>
ST_284 : Operation 1371 [1/5] (6.01ns)   --->   "%sum_2_4_2 = fadd i32 %sum_2_4_1_2, i32 %mul9_4_2" [../src/matmul.cpp:55]   --->   Operation 1371 'fadd' 'sum_2_4_2' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 68> <Delay = 6.01>
ST_285 : Operation 1372 [5/5] (6.01ns)   --->   "%sum_2_4_2_1 = fadd i32 %sum_2_4_2, i32 %mul9_4_2_1" [../src/matmul.cpp:55]   --->   Operation 1372 'fadd' 'sum_2_4_2_1' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 69> <Delay = 6.01>
ST_286 : Operation 1373 [4/5] (6.01ns)   --->   "%sum_2_4_2_1 = fadd i32 %sum_2_4_2, i32 %mul9_4_2_1" [../src/matmul.cpp:55]   --->   Operation 1373 'fadd' 'sum_2_4_2_1' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 70> <Delay = 6.01>
ST_287 : Operation 1374 [3/5] (6.01ns)   --->   "%sum_2_4_2_1 = fadd i32 %sum_2_4_2, i32 %mul9_4_2_1" [../src/matmul.cpp:55]   --->   Operation 1374 'fadd' 'sum_2_4_2_1' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 71> <Delay = 6.01>
ST_288 : Operation 1375 [2/5] (6.01ns)   --->   "%sum_2_4_2_1 = fadd i32 %sum_2_4_2, i32 %mul9_4_2_1" [../src/matmul.cpp:55]   --->   Operation 1375 'fadd' 'sum_2_4_2_1' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 72> <Delay = 6.01>
ST_289 : Operation 1376 [1/5] (6.01ns)   --->   "%sum_2_4_2_1 = fadd i32 %sum_2_4_2, i32 %mul9_4_2_1" [../src/matmul.cpp:55]   --->   Operation 1376 'fadd' 'sum_2_4_2_1' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 73> <Delay = 0.00>

State 291 <SV = 74> <Delay = 6.01>
ST_291 : Operation 1377 [5/5] (6.01ns)   --->   "%sum_2_4_2_2 = fadd i32 %sum_2_4_2_1, i32 %mul9_4_2_2" [../src/matmul.cpp:55]   --->   Operation 1377 'fadd' 'sum_2_4_2_2' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 75> <Delay = 6.01>
ST_292 : Operation 1378 [4/5] (6.01ns)   --->   "%sum_2_4_2_2 = fadd i32 %sum_2_4_2_1, i32 %mul9_4_2_2" [../src/matmul.cpp:55]   --->   Operation 1378 'fadd' 'sum_2_4_2_2' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 76> <Delay = 6.01>
ST_293 : Operation 1379 [3/5] (6.01ns)   --->   "%sum_2_4_2_2 = fadd i32 %sum_2_4_2_1, i32 %mul9_4_2_2" [../src/matmul.cpp:55]   --->   Operation 1379 'fadd' 'sum_2_4_2_2' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 77> <Delay = 6.01>
ST_294 : Operation 1380 [2/5] (6.01ns)   --->   "%sum_2_4_2_2 = fadd i32 %sum_2_4_2_1, i32 %mul9_4_2_2" [../src/matmul.cpp:55]   --->   Operation 1380 'fadd' 'sum_2_4_2_2' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 78> <Delay = 6.01>
ST_295 : Operation 1381 [1/5] (6.01ns)   --->   "%sum_2_4_2_2 = fadd i32 %sum_2_4_2_1, i32 %mul9_4_2_2" [../src/matmul.cpp:55]   --->   Operation 1381 'fadd' 'sum_2_4_2_2' <Predicate = (!icmp_ln47_4)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 79> <Delay = 1.35>
ST_296 : Operation 1382 [1/1] (0.00ns)   --->   "%t_3_4_cast = zext i33 %t_3_4" [../src/matmul.cpp:58]   --->   Operation 1382 'zext' 't_3_4_cast' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_296 : Operation 1383 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/matmul.cpp:42]   --->   Operation 1383 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_296 : Operation 1384 [1/1] (1.20ns)   --->   "%add_ln58_4 = add i33 %t_3_4, i33 1" [../src/matmul.cpp:58]   --->   Operation 1384 'add' 'add_ln58_4' <Predicate = (!icmp_ln47_4)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 1385 [1/1] (0.00ns)   --->   "%out_addr_13 = getelementptr i32 %out_r, i64 0, i64 %t_3_4_cast" [../src/matmul.cpp:58]   --->   Operation 1385 'getelementptr' 'out_addr_13' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>
ST_296 : Operation 1386 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 %sum_2_4_2_2, i11 %out_addr_13" [../src/matmul.cpp:58]   --->   Operation 1386 'store' 'store_ln58' <Predicate = (!icmp_ln47_4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_296 : Operation 1387 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1387 'br' 'br_ln0' <Predicate = (!icmp_ln47_4)> <Delay = 0.00>

State 297 <SV = 26> <Delay = 2.95>
ST_297 : Operation 1388 [1/1] (1.20ns)   --->   "%add_ln44_10 = add i32 %zext_ln44_2, i32 %add_ln44_8" [../src/matmul.cpp:44]   --->   Operation 1388 'add' 'add_ln44_10' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 1389 [1/1] (1.47ns)   --->   "%add_ln44_11 = add i64 %i_0, i64 5" [../src/matmul.cpp:44]   --->   Operation 1389 'add' 'add_ln44_11' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 1390 [1/1] (1.48ns)   --->   "%icmp_ln44_5 = icmp_slt  i64 %add_ln44_11, i64 %zext_ln44_1" [../src/matmul.cpp:44]   --->   Operation 1390 'icmp' 'icmp_ln44_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 1391 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44_5, void %._crit_edge13.loopexit, void %.lr.ph.5" [../src/matmul.cpp:44]   --->   Operation 1391 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_297 : Operation 1392 [1/1] (0.94ns)   --->   "%empty_123 = add i11 %trunc_ln44, i11 6" [../src/matmul.cpp:44]   --->   Operation 1392 'add' 'empty_123' <Predicate = (icmp_ln44_5)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 1393 [4/4] (0.69ns) (root node of the DSP)   --->   "%empty_124 = mul i11 %empty_123, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1393 'mul' 'empty_124' <Predicate = (icmp_ln44_5)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 298 <SV = 27> <Delay = 0.69>
ST_298 : Operation 1394 [3/4] (0.69ns) (root node of the DSP)   --->   "%empty_124 = mul i11 %empty_123, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1394 'mul' 'empty_124' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 299 <SV = 28> <Delay = 0.69>
ST_299 : Operation 1395 [2/4] (0.69ns) (root node of the DSP)   --->   "%empty_124 = mul i11 %empty_123, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1395 'mul' 'empty_124' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 300 <SV = 29> <Delay = 0.48>
ST_300 : Operation 1396 [1/1] (0.00ns)   --->   "%add_ln44_14_cast = sext i32 %add_ln44_10" [../src/matmul.cpp:44]   --->   Operation 1396 'sext' 'add_ln44_14_cast' <Predicate = true> <Delay = 0.00>
ST_300 : Operation 1397 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_124 = mul i11 %empty_123, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1397 'mul' 'empty_124' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_300 : Operation 1398 [1/1] (0.48ns)   --->   "%br_ln47 = br void" [../src/matmul.cpp:47]   --->   Operation 1398 'br' 'br_ln47' <Predicate = true> <Delay = 0.48>

State 301 <SV = 30> <Delay = 3.18>
ST_301 : Operation 1399 [1/1] (0.00ns)   --->   "%t_3_5 = phi i33 %add_ln58_5, void %.split4.5, i33 %add_ln44_14_cast, void %.lr.ph.5" [../src/matmul.cpp:58]   --->   Operation 1399 'phi' 't_3_5' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 1400 [1/1] (0.00ns)   --->   "%j_5 = phi i6 %add_ln47_5, void %.split4.5, i6 1, void %.lr.ph.5" [../src/matmul.cpp:47]   --->   Operation 1400 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 1401 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1401 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 1402 [1/1] (0.87ns)   --->   "%icmp_ln47_5 = icmp_eq  i6 %j_5, i6 %sub1" [../src/matmul.cpp:47]   --->   Operation 1402 'icmp' 'icmp_ln47_5' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 1403 [1/1] (0.00ns)   --->   "%empty_122 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 52, i64 0"   --->   Operation 1403 'speclooptripcount' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 1404 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47_5, void %.split4.5, void %._crit_edge.loopexit.5" [../src/matmul.cpp:47]   --->   Operation 1404 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 1405 [1/1] (0.00ns)   --->   "%j_5_cast = zext i6 %j_5" [../src/matmul.cpp:47]   --->   Operation 1405 'zext' 'j_5_cast' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_301 : Operation 1406 [1/1] (0.88ns)   --->   "%empty_125 = add i6 %j_5, i6 63" [../src/matmul.cpp:47]   --->   Operation 1406 'add' 'empty_125' <Predicate = (!icmp_ln47_5)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 1407 [1/1] (0.00ns)   --->   "%zext_ln8_89 = zext i6 %empty_125" [../src/matmul.cpp:8]   --->   Operation 1407 'zext' 'zext_ln8_89' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_301 : Operation 1408 [1/1] (0.94ns)   --->   "%add_ln8_84 = add i11 %zext_ln8_89, i11 %empty_116" [../src/matmul.cpp:8]   --->   Operation 1408 'add' 'add_ln8_84' <Predicate = (!icmp_ln47_5)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln8_90 = zext i11 %add_ln8_84" [../src/matmul.cpp:8]   --->   Operation 1409 'zext' 'zext_ln8_90' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_301 : Operation 1410 [1/1] (0.00ns)   --->   "%arr_addr_84 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_90" [../src/matmul.cpp:8]   --->   Operation 1410 'getelementptr' 'arr_addr_84' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_301 : Operation 1411 [2/2] (1.35ns)   --->   "%arr_load_84 = load i11 %arr_addr_84" [../src/matmul.cpp:8]   --->   Operation 1411 'load' 'arr_load_84' <Predicate = (!icmp_ln47_5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_301 : Operation 1412 [1/1] (0.94ns)   --->   "%add_ln8_85 = add i11 %j_5_cast, i11 %empty_116" [../src/matmul.cpp:8]   --->   Operation 1412 'add' 'add_ln8_85' <Predicate = (!icmp_ln47_5)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 1413 [1/1] (0.00ns)   --->   "%zext_ln8_91 = zext i11 %add_ln8_85" [../src/matmul.cpp:8]   --->   Operation 1413 'zext' 'zext_ln8_91' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_301 : Operation 1414 [1/1] (0.00ns)   --->   "%arr_addr_85 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_91" [../src/matmul.cpp:8]   --->   Operation 1414 'getelementptr' 'arr_addr_85' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_301 : Operation 1415 [2/2] (1.35ns)   --->   "%arr_load_85 = load i11 %arr_addr_85" [../src/matmul.cpp:8]   --->   Operation 1415 'load' 'arr_load_85' <Predicate = (!icmp_ln47_5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 302 <SV = 31> <Delay = 6.02>
ST_302 : Operation 1416 [1/2] (1.35ns)   --->   "%arr_load_84 = load i11 %arr_addr_84" [../src/matmul.cpp:8]   --->   Operation 1416 'load' 'arr_load_84' <Predicate = (!icmp_ln47_5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_302 : Operation 1417 [4/4] (4.67ns)   --->   "%mul9_5 = fmul i32 %arr_load_84, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1417 'fmul' 'mul9_5' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 1418 [1/2] (1.35ns)   --->   "%arr_load_85 = load i11 %arr_addr_85" [../src/matmul.cpp:8]   --->   Operation 1418 'load' 'arr_load_85' <Predicate = (!icmp_ln47_5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_302 : Operation 1419 [4/4] (4.67ns)   --->   "%mul9_5_0_1 = fmul i32 %arr_load_85, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1419 'fmul' 'mul9_5_0_1' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 1420 [1/1] (0.94ns)   --->   "%add_ln8_86 = add i11 %add_ln8_84, i11 2" [../src/matmul.cpp:8]   --->   Operation 1420 'add' 'add_ln8_86' <Predicate = (!icmp_ln47_5)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 1421 [1/1] (0.00ns)   --->   "%zext_ln8_92 = zext i11 %add_ln8_86" [../src/matmul.cpp:8]   --->   Operation 1421 'zext' 'zext_ln8_92' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_302 : Operation 1422 [1/1] (0.00ns)   --->   "%arr_addr_86 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_92" [../src/matmul.cpp:8]   --->   Operation 1422 'getelementptr' 'arr_addr_86' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_302 : Operation 1423 [2/2] (1.35ns)   --->   "%arr_load_86 = load i11 %arr_addr_86" [../src/matmul.cpp:8]   --->   Operation 1423 'load' 'arr_load_86' <Predicate = (!icmp_ln47_5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_302 : Operation 1424 [1/1] (0.94ns)   --->   "%add_ln8_87 = add i11 %zext_ln8_89, i11 %empty_120" [../src/matmul.cpp:8]   --->   Operation 1424 'add' 'add_ln8_87' <Predicate = (!icmp_ln47_5)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 1425 [1/1] (0.00ns)   --->   "%zext_ln8_93 = zext i11 %add_ln8_87" [../src/matmul.cpp:8]   --->   Operation 1425 'zext' 'zext_ln8_93' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_302 : Operation 1426 [1/1] (0.00ns)   --->   "%arr_addr_87 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_93" [../src/matmul.cpp:8]   --->   Operation 1426 'getelementptr' 'arr_addr_87' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_302 : Operation 1427 [2/2] (1.35ns)   --->   "%arr_load_87 = load i11 %arr_addr_87" [../src/matmul.cpp:8]   --->   Operation 1427 'load' 'arr_load_87' <Predicate = (!icmp_ln47_5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 303 <SV = 32> <Delay = 6.02>
ST_303 : Operation 1428 [3/4] (4.67ns)   --->   "%mul9_5 = fmul i32 %arr_load_84, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1428 'fmul' 'mul9_5' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 1429 [3/4] (4.67ns)   --->   "%mul9_5_0_1 = fmul i32 %arr_load_85, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1429 'fmul' 'mul9_5_0_1' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 1430 [1/2] (1.35ns)   --->   "%arr_load_86 = load i11 %arr_addr_86" [../src/matmul.cpp:8]   --->   Operation 1430 'load' 'arr_load_86' <Predicate = (!icmp_ln47_5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_303 : Operation 1431 [4/4] (4.67ns)   --->   "%mul9_5_0_2 = fmul i32 %arr_load_86, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1431 'fmul' 'mul9_5_0_2' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 1432 [1/2] (1.35ns)   --->   "%arr_load_87 = load i11 %arr_addr_87" [../src/matmul.cpp:8]   --->   Operation 1432 'load' 'arr_load_87' <Predicate = (!icmp_ln47_5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_303 : Operation 1433 [4/4] (4.67ns)   --->   "%mul9_5_1 = fmul i32 %arr_load_87, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1433 'fmul' 'mul9_5_1' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 1434 [1/1] (0.94ns)   --->   "%add_ln8_88 = add i11 %j_5_cast, i11 %empty_120" [../src/matmul.cpp:8]   --->   Operation 1434 'add' 'add_ln8_88' <Predicate = (!icmp_ln47_5)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 1435 [1/1] (0.00ns)   --->   "%zext_ln8_94 = zext i11 %add_ln8_88" [../src/matmul.cpp:8]   --->   Operation 1435 'zext' 'zext_ln8_94' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_303 : Operation 1436 [1/1] (0.00ns)   --->   "%arr_addr_88 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_94" [../src/matmul.cpp:8]   --->   Operation 1436 'getelementptr' 'arr_addr_88' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_303 : Operation 1437 [2/2] (1.35ns)   --->   "%arr_load_88 = load i11 %arr_addr_88" [../src/matmul.cpp:8]   --->   Operation 1437 'load' 'arr_load_88' <Predicate = (!icmp_ln47_5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_303 : Operation 1438 [1/1] (0.94ns)   --->   "%add_ln8_89 = add i11 %add_ln8_87, i11 2" [../src/matmul.cpp:8]   --->   Operation 1438 'add' 'add_ln8_89' <Predicate = (!icmp_ln47_5)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 1439 [1/1] (0.00ns)   --->   "%zext_ln8_95 = zext i11 %add_ln8_89" [../src/matmul.cpp:8]   --->   Operation 1439 'zext' 'zext_ln8_95' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_303 : Operation 1440 [1/1] (0.00ns)   --->   "%arr_addr_89 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_95" [../src/matmul.cpp:8]   --->   Operation 1440 'getelementptr' 'arr_addr_89' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_303 : Operation 1441 [2/2] (1.35ns)   --->   "%arr_load_89 = load i11 %arr_addr_89" [../src/matmul.cpp:8]   --->   Operation 1441 'load' 'arr_load_89' <Predicate = (!icmp_ln47_5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 304 <SV = 33> <Delay = 6.02>
ST_304 : Operation 1442 [2/4] (4.67ns)   --->   "%mul9_5 = fmul i32 %arr_load_84, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1442 'fmul' 'mul9_5' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 1443 [2/4] (4.67ns)   --->   "%mul9_5_0_1 = fmul i32 %arr_load_85, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1443 'fmul' 'mul9_5_0_1' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 1444 [3/4] (4.67ns)   --->   "%mul9_5_0_2 = fmul i32 %arr_load_86, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1444 'fmul' 'mul9_5_0_2' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 1445 [3/4] (4.67ns)   --->   "%mul9_5_1 = fmul i32 %arr_load_87, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1445 'fmul' 'mul9_5_1' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 1446 [1/2] (1.35ns)   --->   "%arr_load_88 = load i11 %arr_addr_88" [../src/matmul.cpp:8]   --->   Operation 1446 'load' 'arr_load_88' <Predicate = (!icmp_ln47_5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_304 : Operation 1447 [4/4] (4.67ns)   --->   "%mul9_5_1_1 = fmul i32 %arr_load_88, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1447 'fmul' 'mul9_5_1_1' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 1448 [1/2] (1.35ns)   --->   "%arr_load_89 = load i11 %arr_addr_89" [../src/matmul.cpp:8]   --->   Operation 1448 'load' 'arr_load_89' <Predicate = (!icmp_ln47_5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_304 : Operation 1449 [4/4] (4.67ns)   --->   "%mul9_5_1_2 = fmul i32 %arr_load_89, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1449 'fmul' 'mul9_5_1_2' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 1450 [1/1] (0.94ns)   --->   "%add_ln8_90 = add i11 %zext_ln8_89, i11 %empty_124" [../src/matmul.cpp:8]   --->   Operation 1450 'add' 'add_ln8_90' <Predicate = (!icmp_ln47_5)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 1451 [1/1] (0.00ns)   --->   "%zext_ln8_96 = zext i11 %add_ln8_90" [../src/matmul.cpp:8]   --->   Operation 1451 'zext' 'zext_ln8_96' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_304 : Operation 1452 [1/1] (0.00ns)   --->   "%arr_addr_90 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_96" [../src/matmul.cpp:8]   --->   Operation 1452 'getelementptr' 'arr_addr_90' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_304 : Operation 1453 [2/2] (1.35ns)   --->   "%arr_load_90 = load i11 %arr_addr_90" [../src/matmul.cpp:8]   --->   Operation 1453 'load' 'arr_load_90' <Predicate = (!icmp_ln47_5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_304 : Operation 1454 [1/1] (0.94ns)   --->   "%add_ln8_91 = add i11 %j_5_cast, i11 %empty_124" [../src/matmul.cpp:8]   --->   Operation 1454 'add' 'add_ln8_91' <Predicate = (!icmp_ln47_5)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 1455 [1/1] (0.00ns)   --->   "%zext_ln8_97 = zext i11 %add_ln8_91" [../src/matmul.cpp:8]   --->   Operation 1455 'zext' 'zext_ln8_97' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_304 : Operation 1456 [1/1] (0.00ns)   --->   "%arr_addr_91 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_97" [../src/matmul.cpp:8]   --->   Operation 1456 'getelementptr' 'arr_addr_91' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_304 : Operation 1457 [2/2] (1.35ns)   --->   "%arr_load_91 = load i11 %arr_addr_91" [../src/matmul.cpp:8]   --->   Operation 1457 'load' 'arr_load_91' <Predicate = (!icmp_ln47_5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 305 <SV = 34> <Delay = 6.02>
ST_305 : Operation 1458 [1/1] (0.88ns)   --->   "%add_ln47_5 = add i6 %j_5, i6 1" [../src/matmul.cpp:47]   --->   Operation 1458 'add' 'add_ln47_5' <Predicate = (!icmp_ln47_5)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 1459 [1/4] (4.67ns)   --->   "%mul9_5 = fmul i32 %arr_load_84, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1459 'fmul' 'mul9_5' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 1460 [1/4] (4.67ns)   --->   "%mul9_5_0_1 = fmul i32 %arr_load_85, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1460 'fmul' 'mul9_5_0_1' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 1461 [2/4] (4.67ns)   --->   "%mul9_5_0_2 = fmul i32 %arr_load_86, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1461 'fmul' 'mul9_5_0_2' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 1462 [2/4] (4.67ns)   --->   "%mul9_5_1 = fmul i32 %arr_load_87, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1462 'fmul' 'mul9_5_1' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 1463 [3/4] (4.67ns)   --->   "%mul9_5_1_1 = fmul i32 %arr_load_88, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1463 'fmul' 'mul9_5_1_1' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 1464 [3/4] (4.67ns)   --->   "%mul9_5_1_2 = fmul i32 %arr_load_89, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1464 'fmul' 'mul9_5_1_2' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 1465 [1/2] (1.35ns)   --->   "%arr_load_90 = load i11 %arr_addr_90" [../src/matmul.cpp:8]   --->   Operation 1465 'load' 'arr_load_90' <Predicate = (!icmp_ln47_5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_305 : Operation 1466 [4/4] (4.67ns)   --->   "%mul9_5_2 = fmul i32 %arr_load_90, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1466 'fmul' 'mul9_5_2' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 1467 [1/2] (1.35ns)   --->   "%arr_load_91 = load i11 %arr_addr_91" [../src/matmul.cpp:8]   --->   Operation 1467 'load' 'arr_load_91' <Predicate = (!icmp_ln47_5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_305 : Operation 1468 [4/4] (4.67ns)   --->   "%mul9_5_2_1 = fmul i32 %arr_load_91, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1468 'fmul' 'mul9_5_2_1' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 1469 [1/1] (0.94ns)   --->   "%add_ln8_92 = add i11 %add_ln8_90, i11 2" [../src/matmul.cpp:8]   --->   Operation 1469 'add' 'add_ln8_92' <Predicate = (!icmp_ln47_5)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 1470 [1/1] (0.00ns)   --->   "%zext_ln8_98 = zext i11 %add_ln8_92" [../src/matmul.cpp:8]   --->   Operation 1470 'zext' 'zext_ln8_98' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_305 : Operation 1471 [1/1] (0.00ns)   --->   "%arr_addr_92 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_98" [../src/matmul.cpp:8]   --->   Operation 1471 'getelementptr' 'arr_addr_92' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_305 : Operation 1472 [2/2] (1.35ns)   --->   "%arr_load_92 = load i11 %arr_addr_92" [../src/matmul.cpp:8]   --->   Operation 1472 'load' 'arr_load_92' <Predicate = (!icmp_ln47_5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 306 <SV = 35> <Delay = 6.02>
ST_306 : Operation 1473 [5/5] (6.01ns)   --->   "%sum_2_5 = fadd i32 %mul9_5, i32 0" [../src/matmul.cpp:55]   --->   Operation 1473 'fadd' 'sum_2_5' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 1474 [1/4] (4.67ns)   --->   "%mul9_5_0_2 = fmul i32 %arr_load_86, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1474 'fmul' 'mul9_5_0_2' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 1475 [1/4] (4.67ns)   --->   "%mul9_5_1 = fmul i32 %arr_load_87, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1475 'fmul' 'mul9_5_1' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 1476 [2/4] (4.67ns)   --->   "%mul9_5_1_1 = fmul i32 %arr_load_88, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1476 'fmul' 'mul9_5_1_1' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 1477 [2/4] (4.67ns)   --->   "%mul9_5_1_2 = fmul i32 %arr_load_89, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1477 'fmul' 'mul9_5_1_2' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 1478 [3/4] (4.67ns)   --->   "%mul9_5_2 = fmul i32 %arr_load_90, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1478 'fmul' 'mul9_5_2' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 1479 [3/4] (4.67ns)   --->   "%mul9_5_2_1 = fmul i32 %arr_load_91, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1479 'fmul' 'mul9_5_2_1' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 1480 [1/2] (1.35ns)   --->   "%arr_load_92 = load i11 %arr_addr_92" [../src/matmul.cpp:8]   --->   Operation 1480 'load' 'arr_load_92' <Predicate = (!icmp_ln47_5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_306 : Operation 1481 [4/4] (4.67ns)   --->   "%mul9_5_2_2 = fmul i32 %arr_load_92, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1481 'fmul' 'mul9_5_2_2' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 36> <Delay = 6.01>
ST_307 : Operation 1482 [4/5] (6.01ns)   --->   "%sum_2_5 = fadd i32 %mul9_5, i32 0" [../src/matmul.cpp:55]   --->   Operation 1482 'fadd' 'sum_2_5' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 1483 [1/4] (4.67ns)   --->   "%mul9_5_1_1 = fmul i32 %arr_load_88, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1483 'fmul' 'mul9_5_1_1' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 1484 [1/4] (4.67ns)   --->   "%mul9_5_1_2 = fmul i32 %arr_load_89, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1484 'fmul' 'mul9_5_1_2' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 1485 [2/4] (4.67ns)   --->   "%mul9_5_2 = fmul i32 %arr_load_90, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1485 'fmul' 'mul9_5_2' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 1486 [2/4] (4.67ns)   --->   "%mul9_5_2_1 = fmul i32 %arr_load_91, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1486 'fmul' 'mul9_5_2_1' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 1487 [3/4] (4.67ns)   --->   "%mul9_5_2_2 = fmul i32 %arr_load_92, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1487 'fmul' 'mul9_5_2_2' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 37> <Delay = 6.01>
ST_308 : Operation 1488 [3/5] (6.01ns)   --->   "%sum_2_5 = fadd i32 %mul9_5, i32 0" [../src/matmul.cpp:55]   --->   Operation 1488 'fadd' 'sum_2_5' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1489 [1/4] (4.67ns)   --->   "%mul9_5_2 = fmul i32 %arr_load_90, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1489 'fmul' 'mul9_5_2' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1490 [1/4] (4.67ns)   --->   "%mul9_5_2_1 = fmul i32 %arr_load_91, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1490 'fmul' 'mul9_5_2_1' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1491 [2/4] (4.67ns)   --->   "%mul9_5_2_2 = fmul i32 %arr_load_92, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1491 'fmul' 'mul9_5_2_2' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 38> <Delay = 6.01>
ST_309 : Operation 1492 [2/5] (6.01ns)   --->   "%sum_2_5 = fadd i32 %mul9_5, i32 0" [../src/matmul.cpp:55]   --->   Operation 1492 'fadd' 'sum_2_5' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 1493 [1/4] (4.67ns)   --->   "%mul9_5_2_2 = fmul i32 %arr_load_92, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1493 'fmul' 'mul9_5_2_2' <Predicate = (!icmp_ln47_5)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 39> <Delay = 6.01>
ST_310 : Operation 1494 [1/5] (6.01ns)   --->   "%sum_2_5 = fadd i32 %mul9_5, i32 0" [../src/matmul.cpp:55]   --->   Operation 1494 'fadd' 'sum_2_5' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 40> <Delay = 6.01>
ST_311 : Operation 1495 [5/5] (6.01ns)   --->   "%sum_2_5_0_1 = fadd i32 %sum_2_5, i32 %mul9_5_0_1" [../src/matmul.cpp:55]   --->   Operation 1495 'fadd' 'sum_2_5_0_1' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 41> <Delay = 6.01>
ST_312 : Operation 1496 [4/5] (6.01ns)   --->   "%sum_2_5_0_1 = fadd i32 %sum_2_5, i32 %mul9_5_0_1" [../src/matmul.cpp:55]   --->   Operation 1496 'fadd' 'sum_2_5_0_1' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 42> <Delay = 6.01>
ST_313 : Operation 1497 [3/5] (6.01ns)   --->   "%sum_2_5_0_1 = fadd i32 %sum_2_5, i32 %mul9_5_0_1" [../src/matmul.cpp:55]   --->   Operation 1497 'fadd' 'sum_2_5_0_1' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 43> <Delay = 6.01>
ST_314 : Operation 1498 [2/5] (6.01ns)   --->   "%sum_2_5_0_1 = fadd i32 %sum_2_5, i32 %mul9_5_0_1" [../src/matmul.cpp:55]   --->   Operation 1498 'fadd' 'sum_2_5_0_1' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 44> <Delay = 6.01>
ST_315 : Operation 1499 [1/5] (6.01ns)   --->   "%sum_2_5_0_1 = fadd i32 %sum_2_5, i32 %mul9_5_0_1" [../src/matmul.cpp:55]   --->   Operation 1499 'fadd' 'sum_2_5_0_1' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 45> <Delay = 0.00>

State 317 <SV = 46> <Delay = 6.01>
ST_317 : Operation 1500 [5/5] (6.01ns)   --->   "%sum_2_5_0_2 = fadd i32 %sum_2_5_0_1, i32 %mul9_5_0_2" [../src/matmul.cpp:55]   --->   Operation 1500 'fadd' 'sum_2_5_0_2' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 47> <Delay = 6.01>
ST_318 : Operation 1501 [4/5] (6.01ns)   --->   "%sum_2_5_0_2 = fadd i32 %sum_2_5_0_1, i32 %mul9_5_0_2" [../src/matmul.cpp:55]   --->   Operation 1501 'fadd' 'sum_2_5_0_2' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 48> <Delay = 6.01>
ST_319 : Operation 1502 [3/5] (6.01ns)   --->   "%sum_2_5_0_2 = fadd i32 %sum_2_5_0_1, i32 %mul9_5_0_2" [../src/matmul.cpp:55]   --->   Operation 1502 'fadd' 'sum_2_5_0_2' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 49> <Delay = 6.01>
ST_320 : Operation 1503 [2/5] (6.01ns)   --->   "%sum_2_5_0_2 = fadd i32 %sum_2_5_0_1, i32 %mul9_5_0_2" [../src/matmul.cpp:55]   --->   Operation 1503 'fadd' 'sum_2_5_0_2' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 50> <Delay = 6.01>
ST_321 : Operation 1504 [1/5] (6.01ns)   --->   "%sum_2_5_0_2 = fadd i32 %sum_2_5_0_1, i32 %mul9_5_0_2" [../src/matmul.cpp:55]   --->   Operation 1504 'fadd' 'sum_2_5_0_2' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 51> <Delay = 6.01>
ST_322 : Operation 1505 [5/5] (6.01ns)   --->   "%sum_2_5_1 = fadd i32 %sum_2_5_0_2, i32 %mul9_5_1" [../src/matmul.cpp:55]   --->   Operation 1505 'fadd' 'sum_2_5_1' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 52> <Delay = 6.01>
ST_323 : Operation 1506 [4/5] (6.01ns)   --->   "%sum_2_5_1 = fadd i32 %sum_2_5_0_2, i32 %mul9_5_1" [../src/matmul.cpp:55]   --->   Operation 1506 'fadd' 'sum_2_5_1' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 53> <Delay = 6.01>
ST_324 : Operation 1507 [3/5] (6.01ns)   --->   "%sum_2_5_1 = fadd i32 %sum_2_5_0_2, i32 %mul9_5_1" [../src/matmul.cpp:55]   --->   Operation 1507 'fadd' 'sum_2_5_1' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 54> <Delay = 6.01>
ST_325 : Operation 1508 [2/5] (6.01ns)   --->   "%sum_2_5_1 = fadd i32 %sum_2_5_0_2, i32 %mul9_5_1" [../src/matmul.cpp:55]   --->   Operation 1508 'fadd' 'sum_2_5_1' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 55> <Delay = 6.01>
ST_326 : Operation 1509 [1/5] (6.01ns)   --->   "%sum_2_5_1 = fadd i32 %sum_2_5_0_2, i32 %mul9_5_1" [../src/matmul.cpp:55]   --->   Operation 1509 'fadd' 'sum_2_5_1' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 56> <Delay = 0.00>

State 328 <SV = 57> <Delay = 6.01>
ST_328 : Operation 1510 [5/5] (6.01ns)   --->   "%sum_2_5_1_1 = fadd i32 %sum_2_5_1, i32 %mul9_5_1_1" [../src/matmul.cpp:55]   --->   Operation 1510 'fadd' 'sum_2_5_1_1' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 58> <Delay = 6.01>
ST_329 : Operation 1511 [4/5] (6.01ns)   --->   "%sum_2_5_1_1 = fadd i32 %sum_2_5_1, i32 %mul9_5_1_1" [../src/matmul.cpp:55]   --->   Operation 1511 'fadd' 'sum_2_5_1_1' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 59> <Delay = 6.01>
ST_330 : Operation 1512 [3/5] (6.01ns)   --->   "%sum_2_5_1_1 = fadd i32 %sum_2_5_1, i32 %mul9_5_1_1" [../src/matmul.cpp:55]   --->   Operation 1512 'fadd' 'sum_2_5_1_1' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 60> <Delay = 6.01>
ST_331 : Operation 1513 [2/5] (6.01ns)   --->   "%sum_2_5_1_1 = fadd i32 %sum_2_5_1, i32 %mul9_5_1_1" [../src/matmul.cpp:55]   --->   Operation 1513 'fadd' 'sum_2_5_1_1' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 61> <Delay = 6.01>
ST_332 : Operation 1514 [1/5] (6.01ns)   --->   "%sum_2_5_1_1 = fadd i32 %sum_2_5_1, i32 %mul9_5_1_1" [../src/matmul.cpp:55]   --->   Operation 1514 'fadd' 'sum_2_5_1_1' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 62> <Delay = 6.01>
ST_333 : Operation 1515 [5/5] (6.01ns)   --->   "%sum_2_5_1_2 = fadd i32 %sum_2_5_1_1, i32 %mul9_5_1_2" [../src/matmul.cpp:55]   --->   Operation 1515 'fadd' 'sum_2_5_1_2' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 63> <Delay = 6.01>
ST_334 : Operation 1516 [4/5] (6.01ns)   --->   "%sum_2_5_1_2 = fadd i32 %sum_2_5_1_1, i32 %mul9_5_1_2" [../src/matmul.cpp:55]   --->   Operation 1516 'fadd' 'sum_2_5_1_2' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 64> <Delay = 6.01>
ST_335 : Operation 1517 [3/5] (6.01ns)   --->   "%sum_2_5_1_2 = fadd i32 %sum_2_5_1_1, i32 %mul9_5_1_2" [../src/matmul.cpp:55]   --->   Operation 1517 'fadd' 'sum_2_5_1_2' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 65> <Delay = 6.01>
ST_336 : Operation 1518 [2/5] (6.01ns)   --->   "%sum_2_5_1_2 = fadd i32 %sum_2_5_1_1, i32 %mul9_5_1_2" [../src/matmul.cpp:55]   --->   Operation 1518 'fadd' 'sum_2_5_1_2' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 66> <Delay = 6.01>
ST_337 : Operation 1519 [1/5] (6.01ns)   --->   "%sum_2_5_1_2 = fadd i32 %sum_2_5_1_1, i32 %mul9_5_1_2" [../src/matmul.cpp:55]   --->   Operation 1519 'fadd' 'sum_2_5_1_2' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 67> <Delay = 0.00>

State 339 <SV = 68> <Delay = 6.01>
ST_339 : Operation 1520 [5/5] (6.01ns)   --->   "%sum_2_5_2 = fadd i32 %sum_2_5_1_2, i32 %mul9_5_2" [../src/matmul.cpp:55]   --->   Operation 1520 'fadd' 'sum_2_5_2' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 69> <Delay = 6.01>
ST_340 : Operation 1521 [4/5] (6.01ns)   --->   "%sum_2_5_2 = fadd i32 %sum_2_5_1_2, i32 %mul9_5_2" [../src/matmul.cpp:55]   --->   Operation 1521 'fadd' 'sum_2_5_2' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 70> <Delay = 6.01>
ST_341 : Operation 1522 [3/5] (6.01ns)   --->   "%sum_2_5_2 = fadd i32 %sum_2_5_1_2, i32 %mul9_5_2" [../src/matmul.cpp:55]   --->   Operation 1522 'fadd' 'sum_2_5_2' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 71> <Delay = 6.01>
ST_342 : Operation 1523 [2/5] (6.01ns)   --->   "%sum_2_5_2 = fadd i32 %sum_2_5_1_2, i32 %mul9_5_2" [../src/matmul.cpp:55]   --->   Operation 1523 'fadd' 'sum_2_5_2' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 72> <Delay = 6.01>
ST_343 : Operation 1524 [1/5] (6.01ns)   --->   "%sum_2_5_2 = fadd i32 %sum_2_5_1_2, i32 %mul9_5_2" [../src/matmul.cpp:55]   --->   Operation 1524 'fadd' 'sum_2_5_2' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 73> <Delay = 6.01>
ST_344 : Operation 1525 [5/5] (6.01ns)   --->   "%sum_2_5_2_1 = fadd i32 %sum_2_5_2, i32 %mul9_5_2_1" [../src/matmul.cpp:55]   --->   Operation 1525 'fadd' 'sum_2_5_2_1' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 74> <Delay = 6.01>
ST_345 : Operation 1526 [4/5] (6.01ns)   --->   "%sum_2_5_2_1 = fadd i32 %sum_2_5_2, i32 %mul9_5_2_1" [../src/matmul.cpp:55]   --->   Operation 1526 'fadd' 'sum_2_5_2_1' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 75> <Delay = 6.01>
ST_346 : Operation 1527 [3/5] (6.01ns)   --->   "%sum_2_5_2_1 = fadd i32 %sum_2_5_2, i32 %mul9_5_2_1" [../src/matmul.cpp:55]   --->   Operation 1527 'fadd' 'sum_2_5_2_1' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 76> <Delay = 6.01>
ST_347 : Operation 1528 [2/5] (6.01ns)   --->   "%sum_2_5_2_1 = fadd i32 %sum_2_5_2, i32 %mul9_5_2_1" [../src/matmul.cpp:55]   --->   Operation 1528 'fadd' 'sum_2_5_2_1' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 77> <Delay = 6.01>
ST_348 : Operation 1529 [1/5] (6.01ns)   --->   "%sum_2_5_2_1 = fadd i32 %sum_2_5_2, i32 %mul9_5_2_1" [../src/matmul.cpp:55]   --->   Operation 1529 'fadd' 'sum_2_5_2_1' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 78> <Delay = 0.00>

State 350 <SV = 79> <Delay = 6.01>
ST_350 : Operation 1530 [5/5] (6.01ns)   --->   "%sum_2_5_2_2 = fadd i32 %sum_2_5_2_1, i32 %mul9_5_2_2" [../src/matmul.cpp:55]   --->   Operation 1530 'fadd' 'sum_2_5_2_2' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 80> <Delay = 6.01>
ST_351 : Operation 1531 [4/5] (6.01ns)   --->   "%sum_2_5_2_2 = fadd i32 %sum_2_5_2_1, i32 %mul9_5_2_2" [../src/matmul.cpp:55]   --->   Operation 1531 'fadd' 'sum_2_5_2_2' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 81> <Delay = 6.01>
ST_352 : Operation 1532 [3/5] (6.01ns)   --->   "%sum_2_5_2_2 = fadd i32 %sum_2_5_2_1, i32 %mul9_5_2_2" [../src/matmul.cpp:55]   --->   Operation 1532 'fadd' 'sum_2_5_2_2' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 82> <Delay = 6.01>
ST_353 : Operation 1533 [2/5] (6.01ns)   --->   "%sum_2_5_2_2 = fadd i32 %sum_2_5_2_1, i32 %mul9_5_2_2" [../src/matmul.cpp:55]   --->   Operation 1533 'fadd' 'sum_2_5_2_2' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 83> <Delay = 6.01>
ST_354 : Operation 1534 [1/5] (6.01ns)   --->   "%sum_2_5_2_2 = fadd i32 %sum_2_5_2_1, i32 %mul9_5_2_2" [../src/matmul.cpp:55]   --->   Operation 1534 'fadd' 'sum_2_5_2_2' <Predicate = (!icmp_ln47_5)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 84> <Delay = 1.35>
ST_355 : Operation 1535 [1/1] (0.00ns)   --->   "%t_3_5_cast = zext i33 %t_3_5" [../src/matmul.cpp:58]   --->   Operation 1535 'zext' 't_3_5_cast' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_355 : Operation 1536 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/matmul.cpp:42]   --->   Operation 1536 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_355 : Operation 1537 [1/1] (1.20ns)   --->   "%add_ln58_5 = add i33 %t_3_5, i33 1" [../src/matmul.cpp:58]   --->   Operation 1537 'add' 'add_ln58_5' <Predicate = (!icmp_ln47_5)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_355 : Operation 1538 [1/1] (0.00ns)   --->   "%out_addr_14 = getelementptr i32 %out_r, i64 0, i64 %t_3_5_cast" [../src/matmul.cpp:58]   --->   Operation 1538 'getelementptr' 'out_addr_14' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>
ST_355 : Operation 1539 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 %sum_2_5_2_2, i11 %out_addr_14" [../src/matmul.cpp:58]   --->   Operation 1539 'store' 'store_ln58' <Predicate = (!icmp_ln47_5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_355 : Operation 1540 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1540 'br' 'br_ln0' <Predicate = (!icmp_ln47_5)> <Delay = 0.00>

State 356 <SV = 31> <Delay = 2.95>
ST_356 : Operation 1541 [1/1] (1.20ns)   --->   "%add_ln44_12 = add i32 %zext_ln44_2, i32 %add_ln44_10" [../src/matmul.cpp:44]   --->   Operation 1541 'add' 'add_ln44_12' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 1542 [1/1] (1.47ns)   --->   "%add_ln44_13 = add i64 %i_0, i64 6" [../src/matmul.cpp:44]   --->   Operation 1542 'add' 'add_ln44_13' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 1543 [1/1] (1.48ns)   --->   "%icmp_ln44_6 = icmp_slt  i64 %add_ln44_13, i64 %zext_ln44_1" [../src/matmul.cpp:44]   --->   Operation 1543 'icmp' 'icmp_ln44_6' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 1544 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44_6, void %._crit_edge13.loopexit, void %.lr.ph.6" [../src/matmul.cpp:44]   --->   Operation 1544 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_356 : Operation 1545 [1/1] (0.94ns)   --->   "%empty_127 = add i11 %trunc_ln44, i11 7" [../src/matmul.cpp:44]   --->   Operation 1545 'add' 'empty_127' <Predicate = (icmp_ln44_6)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_356 : Operation 1546 [4/4] (0.69ns) (root node of the DSP)   --->   "%empty_128 = mul i11 %empty_127, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1546 'mul' 'empty_128' <Predicate = (icmp_ln44_6)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 357 <SV = 32> <Delay = 0.69>
ST_357 : Operation 1547 [3/4] (0.69ns) (root node of the DSP)   --->   "%empty_128 = mul i11 %empty_127, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1547 'mul' 'empty_128' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 358 <SV = 33> <Delay = 0.69>
ST_358 : Operation 1548 [2/4] (0.69ns) (root node of the DSP)   --->   "%empty_128 = mul i11 %empty_127, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1548 'mul' 'empty_128' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 359 <SV = 34> <Delay = 0.48>
ST_359 : Operation 1549 [1/1] (0.00ns)   --->   "%add_ln44_17_cast = sext i32 %add_ln44_12" [../src/matmul.cpp:44]   --->   Operation 1549 'sext' 'add_ln44_17_cast' <Predicate = true> <Delay = 0.00>
ST_359 : Operation 1550 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_128 = mul i11 %empty_127, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1550 'mul' 'empty_128' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_359 : Operation 1551 [1/1] (0.48ns)   --->   "%br_ln47 = br void" [../src/matmul.cpp:47]   --->   Operation 1551 'br' 'br_ln47' <Predicate = true> <Delay = 0.48>

State 360 <SV = 35> <Delay = 3.18>
ST_360 : Operation 1552 [1/1] (0.00ns)   --->   "%t_3_6 = phi i33 %add_ln58_6, void %.split4.6, i33 %add_ln44_17_cast, void %.lr.ph.6" [../src/matmul.cpp:58]   --->   Operation 1552 'phi' 't_3_6' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 1553 [1/1] (0.00ns)   --->   "%j_6 = phi i6 %add_ln47_6, void %.split4.6, i6 1, void %.lr.ph.6" [../src/matmul.cpp:47]   --->   Operation 1553 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 1554 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1554 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 1555 [1/1] (0.87ns)   --->   "%icmp_ln47_6 = icmp_eq  i6 %j_6, i6 %sub1" [../src/matmul.cpp:47]   --->   Operation 1555 'icmp' 'icmp_ln47_6' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 1556 [1/1] (0.00ns)   --->   "%empty_126 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 52, i64 0"   --->   Operation 1556 'speclooptripcount' 'empty_126' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 1557 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47_6, void %.split4.6, void %._crit_edge.loopexit.6" [../src/matmul.cpp:47]   --->   Operation 1557 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_360 : Operation 1558 [1/1] (0.00ns)   --->   "%j_6_cast = zext i6 %j_6" [../src/matmul.cpp:47]   --->   Operation 1558 'zext' 'j_6_cast' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_360 : Operation 1559 [1/1] (0.88ns)   --->   "%empty_129 = add i6 %j_6, i6 63" [../src/matmul.cpp:47]   --->   Operation 1559 'add' 'empty_129' <Predicate = (!icmp_ln47_6)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 1560 [1/1] (0.00ns)   --->   "%zext_ln8_99 = zext i6 %empty_129" [../src/matmul.cpp:8]   --->   Operation 1560 'zext' 'zext_ln8_99' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_360 : Operation 1561 [1/1] (0.94ns)   --->   "%add_ln8_93 = add i11 %zext_ln8_99, i11 %empty_120" [../src/matmul.cpp:8]   --->   Operation 1561 'add' 'add_ln8_93' <Predicate = (!icmp_ln47_6)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 1562 [1/1] (0.00ns)   --->   "%zext_ln8_100 = zext i11 %add_ln8_93" [../src/matmul.cpp:8]   --->   Operation 1562 'zext' 'zext_ln8_100' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_360 : Operation 1563 [1/1] (0.00ns)   --->   "%arr_addr_93 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_100" [../src/matmul.cpp:8]   --->   Operation 1563 'getelementptr' 'arr_addr_93' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_360 : Operation 1564 [2/2] (1.35ns)   --->   "%arr_load_93 = load i11 %arr_addr_93" [../src/matmul.cpp:8]   --->   Operation 1564 'load' 'arr_load_93' <Predicate = (!icmp_ln47_6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_360 : Operation 1565 [1/1] (0.94ns)   --->   "%add_ln8_94 = add i11 %j_6_cast, i11 %empty_120" [../src/matmul.cpp:8]   --->   Operation 1565 'add' 'add_ln8_94' <Predicate = (!icmp_ln47_6)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_360 : Operation 1566 [1/1] (0.00ns)   --->   "%zext_ln8_101 = zext i11 %add_ln8_94" [../src/matmul.cpp:8]   --->   Operation 1566 'zext' 'zext_ln8_101' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_360 : Operation 1567 [1/1] (0.00ns)   --->   "%arr_addr_94 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_101" [../src/matmul.cpp:8]   --->   Operation 1567 'getelementptr' 'arr_addr_94' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_360 : Operation 1568 [2/2] (1.35ns)   --->   "%arr_load_94 = load i11 %arr_addr_94" [../src/matmul.cpp:8]   --->   Operation 1568 'load' 'arr_load_94' <Predicate = (!icmp_ln47_6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 361 <SV = 36> <Delay = 6.02>
ST_361 : Operation 1569 [1/2] (1.35ns)   --->   "%arr_load_93 = load i11 %arr_addr_93" [../src/matmul.cpp:8]   --->   Operation 1569 'load' 'arr_load_93' <Predicate = (!icmp_ln47_6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_361 : Operation 1570 [4/4] (4.67ns)   --->   "%mul9_6 = fmul i32 %arr_load_93, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1570 'fmul' 'mul9_6' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 1571 [1/2] (1.35ns)   --->   "%arr_load_94 = load i11 %arr_addr_94" [../src/matmul.cpp:8]   --->   Operation 1571 'load' 'arr_load_94' <Predicate = (!icmp_ln47_6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_361 : Operation 1572 [4/4] (4.67ns)   --->   "%mul9_6_0_1 = fmul i32 %arr_load_94, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1572 'fmul' 'mul9_6_0_1' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 1573 [1/1] (0.94ns)   --->   "%add_ln8_95 = add i11 %add_ln8_93, i11 2" [../src/matmul.cpp:8]   --->   Operation 1573 'add' 'add_ln8_95' <Predicate = (!icmp_ln47_6)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 1574 [1/1] (0.00ns)   --->   "%zext_ln8_102 = zext i11 %add_ln8_95" [../src/matmul.cpp:8]   --->   Operation 1574 'zext' 'zext_ln8_102' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_361 : Operation 1575 [1/1] (0.00ns)   --->   "%arr_addr_95 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_102" [../src/matmul.cpp:8]   --->   Operation 1575 'getelementptr' 'arr_addr_95' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_361 : Operation 1576 [2/2] (1.35ns)   --->   "%arr_load_95 = load i11 %arr_addr_95" [../src/matmul.cpp:8]   --->   Operation 1576 'load' 'arr_load_95' <Predicate = (!icmp_ln47_6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_361 : Operation 1577 [1/1] (0.94ns)   --->   "%add_ln8_96 = add i11 %zext_ln8_99, i11 %empty_124" [../src/matmul.cpp:8]   --->   Operation 1577 'add' 'add_ln8_96' <Predicate = (!icmp_ln47_6)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_361 : Operation 1578 [1/1] (0.00ns)   --->   "%zext_ln8_103 = zext i11 %add_ln8_96" [../src/matmul.cpp:8]   --->   Operation 1578 'zext' 'zext_ln8_103' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_361 : Operation 1579 [1/1] (0.00ns)   --->   "%arr_addr_96 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_103" [../src/matmul.cpp:8]   --->   Operation 1579 'getelementptr' 'arr_addr_96' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_361 : Operation 1580 [2/2] (1.35ns)   --->   "%arr_load_96 = load i11 %arr_addr_96" [../src/matmul.cpp:8]   --->   Operation 1580 'load' 'arr_load_96' <Predicate = (!icmp_ln47_6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 362 <SV = 37> <Delay = 6.02>
ST_362 : Operation 1581 [3/4] (4.67ns)   --->   "%mul9_6 = fmul i32 %arr_load_93, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1581 'fmul' 'mul9_6' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 1582 [3/4] (4.67ns)   --->   "%mul9_6_0_1 = fmul i32 %arr_load_94, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1582 'fmul' 'mul9_6_0_1' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 1583 [1/2] (1.35ns)   --->   "%arr_load_95 = load i11 %arr_addr_95" [../src/matmul.cpp:8]   --->   Operation 1583 'load' 'arr_load_95' <Predicate = (!icmp_ln47_6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_362 : Operation 1584 [4/4] (4.67ns)   --->   "%mul9_6_0_2 = fmul i32 %arr_load_95, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1584 'fmul' 'mul9_6_0_2' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 1585 [1/2] (1.35ns)   --->   "%arr_load_96 = load i11 %arr_addr_96" [../src/matmul.cpp:8]   --->   Operation 1585 'load' 'arr_load_96' <Predicate = (!icmp_ln47_6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_362 : Operation 1586 [4/4] (4.67ns)   --->   "%mul9_6_1 = fmul i32 %arr_load_96, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1586 'fmul' 'mul9_6_1' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 1587 [1/1] (0.94ns)   --->   "%add_ln8_97 = add i11 %j_6_cast, i11 %empty_124" [../src/matmul.cpp:8]   --->   Operation 1587 'add' 'add_ln8_97' <Predicate = (!icmp_ln47_6)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 1588 [1/1] (0.00ns)   --->   "%zext_ln8_104 = zext i11 %add_ln8_97" [../src/matmul.cpp:8]   --->   Operation 1588 'zext' 'zext_ln8_104' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_362 : Operation 1589 [1/1] (0.00ns)   --->   "%arr_addr_97 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_104" [../src/matmul.cpp:8]   --->   Operation 1589 'getelementptr' 'arr_addr_97' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_362 : Operation 1590 [2/2] (1.35ns)   --->   "%arr_load_97 = load i11 %arr_addr_97" [../src/matmul.cpp:8]   --->   Operation 1590 'load' 'arr_load_97' <Predicate = (!icmp_ln47_6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_362 : Operation 1591 [1/1] (0.94ns)   --->   "%add_ln8_98 = add i11 %add_ln8_96, i11 2" [../src/matmul.cpp:8]   --->   Operation 1591 'add' 'add_ln8_98' <Predicate = (!icmp_ln47_6)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_362 : Operation 1592 [1/1] (0.00ns)   --->   "%zext_ln8_105 = zext i11 %add_ln8_98" [../src/matmul.cpp:8]   --->   Operation 1592 'zext' 'zext_ln8_105' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_362 : Operation 1593 [1/1] (0.00ns)   --->   "%arr_addr_98 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_105" [../src/matmul.cpp:8]   --->   Operation 1593 'getelementptr' 'arr_addr_98' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_362 : Operation 1594 [2/2] (1.35ns)   --->   "%arr_load_98 = load i11 %arr_addr_98" [../src/matmul.cpp:8]   --->   Operation 1594 'load' 'arr_load_98' <Predicate = (!icmp_ln47_6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 363 <SV = 38> <Delay = 6.02>
ST_363 : Operation 1595 [2/4] (4.67ns)   --->   "%mul9_6 = fmul i32 %arr_load_93, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1595 'fmul' 'mul9_6' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 1596 [2/4] (4.67ns)   --->   "%mul9_6_0_1 = fmul i32 %arr_load_94, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1596 'fmul' 'mul9_6_0_1' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 1597 [3/4] (4.67ns)   --->   "%mul9_6_0_2 = fmul i32 %arr_load_95, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1597 'fmul' 'mul9_6_0_2' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 1598 [3/4] (4.67ns)   --->   "%mul9_6_1 = fmul i32 %arr_load_96, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1598 'fmul' 'mul9_6_1' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 1599 [1/2] (1.35ns)   --->   "%arr_load_97 = load i11 %arr_addr_97" [../src/matmul.cpp:8]   --->   Operation 1599 'load' 'arr_load_97' <Predicate = (!icmp_ln47_6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_363 : Operation 1600 [4/4] (4.67ns)   --->   "%mul9_6_1_1 = fmul i32 %arr_load_97, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1600 'fmul' 'mul9_6_1_1' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 1601 [1/2] (1.35ns)   --->   "%arr_load_98 = load i11 %arr_addr_98" [../src/matmul.cpp:8]   --->   Operation 1601 'load' 'arr_load_98' <Predicate = (!icmp_ln47_6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_363 : Operation 1602 [4/4] (4.67ns)   --->   "%mul9_6_1_2 = fmul i32 %arr_load_98, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1602 'fmul' 'mul9_6_1_2' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 1603 [1/1] (0.94ns)   --->   "%add_ln8_99 = add i11 %zext_ln8_99, i11 %empty_128" [../src/matmul.cpp:8]   --->   Operation 1603 'add' 'add_ln8_99' <Predicate = (!icmp_ln47_6)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 1604 [1/1] (0.00ns)   --->   "%zext_ln8_106 = zext i11 %add_ln8_99" [../src/matmul.cpp:8]   --->   Operation 1604 'zext' 'zext_ln8_106' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_363 : Operation 1605 [1/1] (0.00ns)   --->   "%arr_addr_99 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_106" [../src/matmul.cpp:8]   --->   Operation 1605 'getelementptr' 'arr_addr_99' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_363 : Operation 1606 [2/2] (1.35ns)   --->   "%arr_load_99 = load i11 %arr_addr_99" [../src/matmul.cpp:8]   --->   Operation 1606 'load' 'arr_load_99' <Predicate = (!icmp_ln47_6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_363 : Operation 1607 [1/1] (0.94ns)   --->   "%add_ln8_100 = add i11 %j_6_cast, i11 %empty_128" [../src/matmul.cpp:8]   --->   Operation 1607 'add' 'add_ln8_100' <Predicate = (!icmp_ln47_6)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_363 : Operation 1608 [1/1] (0.00ns)   --->   "%zext_ln8_107 = zext i11 %add_ln8_100" [../src/matmul.cpp:8]   --->   Operation 1608 'zext' 'zext_ln8_107' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_363 : Operation 1609 [1/1] (0.00ns)   --->   "%arr_addr_100 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_107" [../src/matmul.cpp:8]   --->   Operation 1609 'getelementptr' 'arr_addr_100' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_363 : Operation 1610 [2/2] (1.35ns)   --->   "%arr_load_100 = load i11 %arr_addr_100" [../src/matmul.cpp:8]   --->   Operation 1610 'load' 'arr_load_100' <Predicate = (!icmp_ln47_6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 364 <SV = 39> <Delay = 6.02>
ST_364 : Operation 1611 [1/1] (0.88ns)   --->   "%add_ln47_6 = add i6 %j_6, i6 1" [../src/matmul.cpp:47]   --->   Operation 1611 'add' 'add_ln47_6' <Predicate = (!icmp_ln47_6)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1612 [1/4] (4.67ns)   --->   "%mul9_6 = fmul i32 %arr_load_93, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1612 'fmul' 'mul9_6' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1613 [1/4] (4.67ns)   --->   "%mul9_6_0_1 = fmul i32 %arr_load_94, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1613 'fmul' 'mul9_6_0_1' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1614 [2/4] (4.67ns)   --->   "%mul9_6_0_2 = fmul i32 %arr_load_95, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1614 'fmul' 'mul9_6_0_2' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1615 [2/4] (4.67ns)   --->   "%mul9_6_1 = fmul i32 %arr_load_96, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1615 'fmul' 'mul9_6_1' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1616 [3/4] (4.67ns)   --->   "%mul9_6_1_1 = fmul i32 %arr_load_97, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1616 'fmul' 'mul9_6_1_1' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1617 [3/4] (4.67ns)   --->   "%mul9_6_1_2 = fmul i32 %arr_load_98, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1617 'fmul' 'mul9_6_1_2' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1618 [1/2] (1.35ns)   --->   "%arr_load_99 = load i11 %arr_addr_99" [../src/matmul.cpp:8]   --->   Operation 1618 'load' 'arr_load_99' <Predicate = (!icmp_ln47_6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_364 : Operation 1619 [4/4] (4.67ns)   --->   "%mul9_6_2 = fmul i32 %arr_load_99, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1619 'fmul' 'mul9_6_2' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1620 [1/2] (1.35ns)   --->   "%arr_load_100 = load i11 %arr_addr_100" [../src/matmul.cpp:8]   --->   Operation 1620 'load' 'arr_load_100' <Predicate = (!icmp_ln47_6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_364 : Operation 1621 [4/4] (4.67ns)   --->   "%mul9_6_2_1 = fmul i32 %arr_load_100, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1621 'fmul' 'mul9_6_2_1' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1622 [1/1] (0.94ns)   --->   "%add_ln8_101 = add i11 %add_ln8_99, i11 2" [../src/matmul.cpp:8]   --->   Operation 1622 'add' 'add_ln8_101' <Predicate = (!icmp_ln47_6)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_364 : Operation 1623 [1/1] (0.00ns)   --->   "%zext_ln8_108 = zext i11 %add_ln8_101" [../src/matmul.cpp:8]   --->   Operation 1623 'zext' 'zext_ln8_108' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_364 : Operation 1624 [1/1] (0.00ns)   --->   "%arr_addr_101 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_108" [../src/matmul.cpp:8]   --->   Operation 1624 'getelementptr' 'arr_addr_101' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_364 : Operation 1625 [2/2] (1.35ns)   --->   "%arr_load_101 = load i11 %arr_addr_101" [../src/matmul.cpp:8]   --->   Operation 1625 'load' 'arr_load_101' <Predicate = (!icmp_ln47_6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 365 <SV = 40> <Delay = 6.02>
ST_365 : Operation 1626 [5/5] (6.01ns)   --->   "%sum_2_6 = fadd i32 %mul9_6, i32 0" [../src/matmul.cpp:55]   --->   Operation 1626 'fadd' 'sum_2_6' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 1627 [1/4] (4.67ns)   --->   "%mul9_6_0_2 = fmul i32 %arr_load_95, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1627 'fmul' 'mul9_6_0_2' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 1628 [1/4] (4.67ns)   --->   "%mul9_6_1 = fmul i32 %arr_load_96, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1628 'fmul' 'mul9_6_1' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 1629 [2/4] (4.67ns)   --->   "%mul9_6_1_1 = fmul i32 %arr_load_97, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1629 'fmul' 'mul9_6_1_1' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 1630 [2/4] (4.67ns)   --->   "%mul9_6_1_2 = fmul i32 %arr_load_98, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1630 'fmul' 'mul9_6_1_2' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 1631 [3/4] (4.67ns)   --->   "%mul9_6_2 = fmul i32 %arr_load_99, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1631 'fmul' 'mul9_6_2' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 1632 [3/4] (4.67ns)   --->   "%mul9_6_2_1 = fmul i32 %arr_load_100, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1632 'fmul' 'mul9_6_2_1' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_365 : Operation 1633 [1/2] (1.35ns)   --->   "%arr_load_101 = load i11 %arr_addr_101" [../src/matmul.cpp:8]   --->   Operation 1633 'load' 'arr_load_101' <Predicate = (!icmp_ln47_6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_365 : Operation 1634 [4/4] (4.67ns)   --->   "%mul9_6_2_2 = fmul i32 %arr_load_101, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1634 'fmul' 'mul9_6_2_2' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 41> <Delay = 6.01>
ST_366 : Operation 1635 [4/5] (6.01ns)   --->   "%sum_2_6 = fadd i32 %mul9_6, i32 0" [../src/matmul.cpp:55]   --->   Operation 1635 'fadd' 'sum_2_6' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 1636 [1/4] (4.67ns)   --->   "%mul9_6_1_1 = fmul i32 %arr_load_97, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1636 'fmul' 'mul9_6_1_1' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 1637 [1/4] (4.67ns)   --->   "%mul9_6_1_2 = fmul i32 %arr_load_98, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1637 'fmul' 'mul9_6_1_2' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 1638 [2/4] (4.67ns)   --->   "%mul9_6_2 = fmul i32 %arr_load_99, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1638 'fmul' 'mul9_6_2' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 1639 [2/4] (4.67ns)   --->   "%mul9_6_2_1 = fmul i32 %arr_load_100, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1639 'fmul' 'mul9_6_2_1' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_366 : Operation 1640 [3/4] (4.67ns)   --->   "%mul9_6_2_2 = fmul i32 %arr_load_101, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1640 'fmul' 'mul9_6_2_2' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 42> <Delay = 6.01>
ST_367 : Operation 1641 [3/5] (6.01ns)   --->   "%sum_2_6 = fadd i32 %mul9_6, i32 0" [../src/matmul.cpp:55]   --->   Operation 1641 'fadd' 'sum_2_6' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 1642 [1/4] (4.67ns)   --->   "%mul9_6_2 = fmul i32 %arr_load_99, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1642 'fmul' 'mul9_6_2' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 1643 [1/4] (4.67ns)   --->   "%mul9_6_2_1 = fmul i32 %arr_load_100, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1643 'fmul' 'mul9_6_2_1' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_367 : Operation 1644 [2/4] (4.67ns)   --->   "%mul9_6_2_2 = fmul i32 %arr_load_101, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1644 'fmul' 'mul9_6_2_2' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 43> <Delay = 6.01>
ST_368 : Operation 1645 [2/5] (6.01ns)   --->   "%sum_2_6 = fadd i32 %mul9_6, i32 0" [../src/matmul.cpp:55]   --->   Operation 1645 'fadd' 'sum_2_6' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_368 : Operation 1646 [1/4] (4.67ns)   --->   "%mul9_6_2_2 = fmul i32 %arr_load_101, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1646 'fmul' 'mul9_6_2_2' <Predicate = (!icmp_ln47_6)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 44> <Delay = 6.01>
ST_369 : Operation 1647 [1/5] (6.01ns)   --->   "%sum_2_6 = fadd i32 %mul9_6, i32 0" [../src/matmul.cpp:55]   --->   Operation 1647 'fadd' 'sum_2_6' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 45> <Delay = 6.01>
ST_370 : Operation 1648 [5/5] (6.01ns)   --->   "%sum_2_6_0_1 = fadd i32 %sum_2_6, i32 %mul9_6_0_1" [../src/matmul.cpp:55]   --->   Operation 1648 'fadd' 'sum_2_6_0_1' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 46> <Delay = 6.01>
ST_371 : Operation 1649 [4/5] (6.01ns)   --->   "%sum_2_6_0_1 = fadd i32 %sum_2_6, i32 %mul9_6_0_1" [../src/matmul.cpp:55]   --->   Operation 1649 'fadd' 'sum_2_6_0_1' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 47> <Delay = 6.01>
ST_372 : Operation 1650 [3/5] (6.01ns)   --->   "%sum_2_6_0_1 = fadd i32 %sum_2_6, i32 %mul9_6_0_1" [../src/matmul.cpp:55]   --->   Operation 1650 'fadd' 'sum_2_6_0_1' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 48> <Delay = 6.01>
ST_373 : Operation 1651 [2/5] (6.01ns)   --->   "%sum_2_6_0_1 = fadd i32 %sum_2_6, i32 %mul9_6_0_1" [../src/matmul.cpp:55]   --->   Operation 1651 'fadd' 'sum_2_6_0_1' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 49> <Delay = 6.01>
ST_374 : Operation 1652 [1/5] (6.01ns)   --->   "%sum_2_6_0_1 = fadd i32 %sum_2_6, i32 %mul9_6_0_1" [../src/matmul.cpp:55]   --->   Operation 1652 'fadd' 'sum_2_6_0_1' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 50> <Delay = 0.00>

State 376 <SV = 51> <Delay = 6.01>
ST_376 : Operation 1653 [5/5] (6.01ns)   --->   "%sum_2_6_0_2 = fadd i32 %sum_2_6_0_1, i32 %mul9_6_0_2" [../src/matmul.cpp:55]   --->   Operation 1653 'fadd' 'sum_2_6_0_2' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 52> <Delay = 6.01>
ST_377 : Operation 1654 [4/5] (6.01ns)   --->   "%sum_2_6_0_2 = fadd i32 %sum_2_6_0_1, i32 %mul9_6_0_2" [../src/matmul.cpp:55]   --->   Operation 1654 'fadd' 'sum_2_6_0_2' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 53> <Delay = 6.01>
ST_378 : Operation 1655 [3/5] (6.01ns)   --->   "%sum_2_6_0_2 = fadd i32 %sum_2_6_0_1, i32 %mul9_6_0_2" [../src/matmul.cpp:55]   --->   Operation 1655 'fadd' 'sum_2_6_0_2' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 54> <Delay = 6.01>
ST_379 : Operation 1656 [2/5] (6.01ns)   --->   "%sum_2_6_0_2 = fadd i32 %sum_2_6_0_1, i32 %mul9_6_0_2" [../src/matmul.cpp:55]   --->   Operation 1656 'fadd' 'sum_2_6_0_2' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 55> <Delay = 6.01>
ST_380 : Operation 1657 [1/5] (6.01ns)   --->   "%sum_2_6_0_2 = fadd i32 %sum_2_6_0_1, i32 %mul9_6_0_2" [../src/matmul.cpp:55]   --->   Operation 1657 'fadd' 'sum_2_6_0_2' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 56> <Delay = 6.01>
ST_381 : Operation 1658 [5/5] (6.01ns)   --->   "%sum_2_6_1 = fadd i32 %sum_2_6_0_2, i32 %mul9_6_1" [../src/matmul.cpp:55]   --->   Operation 1658 'fadd' 'sum_2_6_1' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 57> <Delay = 6.01>
ST_382 : Operation 1659 [4/5] (6.01ns)   --->   "%sum_2_6_1 = fadd i32 %sum_2_6_0_2, i32 %mul9_6_1" [../src/matmul.cpp:55]   --->   Operation 1659 'fadd' 'sum_2_6_1' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 58> <Delay = 6.01>
ST_383 : Operation 1660 [3/5] (6.01ns)   --->   "%sum_2_6_1 = fadd i32 %sum_2_6_0_2, i32 %mul9_6_1" [../src/matmul.cpp:55]   --->   Operation 1660 'fadd' 'sum_2_6_1' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 59> <Delay = 6.01>
ST_384 : Operation 1661 [2/5] (6.01ns)   --->   "%sum_2_6_1 = fadd i32 %sum_2_6_0_2, i32 %mul9_6_1" [../src/matmul.cpp:55]   --->   Operation 1661 'fadd' 'sum_2_6_1' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 60> <Delay = 6.01>
ST_385 : Operation 1662 [1/5] (6.01ns)   --->   "%sum_2_6_1 = fadd i32 %sum_2_6_0_2, i32 %mul9_6_1" [../src/matmul.cpp:55]   --->   Operation 1662 'fadd' 'sum_2_6_1' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 61> <Delay = 0.00>

State 387 <SV = 62> <Delay = 6.01>
ST_387 : Operation 1663 [5/5] (6.01ns)   --->   "%sum_2_6_1_1 = fadd i32 %sum_2_6_1, i32 %mul9_6_1_1" [../src/matmul.cpp:55]   --->   Operation 1663 'fadd' 'sum_2_6_1_1' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 63> <Delay = 6.01>
ST_388 : Operation 1664 [4/5] (6.01ns)   --->   "%sum_2_6_1_1 = fadd i32 %sum_2_6_1, i32 %mul9_6_1_1" [../src/matmul.cpp:55]   --->   Operation 1664 'fadd' 'sum_2_6_1_1' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 64> <Delay = 6.01>
ST_389 : Operation 1665 [3/5] (6.01ns)   --->   "%sum_2_6_1_1 = fadd i32 %sum_2_6_1, i32 %mul9_6_1_1" [../src/matmul.cpp:55]   --->   Operation 1665 'fadd' 'sum_2_6_1_1' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 65> <Delay = 6.01>
ST_390 : Operation 1666 [2/5] (6.01ns)   --->   "%sum_2_6_1_1 = fadd i32 %sum_2_6_1, i32 %mul9_6_1_1" [../src/matmul.cpp:55]   --->   Operation 1666 'fadd' 'sum_2_6_1_1' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 66> <Delay = 6.01>
ST_391 : Operation 1667 [1/5] (6.01ns)   --->   "%sum_2_6_1_1 = fadd i32 %sum_2_6_1, i32 %mul9_6_1_1" [../src/matmul.cpp:55]   --->   Operation 1667 'fadd' 'sum_2_6_1_1' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 67> <Delay = 6.01>
ST_392 : Operation 1668 [5/5] (6.01ns)   --->   "%sum_2_6_1_2 = fadd i32 %sum_2_6_1_1, i32 %mul9_6_1_2" [../src/matmul.cpp:55]   --->   Operation 1668 'fadd' 'sum_2_6_1_2' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 68> <Delay = 6.01>
ST_393 : Operation 1669 [4/5] (6.01ns)   --->   "%sum_2_6_1_2 = fadd i32 %sum_2_6_1_1, i32 %mul9_6_1_2" [../src/matmul.cpp:55]   --->   Operation 1669 'fadd' 'sum_2_6_1_2' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 69> <Delay = 6.01>
ST_394 : Operation 1670 [3/5] (6.01ns)   --->   "%sum_2_6_1_2 = fadd i32 %sum_2_6_1_1, i32 %mul9_6_1_2" [../src/matmul.cpp:55]   --->   Operation 1670 'fadd' 'sum_2_6_1_2' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 70> <Delay = 6.01>
ST_395 : Operation 1671 [2/5] (6.01ns)   --->   "%sum_2_6_1_2 = fadd i32 %sum_2_6_1_1, i32 %mul9_6_1_2" [../src/matmul.cpp:55]   --->   Operation 1671 'fadd' 'sum_2_6_1_2' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 71> <Delay = 6.01>
ST_396 : Operation 1672 [1/5] (6.01ns)   --->   "%sum_2_6_1_2 = fadd i32 %sum_2_6_1_1, i32 %mul9_6_1_2" [../src/matmul.cpp:55]   --->   Operation 1672 'fadd' 'sum_2_6_1_2' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 72> <Delay = 0.00>

State 398 <SV = 73> <Delay = 6.01>
ST_398 : Operation 1673 [5/5] (6.01ns)   --->   "%sum_2_6_2 = fadd i32 %sum_2_6_1_2, i32 %mul9_6_2" [../src/matmul.cpp:55]   --->   Operation 1673 'fadd' 'sum_2_6_2' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 399 <SV = 74> <Delay = 6.01>
ST_399 : Operation 1674 [4/5] (6.01ns)   --->   "%sum_2_6_2 = fadd i32 %sum_2_6_1_2, i32 %mul9_6_2" [../src/matmul.cpp:55]   --->   Operation 1674 'fadd' 'sum_2_6_2' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 75> <Delay = 6.01>
ST_400 : Operation 1675 [3/5] (6.01ns)   --->   "%sum_2_6_2 = fadd i32 %sum_2_6_1_2, i32 %mul9_6_2" [../src/matmul.cpp:55]   --->   Operation 1675 'fadd' 'sum_2_6_2' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 401 <SV = 76> <Delay = 6.01>
ST_401 : Operation 1676 [2/5] (6.01ns)   --->   "%sum_2_6_2 = fadd i32 %sum_2_6_1_2, i32 %mul9_6_2" [../src/matmul.cpp:55]   --->   Operation 1676 'fadd' 'sum_2_6_2' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 77> <Delay = 6.01>
ST_402 : Operation 1677 [1/5] (6.01ns)   --->   "%sum_2_6_2 = fadd i32 %sum_2_6_1_2, i32 %mul9_6_2" [../src/matmul.cpp:55]   --->   Operation 1677 'fadd' 'sum_2_6_2' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 403 <SV = 78> <Delay = 6.01>
ST_403 : Operation 1678 [5/5] (6.01ns)   --->   "%sum_2_6_2_1 = fadd i32 %sum_2_6_2, i32 %mul9_6_2_1" [../src/matmul.cpp:55]   --->   Operation 1678 'fadd' 'sum_2_6_2_1' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 79> <Delay = 6.01>
ST_404 : Operation 1679 [4/5] (6.01ns)   --->   "%sum_2_6_2_1 = fadd i32 %sum_2_6_2, i32 %mul9_6_2_1" [../src/matmul.cpp:55]   --->   Operation 1679 'fadd' 'sum_2_6_2_1' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 80> <Delay = 6.01>
ST_405 : Operation 1680 [3/5] (6.01ns)   --->   "%sum_2_6_2_1 = fadd i32 %sum_2_6_2, i32 %mul9_6_2_1" [../src/matmul.cpp:55]   --->   Operation 1680 'fadd' 'sum_2_6_2_1' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 81> <Delay = 6.01>
ST_406 : Operation 1681 [2/5] (6.01ns)   --->   "%sum_2_6_2_1 = fadd i32 %sum_2_6_2, i32 %mul9_6_2_1" [../src/matmul.cpp:55]   --->   Operation 1681 'fadd' 'sum_2_6_2_1' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 82> <Delay = 6.01>
ST_407 : Operation 1682 [1/5] (6.01ns)   --->   "%sum_2_6_2_1 = fadd i32 %sum_2_6_2, i32 %mul9_6_2_1" [../src/matmul.cpp:55]   --->   Operation 1682 'fadd' 'sum_2_6_2_1' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 83> <Delay = 0.00>

State 409 <SV = 84> <Delay = 6.01>
ST_409 : Operation 1683 [5/5] (6.01ns)   --->   "%sum_2_6_2_2 = fadd i32 %sum_2_6_2_1, i32 %mul9_6_2_2" [../src/matmul.cpp:55]   --->   Operation 1683 'fadd' 'sum_2_6_2_2' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 85> <Delay = 6.01>
ST_410 : Operation 1684 [4/5] (6.01ns)   --->   "%sum_2_6_2_2 = fadd i32 %sum_2_6_2_1, i32 %mul9_6_2_2" [../src/matmul.cpp:55]   --->   Operation 1684 'fadd' 'sum_2_6_2_2' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 86> <Delay = 6.01>
ST_411 : Operation 1685 [3/5] (6.01ns)   --->   "%sum_2_6_2_2 = fadd i32 %sum_2_6_2_1, i32 %mul9_6_2_2" [../src/matmul.cpp:55]   --->   Operation 1685 'fadd' 'sum_2_6_2_2' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 87> <Delay = 6.01>
ST_412 : Operation 1686 [2/5] (6.01ns)   --->   "%sum_2_6_2_2 = fadd i32 %sum_2_6_2_1, i32 %mul9_6_2_2" [../src/matmul.cpp:55]   --->   Operation 1686 'fadd' 'sum_2_6_2_2' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 88> <Delay = 6.01>
ST_413 : Operation 1687 [1/5] (6.01ns)   --->   "%sum_2_6_2_2 = fadd i32 %sum_2_6_2_1, i32 %mul9_6_2_2" [../src/matmul.cpp:55]   --->   Operation 1687 'fadd' 'sum_2_6_2_2' <Predicate = (!icmp_ln47_6)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 89> <Delay = 1.35>
ST_414 : Operation 1688 [1/1] (0.00ns)   --->   "%t_3_6_cast = zext i33 %t_3_6" [../src/matmul.cpp:58]   --->   Operation 1688 'zext' 't_3_6_cast' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_414 : Operation 1689 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/matmul.cpp:42]   --->   Operation 1689 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_414 : Operation 1690 [1/1] (1.20ns)   --->   "%add_ln58_6 = add i33 %t_3_6, i33 1" [../src/matmul.cpp:58]   --->   Operation 1690 'add' 'add_ln58_6' <Predicate = (!icmp_ln47_6)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_414 : Operation 1691 [1/1] (0.00ns)   --->   "%out_addr_15 = getelementptr i32 %out_r, i64 0, i64 %t_3_6_cast" [../src/matmul.cpp:58]   --->   Operation 1691 'getelementptr' 'out_addr_15' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>
ST_414 : Operation 1692 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 %sum_2_6_2_2, i11 %out_addr_15" [../src/matmul.cpp:58]   --->   Operation 1692 'store' 'store_ln58' <Predicate = (!icmp_ln47_6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_414 : Operation 1693 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1693 'br' 'br_ln0' <Predicate = (!icmp_ln47_6)> <Delay = 0.00>

State 415 <SV = 36> <Delay = 2.95>
ST_415 : Operation 1694 [1/1] (1.20ns)   --->   "%add_ln44_14 = add i32 %zext_ln44_2, i32 %add_ln44_12" [../src/matmul.cpp:44]   --->   Operation 1694 'add' 'add_ln44_14' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 1695 [1/1] (1.47ns)   --->   "%add_ln44_15 = add i64 %i_0, i64 7" [../src/matmul.cpp:44]   --->   Operation 1695 'add' 'add_ln44_15' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 1696 [1/1] (1.48ns)   --->   "%icmp_ln44_7 = icmp_slt  i64 %add_ln44_15, i64 %zext_ln44_1" [../src/matmul.cpp:44]   --->   Operation 1696 'icmp' 'icmp_ln44_7' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 1697 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44_7, void %._crit_edge13.loopexit, void %.lr.ph.7" [../src/matmul.cpp:44]   --->   Operation 1697 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_415 : Operation 1698 [1/1] (0.94ns)   --->   "%empty_131 = add i11 %trunc_ln44, i11 8" [../src/matmul.cpp:44]   --->   Operation 1698 'add' 'empty_131' <Predicate = (icmp_ln44_7)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_415 : Operation 1699 [4/4] (0.69ns) (root node of the DSP)   --->   "%empty_132 = mul i11 %empty_131, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1699 'mul' 'empty_132' <Predicate = (icmp_ln44_7)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 416 <SV = 37> <Delay = 0.69>
ST_416 : Operation 1700 [3/4] (0.69ns) (root node of the DSP)   --->   "%empty_132 = mul i11 %empty_131, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1700 'mul' 'empty_132' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 417 <SV = 38> <Delay = 0.69>
ST_417 : Operation 1701 [2/4] (0.69ns) (root node of the DSP)   --->   "%empty_132 = mul i11 %empty_131, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1701 'mul' 'empty_132' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 418 <SV = 39> <Delay = 0.48>
ST_418 : Operation 1702 [1/1] (0.00ns)   --->   "%add_ln44_20_cast = sext i32 %add_ln44_14" [../src/matmul.cpp:44]   --->   Operation 1702 'sext' 'add_ln44_20_cast' <Predicate = true> <Delay = 0.00>
ST_418 : Operation 1703 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_132 = mul i11 %empty_131, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1703 'mul' 'empty_132' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_418 : Operation 1704 [1/1] (0.48ns)   --->   "%br_ln47 = br void" [../src/matmul.cpp:47]   --->   Operation 1704 'br' 'br_ln47' <Predicate = true> <Delay = 0.48>

State 419 <SV = 40> <Delay = 3.18>
ST_419 : Operation 1705 [1/1] (0.00ns)   --->   "%t_3_7 = phi i33 %add_ln58_7, void %.split4.7, i33 %add_ln44_20_cast, void %.lr.ph.7" [../src/matmul.cpp:58]   --->   Operation 1705 'phi' 't_3_7' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 1706 [1/1] (0.00ns)   --->   "%j_7 = phi i6 %add_ln47_7, void %.split4.7, i6 1, void %.lr.ph.7" [../src/matmul.cpp:47]   --->   Operation 1706 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 1707 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1707 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 1708 [1/1] (0.87ns)   --->   "%icmp_ln47_7 = icmp_eq  i6 %j_7, i6 %sub1" [../src/matmul.cpp:47]   --->   Operation 1708 'icmp' 'icmp_ln47_7' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 1709 [1/1] (0.00ns)   --->   "%empty_130 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 52, i64 0"   --->   Operation 1709 'speclooptripcount' 'empty_130' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 1710 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47_7, void %.split4.7, void %._crit_edge.loopexit.7" [../src/matmul.cpp:47]   --->   Operation 1710 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_419 : Operation 1711 [1/1] (0.00ns)   --->   "%j_7_cast = zext i6 %j_7" [../src/matmul.cpp:47]   --->   Operation 1711 'zext' 'j_7_cast' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_419 : Operation 1712 [1/1] (0.88ns)   --->   "%empty_133 = add i6 %j_7, i6 63" [../src/matmul.cpp:47]   --->   Operation 1712 'add' 'empty_133' <Predicate = (!icmp_ln47_7)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 1713 [1/1] (0.00ns)   --->   "%zext_ln8_109 = zext i6 %empty_133" [../src/matmul.cpp:8]   --->   Operation 1713 'zext' 'zext_ln8_109' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_419 : Operation 1714 [1/1] (0.94ns)   --->   "%add_ln8_102 = add i11 %zext_ln8_109, i11 %empty_124" [../src/matmul.cpp:8]   --->   Operation 1714 'add' 'add_ln8_102' <Predicate = (!icmp_ln47_7)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 1715 [1/1] (0.00ns)   --->   "%zext_ln8_110 = zext i11 %add_ln8_102" [../src/matmul.cpp:8]   --->   Operation 1715 'zext' 'zext_ln8_110' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_419 : Operation 1716 [1/1] (0.00ns)   --->   "%arr_addr_102 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_110" [../src/matmul.cpp:8]   --->   Operation 1716 'getelementptr' 'arr_addr_102' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_419 : Operation 1717 [2/2] (1.35ns)   --->   "%arr_load_102 = load i11 %arr_addr_102" [../src/matmul.cpp:8]   --->   Operation 1717 'load' 'arr_load_102' <Predicate = (!icmp_ln47_7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_419 : Operation 1718 [1/1] (0.94ns)   --->   "%add_ln8_103 = add i11 %j_7_cast, i11 %empty_124" [../src/matmul.cpp:8]   --->   Operation 1718 'add' 'add_ln8_103' <Predicate = (!icmp_ln47_7)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_419 : Operation 1719 [1/1] (0.00ns)   --->   "%zext_ln8_111 = zext i11 %add_ln8_103" [../src/matmul.cpp:8]   --->   Operation 1719 'zext' 'zext_ln8_111' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_419 : Operation 1720 [1/1] (0.00ns)   --->   "%arr_addr_103 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_111" [../src/matmul.cpp:8]   --->   Operation 1720 'getelementptr' 'arr_addr_103' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_419 : Operation 1721 [2/2] (1.35ns)   --->   "%arr_load_103 = load i11 %arr_addr_103" [../src/matmul.cpp:8]   --->   Operation 1721 'load' 'arr_load_103' <Predicate = (!icmp_ln47_7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 420 <SV = 41> <Delay = 6.02>
ST_420 : Operation 1722 [1/2] (1.35ns)   --->   "%arr_load_102 = load i11 %arr_addr_102" [../src/matmul.cpp:8]   --->   Operation 1722 'load' 'arr_load_102' <Predicate = (!icmp_ln47_7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_420 : Operation 1723 [4/4] (4.67ns)   --->   "%mul9_7 = fmul i32 %arr_load_102, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1723 'fmul' 'mul9_7' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_420 : Operation 1724 [1/2] (1.35ns)   --->   "%arr_load_103 = load i11 %arr_addr_103" [../src/matmul.cpp:8]   --->   Operation 1724 'load' 'arr_load_103' <Predicate = (!icmp_ln47_7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_420 : Operation 1725 [4/4] (4.67ns)   --->   "%mul9_7_0_1 = fmul i32 %arr_load_103, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1725 'fmul' 'mul9_7_0_1' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_420 : Operation 1726 [1/1] (0.94ns)   --->   "%add_ln8_104 = add i11 %add_ln8_102, i11 2" [../src/matmul.cpp:8]   --->   Operation 1726 'add' 'add_ln8_104' <Predicate = (!icmp_ln47_7)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_420 : Operation 1727 [1/1] (0.00ns)   --->   "%zext_ln8_112 = zext i11 %add_ln8_104" [../src/matmul.cpp:8]   --->   Operation 1727 'zext' 'zext_ln8_112' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_420 : Operation 1728 [1/1] (0.00ns)   --->   "%arr_addr_104 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_112" [../src/matmul.cpp:8]   --->   Operation 1728 'getelementptr' 'arr_addr_104' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_420 : Operation 1729 [2/2] (1.35ns)   --->   "%arr_load_104 = load i11 %arr_addr_104" [../src/matmul.cpp:8]   --->   Operation 1729 'load' 'arr_load_104' <Predicate = (!icmp_ln47_7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_420 : Operation 1730 [1/1] (0.94ns)   --->   "%add_ln8_105 = add i11 %zext_ln8_109, i11 %empty_128" [../src/matmul.cpp:8]   --->   Operation 1730 'add' 'add_ln8_105' <Predicate = (!icmp_ln47_7)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_420 : Operation 1731 [1/1] (0.00ns)   --->   "%zext_ln8_113 = zext i11 %add_ln8_105" [../src/matmul.cpp:8]   --->   Operation 1731 'zext' 'zext_ln8_113' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_420 : Operation 1732 [1/1] (0.00ns)   --->   "%arr_addr_105 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_113" [../src/matmul.cpp:8]   --->   Operation 1732 'getelementptr' 'arr_addr_105' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_420 : Operation 1733 [2/2] (1.35ns)   --->   "%arr_load_105 = load i11 %arr_addr_105" [../src/matmul.cpp:8]   --->   Operation 1733 'load' 'arr_load_105' <Predicate = (!icmp_ln47_7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 421 <SV = 42> <Delay = 6.02>
ST_421 : Operation 1734 [3/4] (4.67ns)   --->   "%mul9_7 = fmul i32 %arr_load_102, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1734 'fmul' 'mul9_7' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_421 : Operation 1735 [3/4] (4.67ns)   --->   "%mul9_7_0_1 = fmul i32 %arr_load_103, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1735 'fmul' 'mul9_7_0_1' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_421 : Operation 1736 [1/2] (1.35ns)   --->   "%arr_load_104 = load i11 %arr_addr_104" [../src/matmul.cpp:8]   --->   Operation 1736 'load' 'arr_load_104' <Predicate = (!icmp_ln47_7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_421 : Operation 1737 [4/4] (4.67ns)   --->   "%mul9_7_0_2 = fmul i32 %arr_load_104, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1737 'fmul' 'mul9_7_0_2' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_421 : Operation 1738 [1/2] (1.35ns)   --->   "%arr_load_105 = load i11 %arr_addr_105" [../src/matmul.cpp:8]   --->   Operation 1738 'load' 'arr_load_105' <Predicate = (!icmp_ln47_7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_421 : Operation 1739 [4/4] (4.67ns)   --->   "%mul9_7_1 = fmul i32 %arr_load_105, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1739 'fmul' 'mul9_7_1' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_421 : Operation 1740 [1/1] (0.94ns)   --->   "%add_ln8_106 = add i11 %j_7_cast, i11 %empty_128" [../src/matmul.cpp:8]   --->   Operation 1740 'add' 'add_ln8_106' <Predicate = (!icmp_ln47_7)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_421 : Operation 1741 [1/1] (0.00ns)   --->   "%zext_ln8_114 = zext i11 %add_ln8_106" [../src/matmul.cpp:8]   --->   Operation 1741 'zext' 'zext_ln8_114' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_421 : Operation 1742 [1/1] (0.00ns)   --->   "%arr_addr_106 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_114" [../src/matmul.cpp:8]   --->   Operation 1742 'getelementptr' 'arr_addr_106' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_421 : Operation 1743 [2/2] (1.35ns)   --->   "%arr_load_106 = load i11 %arr_addr_106" [../src/matmul.cpp:8]   --->   Operation 1743 'load' 'arr_load_106' <Predicate = (!icmp_ln47_7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_421 : Operation 1744 [1/1] (0.94ns)   --->   "%add_ln8_107 = add i11 %add_ln8_105, i11 2" [../src/matmul.cpp:8]   --->   Operation 1744 'add' 'add_ln8_107' <Predicate = (!icmp_ln47_7)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_421 : Operation 1745 [1/1] (0.00ns)   --->   "%zext_ln8_115 = zext i11 %add_ln8_107" [../src/matmul.cpp:8]   --->   Operation 1745 'zext' 'zext_ln8_115' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_421 : Operation 1746 [1/1] (0.00ns)   --->   "%arr_addr_107 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_115" [../src/matmul.cpp:8]   --->   Operation 1746 'getelementptr' 'arr_addr_107' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_421 : Operation 1747 [2/2] (1.35ns)   --->   "%arr_load_107 = load i11 %arr_addr_107" [../src/matmul.cpp:8]   --->   Operation 1747 'load' 'arr_load_107' <Predicate = (!icmp_ln47_7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 422 <SV = 43> <Delay = 6.02>
ST_422 : Operation 1748 [2/4] (4.67ns)   --->   "%mul9_7 = fmul i32 %arr_load_102, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1748 'fmul' 'mul9_7' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 1749 [2/4] (4.67ns)   --->   "%mul9_7_0_1 = fmul i32 %arr_load_103, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1749 'fmul' 'mul9_7_0_1' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 1750 [3/4] (4.67ns)   --->   "%mul9_7_0_2 = fmul i32 %arr_load_104, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1750 'fmul' 'mul9_7_0_2' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 1751 [3/4] (4.67ns)   --->   "%mul9_7_1 = fmul i32 %arr_load_105, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1751 'fmul' 'mul9_7_1' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 1752 [1/2] (1.35ns)   --->   "%arr_load_106 = load i11 %arr_addr_106" [../src/matmul.cpp:8]   --->   Operation 1752 'load' 'arr_load_106' <Predicate = (!icmp_ln47_7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_422 : Operation 1753 [4/4] (4.67ns)   --->   "%mul9_7_1_1 = fmul i32 %arr_load_106, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1753 'fmul' 'mul9_7_1_1' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 1754 [1/2] (1.35ns)   --->   "%arr_load_107 = load i11 %arr_addr_107" [../src/matmul.cpp:8]   --->   Operation 1754 'load' 'arr_load_107' <Predicate = (!icmp_ln47_7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_422 : Operation 1755 [4/4] (4.67ns)   --->   "%mul9_7_1_2 = fmul i32 %arr_load_107, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1755 'fmul' 'mul9_7_1_2' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 1756 [1/1] (0.94ns)   --->   "%add_ln8_108 = add i11 %zext_ln8_109, i11 %empty_132" [../src/matmul.cpp:8]   --->   Operation 1756 'add' 'add_ln8_108' <Predicate = (!icmp_ln47_7)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 1757 [1/1] (0.00ns)   --->   "%zext_ln8_116 = zext i11 %add_ln8_108" [../src/matmul.cpp:8]   --->   Operation 1757 'zext' 'zext_ln8_116' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_422 : Operation 1758 [1/1] (0.00ns)   --->   "%arr_addr_108 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_116" [../src/matmul.cpp:8]   --->   Operation 1758 'getelementptr' 'arr_addr_108' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_422 : Operation 1759 [2/2] (1.35ns)   --->   "%arr_load_108 = load i11 %arr_addr_108" [../src/matmul.cpp:8]   --->   Operation 1759 'load' 'arr_load_108' <Predicate = (!icmp_ln47_7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_422 : Operation 1760 [1/1] (0.94ns)   --->   "%add_ln8_109 = add i11 %j_7_cast, i11 %empty_132" [../src/matmul.cpp:8]   --->   Operation 1760 'add' 'add_ln8_109' <Predicate = (!icmp_ln47_7)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_422 : Operation 1761 [1/1] (0.00ns)   --->   "%zext_ln8_117 = zext i11 %add_ln8_109" [../src/matmul.cpp:8]   --->   Operation 1761 'zext' 'zext_ln8_117' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_422 : Operation 1762 [1/1] (0.00ns)   --->   "%arr_addr_109 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_117" [../src/matmul.cpp:8]   --->   Operation 1762 'getelementptr' 'arr_addr_109' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_422 : Operation 1763 [2/2] (1.35ns)   --->   "%arr_load_109 = load i11 %arr_addr_109" [../src/matmul.cpp:8]   --->   Operation 1763 'load' 'arr_load_109' <Predicate = (!icmp_ln47_7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 423 <SV = 44> <Delay = 6.02>
ST_423 : Operation 1764 [1/1] (0.88ns)   --->   "%add_ln47_7 = add i6 %j_7, i6 1" [../src/matmul.cpp:47]   --->   Operation 1764 'add' 'add_ln47_7' <Predicate = (!icmp_ln47_7)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 1765 [1/4] (4.67ns)   --->   "%mul9_7 = fmul i32 %arr_load_102, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1765 'fmul' 'mul9_7' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 1766 [1/4] (4.67ns)   --->   "%mul9_7_0_1 = fmul i32 %arr_load_103, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1766 'fmul' 'mul9_7_0_1' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 1767 [2/4] (4.67ns)   --->   "%mul9_7_0_2 = fmul i32 %arr_load_104, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1767 'fmul' 'mul9_7_0_2' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 1768 [2/4] (4.67ns)   --->   "%mul9_7_1 = fmul i32 %arr_load_105, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1768 'fmul' 'mul9_7_1' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 1769 [3/4] (4.67ns)   --->   "%mul9_7_1_1 = fmul i32 %arr_load_106, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1769 'fmul' 'mul9_7_1_1' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 1770 [3/4] (4.67ns)   --->   "%mul9_7_1_2 = fmul i32 %arr_load_107, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1770 'fmul' 'mul9_7_1_2' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 1771 [1/2] (1.35ns)   --->   "%arr_load_108 = load i11 %arr_addr_108" [../src/matmul.cpp:8]   --->   Operation 1771 'load' 'arr_load_108' <Predicate = (!icmp_ln47_7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_423 : Operation 1772 [4/4] (4.67ns)   --->   "%mul9_7_2 = fmul i32 %arr_load_108, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1772 'fmul' 'mul9_7_2' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 1773 [1/2] (1.35ns)   --->   "%arr_load_109 = load i11 %arr_addr_109" [../src/matmul.cpp:8]   --->   Operation 1773 'load' 'arr_load_109' <Predicate = (!icmp_ln47_7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_423 : Operation 1774 [4/4] (4.67ns)   --->   "%mul9_7_2_1 = fmul i32 %arr_load_109, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1774 'fmul' 'mul9_7_2_1' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 1775 [1/1] (0.94ns)   --->   "%add_ln8_110 = add i11 %add_ln8_108, i11 2" [../src/matmul.cpp:8]   --->   Operation 1775 'add' 'add_ln8_110' <Predicate = (!icmp_ln47_7)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_423 : Operation 1776 [1/1] (0.00ns)   --->   "%zext_ln8_118 = zext i11 %add_ln8_110" [../src/matmul.cpp:8]   --->   Operation 1776 'zext' 'zext_ln8_118' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_423 : Operation 1777 [1/1] (0.00ns)   --->   "%arr_addr_110 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_118" [../src/matmul.cpp:8]   --->   Operation 1777 'getelementptr' 'arr_addr_110' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_423 : Operation 1778 [2/2] (1.35ns)   --->   "%arr_load_110 = load i11 %arr_addr_110" [../src/matmul.cpp:8]   --->   Operation 1778 'load' 'arr_load_110' <Predicate = (!icmp_ln47_7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 424 <SV = 45> <Delay = 6.02>
ST_424 : Operation 1779 [5/5] (6.01ns)   --->   "%sum_2_7 = fadd i32 %mul9_7, i32 0" [../src/matmul.cpp:55]   --->   Operation 1779 'fadd' 'sum_2_7' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_424 : Operation 1780 [1/4] (4.67ns)   --->   "%mul9_7_0_2 = fmul i32 %arr_load_104, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1780 'fmul' 'mul9_7_0_2' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_424 : Operation 1781 [1/4] (4.67ns)   --->   "%mul9_7_1 = fmul i32 %arr_load_105, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1781 'fmul' 'mul9_7_1' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_424 : Operation 1782 [2/4] (4.67ns)   --->   "%mul9_7_1_1 = fmul i32 %arr_load_106, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1782 'fmul' 'mul9_7_1_1' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_424 : Operation 1783 [2/4] (4.67ns)   --->   "%mul9_7_1_2 = fmul i32 %arr_load_107, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1783 'fmul' 'mul9_7_1_2' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_424 : Operation 1784 [3/4] (4.67ns)   --->   "%mul9_7_2 = fmul i32 %arr_load_108, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1784 'fmul' 'mul9_7_2' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_424 : Operation 1785 [3/4] (4.67ns)   --->   "%mul9_7_2_1 = fmul i32 %arr_load_109, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1785 'fmul' 'mul9_7_2_1' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_424 : Operation 1786 [1/2] (1.35ns)   --->   "%arr_load_110 = load i11 %arr_addr_110" [../src/matmul.cpp:8]   --->   Operation 1786 'load' 'arr_load_110' <Predicate = (!icmp_ln47_7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_424 : Operation 1787 [4/4] (4.67ns)   --->   "%mul9_7_2_2 = fmul i32 %arr_load_110, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1787 'fmul' 'mul9_7_2_2' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 425 <SV = 46> <Delay = 6.01>
ST_425 : Operation 1788 [4/5] (6.01ns)   --->   "%sum_2_7 = fadd i32 %mul9_7, i32 0" [../src/matmul.cpp:55]   --->   Operation 1788 'fadd' 'sum_2_7' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_425 : Operation 1789 [1/4] (4.67ns)   --->   "%mul9_7_1_1 = fmul i32 %arr_load_106, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1789 'fmul' 'mul9_7_1_1' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_425 : Operation 1790 [1/4] (4.67ns)   --->   "%mul9_7_1_2 = fmul i32 %arr_load_107, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1790 'fmul' 'mul9_7_1_2' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_425 : Operation 1791 [2/4] (4.67ns)   --->   "%mul9_7_2 = fmul i32 %arr_load_108, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1791 'fmul' 'mul9_7_2' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_425 : Operation 1792 [2/4] (4.67ns)   --->   "%mul9_7_2_1 = fmul i32 %arr_load_109, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1792 'fmul' 'mul9_7_2_1' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_425 : Operation 1793 [3/4] (4.67ns)   --->   "%mul9_7_2_2 = fmul i32 %arr_load_110, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1793 'fmul' 'mul9_7_2_2' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 426 <SV = 47> <Delay = 6.01>
ST_426 : Operation 1794 [3/5] (6.01ns)   --->   "%sum_2_7 = fadd i32 %mul9_7, i32 0" [../src/matmul.cpp:55]   --->   Operation 1794 'fadd' 'sum_2_7' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 1795 [1/4] (4.67ns)   --->   "%mul9_7_2 = fmul i32 %arr_load_108, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1795 'fmul' 'mul9_7_2' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 1796 [1/4] (4.67ns)   --->   "%mul9_7_2_1 = fmul i32 %arr_load_109, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1796 'fmul' 'mul9_7_2_1' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_426 : Operation 1797 [2/4] (4.67ns)   --->   "%mul9_7_2_2 = fmul i32 %arr_load_110, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1797 'fmul' 'mul9_7_2_2' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 427 <SV = 48> <Delay = 6.01>
ST_427 : Operation 1798 [2/5] (6.01ns)   --->   "%sum_2_7 = fadd i32 %mul9_7, i32 0" [../src/matmul.cpp:55]   --->   Operation 1798 'fadd' 'sum_2_7' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_427 : Operation 1799 [1/4] (4.67ns)   --->   "%mul9_7_2_2 = fmul i32 %arr_load_110, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1799 'fmul' 'mul9_7_2_2' <Predicate = (!icmp_ln47_7)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 428 <SV = 49> <Delay = 6.01>
ST_428 : Operation 1800 [1/5] (6.01ns)   --->   "%sum_2_7 = fadd i32 %mul9_7, i32 0" [../src/matmul.cpp:55]   --->   Operation 1800 'fadd' 'sum_2_7' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 429 <SV = 50> <Delay = 6.01>
ST_429 : Operation 1801 [5/5] (6.01ns)   --->   "%sum_2_7_0_1 = fadd i32 %sum_2_7, i32 %mul9_7_0_1" [../src/matmul.cpp:55]   --->   Operation 1801 'fadd' 'sum_2_7_0_1' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 430 <SV = 51> <Delay = 6.01>
ST_430 : Operation 1802 [4/5] (6.01ns)   --->   "%sum_2_7_0_1 = fadd i32 %sum_2_7, i32 %mul9_7_0_1" [../src/matmul.cpp:55]   --->   Operation 1802 'fadd' 'sum_2_7_0_1' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 431 <SV = 52> <Delay = 6.01>
ST_431 : Operation 1803 [3/5] (6.01ns)   --->   "%sum_2_7_0_1 = fadd i32 %sum_2_7, i32 %mul9_7_0_1" [../src/matmul.cpp:55]   --->   Operation 1803 'fadd' 'sum_2_7_0_1' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 432 <SV = 53> <Delay = 6.01>
ST_432 : Operation 1804 [2/5] (6.01ns)   --->   "%sum_2_7_0_1 = fadd i32 %sum_2_7, i32 %mul9_7_0_1" [../src/matmul.cpp:55]   --->   Operation 1804 'fadd' 'sum_2_7_0_1' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 433 <SV = 54> <Delay = 6.01>
ST_433 : Operation 1805 [1/5] (6.01ns)   --->   "%sum_2_7_0_1 = fadd i32 %sum_2_7, i32 %mul9_7_0_1" [../src/matmul.cpp:55]   --->   Operation 1805 'fadd' 'sum_2_7_0_1' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 434 <SV = 55> <Delay = 0.00>

State 435 <SV = 56> <Delay = 6.01>
ST_435 : Operation 1806 [5/5] (6.01ns)   --->   "%sum_2_7_0_2 = fadd i32 %sum_2_7_0_1, i32 %mul9_7_0_2" [../src/matmul.cpp:55]   --->   Operation 1806 'fadd' 'sum_2_7_0_2' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 436 <SV = 57> <Delay = 6.01>
ST_436 : Operation 1807 [4/5] (6.01ns)   --->   "%sum_2_7_0_2 = fadd i32 %sum_2_7_0_1, i32 %mul9_7_0_2" [../src/matmul.cpp:55]   --->   Operation 1807 'fadd' 'sum_2_7_0_2' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 437 <SV = 58> <Delay = 6.01>
ST_437 : Operation 1808 [3/5] (6.01ns)   --->   "%sum_2_7_0_2 = fadd i32 %sum_2_7_0_1, i32 %mul9_7_0_2" [../src/matmul.cpp:55]   --->   Operation 1808 'fadd' 'sum_2_7_0_2' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 438 <SV = 59> <Delay = 6.01>
ST_438 : Operation 1809 [2/5] (6.01ns)   --->   "%sum_2_7_0_2 = fadd i32 %sum_2_7_0_1, i32 %mul9_7_0_2" [../src/matmul.cpp:55]   --->   Operation 1809 'fadd' 'sum_2_7_0_2' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 439 <SV = 60> <Delay = 6.01>
ST_439 : Operation 1810 [1/5] (6.01ns)   --->   "%sum_2_7_0_2 = fadd i32 %sum_2_7_0_1, i32 %mul9_7_0_2" [../src/matmul.cpp:55]   --->   Operation 1810 'fadd' 'sum_2_7_0_2' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 440 <SV = 61> <Delay = 6.01>
ST_440 : Operation 1811 [5/5] (6.01ns)   --->   "%sum_2_7_1 = fadd i32 %sum_2_7_0_2, i32 %mul9_7_1" [../src/matmul.cpp:55]   --->   Operation 1811 'fadd' 'sum_2_7_1' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 441 <SV = 62> <Delay = 6.01>
ST_441 : Operation 1812 [4/5] (6.01ns)   --->   "%sum_2_7_1 = fadd i32 %sum_2_7_0_2, i32 %mul9_7_1" [../src/matmul.cpp:55]   --->   Operation 1812 'fadd' 'sum_2_7_1' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 442 <SV = 63> <Delay = 6.01>
ST_442 : Operation 1813 [3/5] (6.01ns)   --->   "%sum_2_7_1 = fadd i32 %sum_2_7_0_2, i32 %mul9_7_1" [../src/matmul.cpp:55]   --->   Operation 1813 'fadd' 'sum_2_7_1' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 443 <SV = 64> <Delay = 6.01>
ST_443 : Operation 1814 [2/5] (6.01ns)   --->   "%sum_2_7_1 = fadd i32 %sum_2_7_0_2, i32 %mul9_7_1" [../src/matmul.cpp:55]   --->   Operation 1814 'fadd' 'sum_2_7_1' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 444 <SV = 65> <Delay = 6.01>
ST_444 : Operation 1815 [1/5] (6.01ns)   --->   "%sum_2_7_1 = fadd i32 %sum_2_7_0_2, i32 %mul9_7_1" [../src/matmul.cpp:55]   --->   Operation 1815 'fadd' 'sum_2_7_1' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 445 <SV = 66> <Delay = 0.00>

State 446 <SV = 67> <Delay = 6.01>
ST_446 : Operation 1816 [5/5] (6.01ns)   --->   "%sum_2_7_1_1 = fadd i32 %sum_2_7_1, i32 %mul9_7_1_1" [../src/matmul.cpp:55]   --->   Operation 1816 'fadd' 'sum_2_7_1_1' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 447 <SV = 68> <Delay = 6.01>
ST_447 : Operation 1817 [4/5] (6.01ns)   --->   "%sum_2_7_1_1 = fadd i32 %sum_2_7_1, i32 %mul9_7_1_1" [../src/matmul.cpp:55]   --->   Operation 1817 'fadd' 'sum_2_7_1_1' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 448 <SV = 69> <Delay = 6.01>
ST_448 : Operation 1818 [3/5] (6.01ns)   --->   "%sum_2_7_1_1 = fadd i32 %sum_2_7_1, i32 %mul9_7_1_1" [../src/matmul.cpp:55]   --->   Operation 1818 'fadd' 'sum_2_7_1_1' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 449 <SV = 70> <Delay = 6.01>
ST_449 : Operation 1819 [2/5] (6.01ns)   --->   "%sum_2_7_1_1 = fadd i32 %sum_2_7_1, i32 %mul9_7_1_1" [../src/matmul.cpp:55]   --->   Operation 1819 'fadd' 'sum_2_7_1_1' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 450 <SV = 71> <Delay = 6.01>
ST_450 : Operation 1820 [1/5] (6.01ns)   --->   "%sum_2_7_1_1 = fadd i32 %sum_2_7_1, i32 %mul9_7_1_1" [../src/matmul.cpp:55]   --->   Operation 1820 'fadd' 'sum_2_7_1_1' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 451 <SV = 72> <Delay = 6.01>
ST_451 : Operation 1821 [5/5] (6.01ns)   --->   "%sum_2_7_1_2 = fadd i32 %sum_2_7_1_1, i32 %mul9_7_1_2" [../src/matmul.cpp:55]   --->   Operation 1821 'fadd' 'sum_2_7_1_2' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 452 <SV = 73> <Delay = 6.01>
ST_452 : Operation 1822 [4/5] (6.01ns)   --->   "%sum_2_7_1_2 = fadd i32 %sum_2_7_1_1, i32 %mul9_7_1_2" [../src/matmul.cpp:55]   --->   Operation 1822 'fadd' 'sum_2_7_1_2' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 453 <SV = 74> <Delay = 6.01>
ST_453 : Operation 1823 [3/5] (6.01ns)   --->   "%sum_2_7_1_2 = fadd i32 %sum_2_7_1_1, i32 %mul9_7_1_2" [../src/matmul.cpp:55]   --->   Operation 1823 'fadd' 'sum_2_7_1_2' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 454 <SV = 75> <Delay = 6.01>
ST_454 : Operation 1824 [2/5] (6.01ns)   --->   "%sum_2_7_1_2 = fadd i32 %sum_2_7_1_1, i32 %mul9_7_1_2" [../src/matmul.cpp:55]   --->   Operation 1824 'fadd' 'sum_2_7_1_2' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 455 <SV = 76> <Delay = 6.01>
ST_455 : Operation 1825 [1/5] (6.01ns)   --->   "%sum_2_7_1_2 = fadd i32 %sum_2_7_1_1, i32 %mul9_7_1_2" [../src/matmul.cpp:55]   --->   Operation 1825 'fadd' 'sum_2_7_1_2' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 456 <SV = 77> <Delay = 0.00>

State 457 <SV = 78> <Delay = 6.01>
ST_457 : Operation 1826 [5/5] (6.01ns)   --->   "%sum_2_7_2 = fadd i32 %sum_2_7_1_2, i32 %mul9_7_2" [../src/matmul.cpp:55]   --->   Operation 1826 'fadd' 'sum_2_7_2' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 458 <SV = 79> <Delay = 6.01>
ST_458 : Operation 1827 [4/5] (6.01ns)   --->   "%sum_2_7_2 = fadd i32 %sum_2_7_1_2, i32 %mul9_7_2" [../src/matmul.cpp:55]   --->   Operation 1827 'fadd' 'sum_2_7_2' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 459 <SV = 80> <Delay = 6.01>
ST_459 : Operation 1828 [3/5] (6.01ns)   --->   "%sum_2_7_2 = fadd i32 %sum_2_7_1_2, i32 %mul9_7_2" [../src/matmul.cpp:55]   --->   Operation 1828 'fadd' 'sum_2_7_2' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 460 <SV = 81> <Delay = 6.01>
ST_460 : Operation 1829 [2/5] (6.01ns)   --->   "%sum_2_7_2 = fadd i32 %sum_2_7_1_2, i32 %mul9_7_2" [../src/matmul.cpp:55]   --->   Operation 1829 'fadd' 'sum_2_7_2' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 461 <SV = 82> <Delay = 6.01>
ST_461 : Operation 1830 [1/5] (6.01ns)   --->   "%sum_2_7_2 = fadd i32 %sum_2_7_1_2, i32 %mul9_7_2" [../src/matmul.cpp:55]   --->   Operation 1830 'fadd' 'sum_2_7_2' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 462 <SV = 83> <Delay = 6.01>
ST_462 : Operation 1831 [5/5] (6.01ns)   --->   "%sum_2_7_2_1 = fadd i32 %sum_2_7_2, i32 %mul9_7_2_1" [../src/matmul.cpp:55]   --->   Operation 1831 'fadd' 'sum_2_7_2_1' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 463 <SV = 84> <Delay = 6.01>
ST_463 : Operation 1832 [4/5] (6.01ns)   --->   "%sum_2_7_2_1 = fadd i32 %sum_2_7_2, i32 %mul9_7_2_1" [../src/matmul.cpp:55]   --->   Operation 1832 'fadd' 'sum_2_7_2_1' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 464 <SV = 85> <Delay = 6.01>
ST_464 : Operation 1833 [3/5] (6.01ns)   --->   "%sum_2_7_2_1 = fadd i32 %sum_2_7_2, i32 %mul9_7_2_1" [../src/matmul.cpp:55]   --->   Operation 1833 'fadd' 'sum_2_7_2_1' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 465 <SV = 86> <Delay = 6.01>
ST_465 : Operation 1834 [2/5] (6.01ns)   --->   "%sum_2_7_2_1 = fadd i32 %sum_2_7_2, i32 %mul9_7_2_1" [../src/matmul.cpp:55]   --->   Operation 1834 'fadd' 'sum_2_7_2_1' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 466 <SV = 87> <Delay = 6.01>
ST_466 : Operation 1835 [1/5] (6.01ns)   --->   "%sum_2_7_2_1 = fadd i32 %sum_2_7_2, i32 %mul9_7_2_1" [../src/matmul.cpp:55]   --->   Operation 1835 'fadd' 'sum_2_7_2_1' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 467 <SV = 88> <Delay = 0.00>

State 468 <SV = 89> <Delay = 6.01>
ST_468 : Operation 1836 [5/5] (6.01ns)   --->   "%sum_2_7_2_2 = fadd i32 %sum_2_7_2_1, i32 %mul9_7_2_2" [../src/matmul.cpp:55]   --->   Operation 1836 'fadd' 'sum_2_7_2_2' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 469 <SV = 90> <Delay = 6.01>
ST_469 : Operation 1837 [4/5] (6.01ns)   --->   "%sum_2_7_2_2 = fadd i32 %sum_2_7_2_1, i32 %mul9_7_2_2" [../src/matmul.cpp:55]   --->   Operation 1837 'fadd' 'sum_2_7_2_2' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 470 <SV = 91> <Delay = 6.01>
ST_470 : Operation 1838 [3/5] (6.01ns)   --->   "%sum_2_7_2_2 = fadd i32 %sum_2_7_2_1, i32 %mul9_7_2_2" [../src/matmul.cpp:55]   --->   Operation 1838 'fadd' 'sum_2_7_2_2' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 471 <SV = 92> <Delay = 6.01>
ST_471 : Operation 1839 [2/5] (6.01ns)   --->   "%sum_2_7_2_2 = fadd i32 %sum_2_7_2_1, i32 %mul9_7_2_2" [../src/matmul.cpp:55]   --->   Operation 1839 'fadd' 'sum_2_7_2_2' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 472 <SV = 93> <Delay = 6.01>
ST_472 : Operation 1840 [1/5] (6.01ns)   --->   "%sum_2_7_2_2 = fadd i32 %sum_2_7_2_1, i32 %mul9_7_2_2" [../src/matmul.cpp:55]   --->   Operation 1840 'fadd' 'sum_2_7_2_2' <Predicate = (!icmp_ln47_7)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 473 <SV = 94> <Delay = 1.35>
ST_473 : Operation 1841 [1/1] (0.00ns)   --->   "%t_3_7_cast = zext i33 %t_3_7" [../src/matmul.cpp:58]   --->   Operation 1841 'zext' 't_3_7_cast' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_473 : Operation 1842 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/matmul.cpp:42]   --->   Operation 1842 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_473 : Operation 1843 [1/1] (1.20ns)   --->   "%add_ln58_7 = add i33 %t_3_7, i33 1" [../src/matmul.cpp:58]   --->   Operation 1843 'add' 'add_ln58_7' <Predicate = (!icmp_ln47_7)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_473 : Operation 1844 [1/1] (0.00ns)   --->   "%out_addr_16 = getelementptr i32 %out_r, i64 0, i64 %t_3_7_cast" [../src/matmul.cpp:58]   --->   Operation 1844 'getelementptr' 'out_addr_16' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>
ST_473 : Operation 1845 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 %sum_2_7_2_2, i11 %out_addr_16" [../src/matmul.cpp:58]   --->   Operation 1845 'store' 'store_ln58' <Predicate = (!icmp_ln47_7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_473 : Operation 1846 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1846 'br' 'br_ln0' <Predicate = (!icmp_ln47_7)> <Delay = 0.00>

State 474 <SV = 41> <Delay = 2.95>
ST_474 : Operation 1847 [1/1] (1.20ns)   --->   "%add_ln44_16 = add i32 %zext_ln44_2, i32 %add_ln44_14" [../src/matmul.cpp:44]   --->   Operation 1847 'add' 'add_ln44_16' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_474 : Operation 1848 [1/1] (1.47ns)   --->   "%add_ln44_17 = add i64 %i_0, i64 8" [../src/matmul.cpp:44]   --->   Operation 1848 'add' 'add_ln44_17' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_474 : Operation 1849 [1/1] (1.48ns)   --->   "%icmp_ln44_8 = icmp_slt  i64 %add_ln44_17, i64 %zext_ln44_1" [../src/matmul.cpp:44]   --->   Operation 1849 'icmp' 'icmp_ln44_8' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_474 : Operation 1850 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44_8, void %._crit_edge13.loopexit, void %.lr.ph.8" [../src/matmul.cpp:44]   --->   Operation 1850 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_474 : Operation 1851 [1/1] (0.94ns)   --->   "%empty_135 = add i11 %trunc_ln44, i11 9" [../src/matmul.cpp:44]   --->   Operation 1851 'add' 'empty_135' <Predicate = (icmp_ln44_8)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_474 : Operation 1852 [4/4] (0.69ns) (root node of the DSP)   --->   "%empty_136 = mul i11 %empty_135, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1852 'mul' 'empty_136' <Predicate = (icmp_ln44_8)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 475 <SV = 42> <Delay = 0.69>
ST_475 : Operation 1853 [3/4] (0.69ns) (root node of the DSP)   --->   "%empty_136 = mul i11 %empty_135, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1853 'mul' 'empty_136' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 476 <SV = 43> <Delay = 0.69>
ST_476 : Operation 1854 [2/4] (0.69ns) (root node of the DSP)   --->   "%empty_136 = mul i11 %empty_135, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1854 'mul' 'empty_136' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 477 <SV = 44> <Delay = 0.48>
ST_477 : Operation 1855 [1/1] (0.00ns)   --->   "%add_ln44_23_cast = sext i32 %add_ln44_16" [../src/matmul.cpp:44]   --->   Operation 1855 'sext' 'add_ln44_23_cast' <Predicate = true> <Delay = 0.00>
ST_477 : Operation 1856 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_136 = mul i11 %empty_135, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 1856 'mul' 'empty_136' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_477 : Operation 1857 [1/1] (0.48ns)   --->   "%br_ln47 = br void" [../src/matmul.cpp:47]   --->   Operation 1857 'br' 'br_ln47' <Predicate = true> <Delay = 0.48>

State 478 <SV = 45> <Delay = 3.18>
ST_478 : Operation 1858 [1/1] (0.00ns)   --->   "%t_3_8 = phi i33 %add_ln58_8, void %.split4.8, i33 %add_ln44_23_cast, void %.lr.ph.8" [../src/matmul.cpp:58]   --->   Operation 1858 'phi' 't_3_8' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 1859 [1/1] (0.00ns)   --->   "%j_8 = phi i6 %add_ln47_8, void %.split4.8, i6 1, void %.lr.ph.8" [../src/matmul.cpp:47]   --->   Operation 1859 'phi' 'j_8' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 1860 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1860 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 1861 [1/1] (0.87ns)   --->   "%icmp_ln47_8 = icmp_eq  i6 %j_8, i6 %sub1" [../src/matmul.cpp:47]   --->   Operation 1861 'icmp' 'icmp_ln47_8' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_478 : Operation 1862 [1/1] (0.00ns)   --->   "%empty_134 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 52, i64 0"   --->   Operation 1862 'speclooptripcount' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 1863 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47_8, void %.split4.8, void %._crit_edge.loopexit.8" [../src/matmul.cpp:47]   --->   Operation 1863 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_478 : Operation 1864 [1/1] (0.00ns)   --->   "%j_8_cast = zext i6 %j_8" [../src/matmul.cpp:47]   --->   Operation 1864 'zext' 'j_8_cast' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_478 : Operation 1865 [1/1] (0.88ns)   --->   "%empty_137 = add i6 %j_8, i6 63" [../src/matmul.cpp:47]   --->   Operation 1865 'add' 'empty_137' <Predicate = (!icmp_ln47_8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_478 : Operation 1866 [1/1] (0.00ns)   --->   "%zext_ln8_119 = zext i6 %empty_137" [../src/matmul.cpp:8]   --->   Operation 1866 'zext' 'zext_ln8_119' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_478 : Operation 1867 [1/1] (0.94ns)   --->   "%add_ln8_111 = add i11 %zext_ln8_119, i11 %empty_128" [../src/matmul.cpp:8]   --->   Operation 1867 'add' 'add_ln8_111' <Predicate = (!icmp_ln47_8)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_478 : Operation 1868 [1/1] (0.00ns)   --->   "%zext_ln8_120 = zext i11 %add_ln8_111" [../src/matmul.cpp:8]   --->   Operation 1868 'zext' 'zext_ln8_120' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_478 : Operation 1869 [1/1] (0.00ns)   --->   "%arr_addr_111 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_120" [../src/matmul.cpp:8]   --->   Operation 1869 'getelementptr' 'arr_addr_111' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_478 : Operation 1870 [2/2] (1.35ns)   --->   "%arr_load_111 = load i11 %arr_addr_111" [../src/matmul.cpp:8]   --->   Operation 1870 'load' 'arr_load_111' <Predicate = (!icmp_ln47_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_478 : Operation 1871 [1/1] (0.94ns)   --->   "%add_ln8_112 = add i11 %j_8_cast, i11 %empty_128" [../src/matmul.cpp:8]   --->   Operation 1871 'add' 'add_ln8_112' <Predicate = (!icmp_ln47_8)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_478 : Operation 1872 [1/1] (0.00ns)   --->   "%zext_ln8_121 = zext i11 %add_ln8_112" [../src/matmul.cpp:8]   --->   Operation 1872 'zext' 'zext_ln8_121' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_478 : Operation 1873 [1/1] (0.00ns)   --->   "%arr_addr_112 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_121" [../src/matmul.cpp:8]   --->   Operation 1873 'getelementptr' 'arr_addr_112' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_478 : Operation 1874 [2/2] (1.35ns)   --->   "%arr_load_112 = load i11 %arr_addr_112" [../src/matmul.cpp:8]   --->   Operation 1874 'load' 'arr_load_112' <Predicate = (!icmp_ln47_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 479 <SV = 46> <Delay = 6.02>
ST_479 : Operation 1875 [1/2] (1.35ns)   --->   "%arr_load_111 = load i11 %arr_addr_111" [../src/matmul.cpp:8]   --->   Operation 1875 'load' 'arr_load_111' <Predicate = (!icmp_ln47_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_479 : Operation 1876 [4/4] (4.67ns)   --->   "%mul9_8 = fmul i32 %arr_load_111, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1876 'fmul' 'mul9_8' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_479 : Operation 1877 [1/2] (1.35ns)   --->   "%arr_load_112 = load i11 %arr_addr_112" [../src/matmul.cpp:8]   --->   Operation 1877 'load' 'arr_load_112' <Predicate = (!icmp_ln47_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_479 : Operation 1878 [4/4] (4.67ns)   --->   "%mul9_8_0_1 = fmul i32 %arr_load_112, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1878 'fmul' 'mul9_8_0_1' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_479 : Operation 1879 [1/1] (0.94ns)   --->   "%add_ln8_113 = add i11 %add_ln8_111, i11 2" [../src/matmul.cpp:8]   --->   Operation 1879 'add' 'add_ln8_113' <Predicate = (!icmp_ln47_8)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_479 : Operation 1880 [1/1] (0.00ns)   --->   "%zext_ln8_122 = zext i11 %add_ln8_113" [../src/matmul.cpp:8]   --->   Operation 1880 'zext' 'zext_ln8_122' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_479 : Operation 1881 [1/1] (0.00ns)   --->   "%arr_addr_113 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_122" [../src/matmul.cpp:8]   --->   Operation 1881 'getelementptr' 'arr_addr_113' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_479 : Operation 1882 [2/2] (1.35ns)   --->   "%arr_load_113 = load i11 %arr_addr_113" [../src/matmul.cpp:8]   --->   Operation 1882 'load' 'arr_load_113' <Predicate = (!icmp_ln47_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_479 : Operation 1883 [1/1] (0.94ns)   --->   "%add_ln8_114 = add i11 %zext_ln8_119, i11 %empty_132" [../src/matmul.cpp:8]   --->   Operation 1883 'add' 'add_ln8_114' <Predicate = (!icmp_ln47_8)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_479 : Operation 1884 [1/1] (0.00ns)   --->   "%zext_ln8_123 = zext i11 %add_ln8_114" [../src/matmul.cpp:8]   --->   Operation 1884 'zext' 'zext_ln8_123' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_479 : Operation 1885 [1/1] (0.00ns)   --->   "%arr_addr_114 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_123" [../src/matmul.cpp:8]   --->   Operation 1885 'getelementptr' 'arr_addr_114' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_479 : Operation 1886 [2/2] (1.35ns)   --->   "%arr_load_114 = load i11 %arr_addr_114" [../src/matmul.cpp:8]   --->   Operation 1886 'load' 'arr_load_114' <Predicate = (!icmp_ln47_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 480 <SV = 47> <Delay = 6.02>
ST_480 : Operation 1887 [3/4] (4.67ns)   --->   "%mul9_8 = fmul i32 %arr_load_111, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1887 'fmul' 'mul9_8' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 1888 [3/4] (4.67ns)   --->   "%mul9_8_0_1 = fmul i32 %arr_load_112, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1888 'fmul' 'mul9_8_0_1' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 1889 [1/2] (1.35ns)   --->   "%arr_load_113 = load i11 %arr_addr_113" [../src/matmul.cpp:8]   --->   Operation 1889 'load' 'arr_load_113' <Predicate = (!icmp_ln47_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_480 : Operation 1890 [4/4] (4.67ns)   --->   "%mul9_8_0_2 = fmul i32 %arr_load_113, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1890 'fmul' 'mul9_8_0_2' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 1891 [1/2] (1.35ns)   --->   "%arr_load_114 = load i11 %arr_addr_114" [../src/matmul.cpp:8]   --->   Operation 1891 'load' 'arr_load_114' <Predicate = (!icmp_ln47_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_480 : Operation 1892 [4/4] (4.67ns)   --->   "%mul9_8_1 = fmul i32 %arr_load_114, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1892 'fmul' 'mul9_8_1' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 1893 [1/1] (0.94ns)   --->   "%add_ln8_115 = add i11 %j_8_cast, i11 %empty_132" [../src/matmul.cpp:8]   --->   Operation 1893 'add' 'add_ln8_115' <Predicate = (!icmp_ln47_8)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 1894 [1/1] (0.00ns)   --->   "%zext_ln8_124 = zext i11 %add_ln8_115" [../src/matmul.cpp:8]   --->   Operation 1894 'zext' 'zext_ln8_124' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_480 : Operation 1895 [1/1] (0.00ns)   --->   "%arr_addr_115 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_124" [../src/matmul.cpp:8]   --->   Operation 1895 'getelementptr' 'arr_addr_115' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_480 : Operation 1896 [2/2] (1.35ns)   --->   "%arr_load_115 = load i11 %arr_addr_115" [../src/matmul.cpp:8]   --->   Operation 1896 'load' 'arr_load_115' <Predicate = (!icmp_ln47_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_480 : Operation 1897 [1/1] (0.94ns)   --->   "%add_ln8_116 = add i11 %add_ln8_114, i11 2" [../src/matmul.cpp:8]   --->   Operation 1897 'add' 'add_ln8_116' <Predicate = (!icmp_ln47_8)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_480 : Operation 1898 [1/1] (0.00ns)   --->   "%zext_ln8_125 = zext i11 %add_ln8_116" [../src/matmul.cpp:8]   --->   Operation 1898 'zext' 'zext_ln8_125' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_480 : Operation 1899 [1/1] (0.00ns)   --->   "%arr_addr_116 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_125" [../src/matmul.cpp:8]   --->   Operation 1899 'getelementptr' 'arr_addr_116' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_480 : Operation 1900 [2/2] (1.35ns)   --->   "%arr_load_116 = load i11 %arr_addr_116" [../src/matmul.cpp:8]   --->   Operation 1900 'load' 'arr_load_116' <Predicate = (!icmp_ln47_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 481 <SV = 48> <Delay = 6.02>
ST_481 : Operation 1901 [2/4] (4.67ns)   --->   "%mul9_8 = fmul i32 %arr_load_111, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1901 'fmul' 'mul9_8' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_481 : Operation 1902 [2/4] (4.67ns)   --->   "%mul9_8_0_1 = fmul i32 %arr_load_112, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1902 'fmul' 'mul9_8_0_1' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_481 : Operation 1903 [3/4] (4.67ns)   --->   "%mul9_8_0_2 = fmul i32 %arr_load_113, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1903 'fmul' 'mul9_8_0_2' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_481 : Operation 1904 [3/4] (4.67ns)   --->   "%mul9_8_1 = fmul i32 %arr_load_114, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1904 'fmul' 'mul9_8_1' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_481 : Operation 1905 [1/2] (1.35ns)   --->   "%arr_load_115 = load i11 %arr_addr_115" [../src/matmul.cpp:8]   --->   Operation 1905 'load' 'arr_load_115' <Predicate = (!icmp_ln47_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_481 : Operation 1906 [4/4] (4.67ns)   --->   "%mul9_8_1_1 = fmul i32 %arr_load_115, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1906 'fmul' 'mul9_8_1_1' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_481 : Operation 1907 [1/2] (1.35ns)   --->   "%arr_load_116 = load i11 %arr_addr_116" [../src/matmul.cpp:8]   --->   Operation 1907 'load' 'arr_load_116' <Predicate = (!icmp_ln47_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_481 : Operation 1908 [4/4] (4.67ns)   --->   "%mul9_8_1_2 = fmul i32 %arr_load_116, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1908 'fmul' 'mul9_8_1_2' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_481 : Operation 1909 [1/1] (0.94ns)   --->   "%add_ln8_117 = add i11 %zext_ln8_119, i11 %empty_136" [../src/matmul.cpp:8]   --->   Operation 1909 'add' 'add_ln8_117' <Predicate = (!icmp_ln47_8)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_481 : Operation 1910 [1/1] (0.00ns)   --->   "%zext_ln8_126 = zext i11 %add_ln8_117" [../src/matmul.cpp:8]   --->   Operation 1910 'zext' 'zext_ln8_126' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_481 : Operation 1911 [1/1] (0.00ns)   --->   "%arr_addr_117 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_126" [../src/matmul.cpp:8]   --->   Operation 1911 'getelementptr' 'arr_addr_117' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_481 : Operation 1912 [2/2] (1.35ns)   --->   "%arr_load_117 = load i11 %arr_addr_117" [../src/matmul.cpp:8]   --->   Operation 1912 'load' 'arr_load_117' <Predicate = (!icmp_ln47_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_481 : Operation 1913 [1/1] (0.94ns)   --->   "%add_ln8_118 = add i11 %j_8_cast, i11 %empty_136" [../src/matmul.cpp:8]   --->   Operation 1913 'add' 'add_ln8_118' <Predicate = (!icmp_ln47_8)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_481 : Operation 1914 [1/1] (0.00ns)   --->   "%zext_ln8_127 = zext i11 %add_ln8_118" [../src/matmul.cpp:8]   --->   Operation 1914 'zext' 'zext_ln8_127' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_481 : Operation 1915 [1/1] (0.00ns)   --->   "%arr_addr_118 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_127" [../src/matmul.cpp:8]   --->   Operation 1915 'getelementptr' 'arr_addr_118' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_481 : Operation 1916 [2/2] (1.35ns)   --->   "%arr_load_118 = load i11 %arr_addr_118" [../src/matmul.cpp:8]   --->   Operation 1916 'load' 'arr_load_118' <Predicate = (!icmp_ln47_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 482 <SV = 49> <Delay = 6.02>
ST_482 : Operation 1917 [1/1] (0.88ns)   --->   "%add_ln47_8 = add i6 %j_8, i6 1" [../src/matmul.cpp:47]   --->   Operation 1917 'add' 'add_ln47_8' <Predicate = (!icmp_ln47_8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_482 : Operation 1918 [1/4] (4.67ns)   --->   "%mul9_8 = fmul i32 %arr_load_111, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 1918 'fmul' 'mul9_8' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_482 : Operation 1919 [1/4] (4.67ns)   --->   "%mul9_8_0_1 = fmul i32 %arr_load_112, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 1919 'fmul' 'mul9_8_0_1' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_482 : Operation 1920 [2/4] (4.67ns)   --->   "%mul9_8_0_2 = fmul i32 %arr_load_113, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1920 'fmul' 'mul9_8_0_2' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_482 : Operation 1921 [2/4] (4.67ns)   --->   "%mul9_8_1 = fmul i32 %arr_load_114, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1921 'fmul' 'mul9_8_1' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_482 : Operation 1922 [3/4] (4.67ns)   --->   "%mul9_8_1_1 = fmul i32 %arr_load_115, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1922 'fmul' 'mul9_8_1_1' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_482 : Operation 1923 [3/4] (4.67ns)   --->   "%mul9_8_1_2 = fmul i32 %arr_load_116, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1923 'fmul' 'mul9_8_1_2' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_482 : Operation 1924 [1/2] (1.35ns)   --->   "%arr_load_117 = load i11 %arr_addr_117" [../src/matmul.cpp:8]   --->   Operation 1924 'load' 'arr_load_117' <Predicate = (!icmp_ln47_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_482 : Operation 1925 [4/4] (4.67ns)   --->   "%mul9_8_2 = fmul i32 %arr_load_117, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1925 'fmul' 'mul9_8_2' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_482 : Operation 1926 [1/2] (1.35ns)   --->   "%arr_load_118 = load i11 %arr_addr_118" [../src/matmul.cpp:8]   --->   Operation 1926 'load' 'arr_load_118' <Predicate = (!icmp_ln47_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_482 : Operation 1927 [4/4] (4.67ns)   --->   "%mul9_8_2_1 = fmul i32 %arr_load_118, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1927 'fmul' 'mul9_8_2_1' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_482 : Operation 1928 [1/1] (0.94ns)   --->   "%add_ln8_119 = add i11 %add_ln8_117, i11 2" [../src/matmul.cpp:8]   --->   Operation 1928 'add' 'add_ln8_119' <Predicate = (!icmp_ln47_8)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_482 : Operation 1929 [1/1] (0.00ns)   --->   "%zext_ln8_128 = zext i11 %add_ln8_119" [../src/matmul.cpp:8]   --->   Operation 1929 'zext' 'zext_ln8_128' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_482 : Operation 1930 [1/1] (0.00ns)   --->   "%arr_addr_119 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_128" [../src/matmul.cpp:8]   --->   Operation 1930 'getelementptr' 'arr_addr_119' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_482 : Operation 1931 [2/2] (1.35ns)   --->   "%arr_load_119 = load i11 %arr_addr_119" [../src/matmul.cpp:8]   --->   Operation 1931 'load' 'arr_load_119' <Predicate = (!icmp_ln47_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 483 <SV = 50> <Delay = 6.02>
ST_483 : Operation 1932 [5/5] (6.01ns)   --->   "%sum_2_8 = fadd i32 %mul9_8, i32 0" [../src/matmul.cpp:55]   --->   Operation 1932 'fadd' 'sum_2_8' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_483 : Operation 1933 [1/4] (4.67ns)   --->   "%mul9_8_0_2 = fmul i32 %arr_load_113, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 1933 'fmul' 'mul9_8_0_2' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_483 : Operation 1934 [1/4] (4.67ns)   --->   "%mul9_8_1 = fmul i32 %arr_load_114, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 1934 'fmul' 'mul9_8_1' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_483 : Operation 1935 [2/4] (4.67ns)   --->   "%mul9_8_1_1 = fmul i32 %arr_load_115, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1935 'fmul' 'mul9_8_1_1' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_483 : Operation 1936 [2/4] (4.67ns)   --->   "%mul9_8_1_2 = fmul i32 %arr_load_116, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1936 'fmul' 'mul9_8_1_2' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_483 : Operation 1937 [3/4] (4.67ns)   --->   "%mul9_8_2 = fmul i32 %arr_load_117, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1937 'fmul' 'mul9_8_2' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_483 : Operation 1938 [3/4] (4.67ns)   --->   "%mul9_8_2_1 = fmul i32 %arr_load_118, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1938 'fmul' 'mul9_8_2_1' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_483 : Operation 1939 [1/2] (1.35ns)   --->   "%arr_load_119 = load i11 %arr_addr_119" [../src/matmul.cpp:8]   --->   Operation 1939 'load' 'arr_load_119' <Predicate = (!icmp_ln47_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_483 : Operation 1940 [4/4] (4.67ns)   --->   "%mul9_8_2_2 = fmul i32 %arr_load_119, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1940 'fmul' 'mul9_8_2_2' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 484 <SV = 51> <Delay = 6.01>
ST_484 : Operation 1941 [4/5] (6.01ns)   --->   "%sum_2_8 = fadd i32 %mul9_8, i32 0" [../src/matmul.cpp:55]   --->   Operation 1941 'fadd' 'sum_2_8' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_484 : Operation 1942 [1/4] (4.67ns)   --->   "%mul9_8_1_1 = fmul i32 %arr_load_115, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 1942 'fmul' 'mul9_8_1_1' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_484 : Operation 1943 [1/4] (4.67ns)   --->   "%mul9_8_1_2 = fmul i32 %arr_load_116, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 1943 'fmul' 'mul9_8_1_2' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_484 : Operation 1944 [2/4] (4.67ns)   --->   "%mul9_8_2 = fmul i32 %arr_load_117, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1944 'fmul' 'mul9_8_2' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_484 : Operation 1945 [2/4] (4.67ns)   --->   "%mul9_8_2_1 = fmul i32 %arr_load_118, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1945 'fmul' 'mul9_8_2_1' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_484 : Operation 1946 [3/4] (4.67ns)   --->   "%mul9_8_2_2 = fmul i32 %arr_load_119, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1946 'fmul' 'mul9_8_2_2' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 485 <SV = 52> <Delay = 6.01>
ST_485 : Operation 1947 [3/5] (6.01ns)   --->   "%sum_2_8 = fadd i32 %mul9_8, i32 0" [../src/matmul.cpp:55]   --->   Operation 1947 'fadd' 'sum_2_8' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_485 : Operation 1948 [1/4] (4.67ns)   --->   "%mul9_8_2 = fmul i32 %arr_load_117, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 1948 'fmul' 'mul9_8_2' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_485 : Operation 1949 [1/4] (4.67ns)   --->   "%mul9_8_2_1 = fmul i32 %arr_load_118, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 1949 'fmul' 'mul9_8_2_1' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_485 : Operation 1950 [2/4] (4.67ns)   --->   "%mul9_8_2_2 = fmul i32 %arr_load_119, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1950 'fmul' 'mul9_8_2_2' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 486 <SV = 53> <Delay = 6.01>
ST_486 : Operation 1951 [2/5] (6.01ns)   --->   "%sum_2_8 = fadd i32 %mul9_8, i32 0" [../src/matmul.cpp:55]   --->   Operation 1951 'fadd' 'sum_2_8' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_486 : Operation 1952 [1/4] (4.67ns)   --->   "%mul9_8_2_2 = fmul i32 %arr_load_119, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 1952 'fmul' 'mul9_8_2_2' <Predicate = (!icmp_ln47_8)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 487 <SV = 54> <Delay = 6.01>
ST_487 : Operation 1953 [1/5] (6.01ns)   --->   "%sum_2_8 = fadd i32 %mul9_8, i32 0" [../src/matmul.cpp:55]   --->   Operation 1953 'fadd' 'sum_2_8' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 488 <SV = 55> <Delay = 6.01>
ST_488 : Operation 1954 [5/5] (6.01ns)   --->   "%sum_2_8_0_1 = fadd i32 %sum_2_8, i32 %mul9_8_0_1" [../src/matmul.cpp:55]   --->   Operation 1954 'fadd' 'sum_2_8_0_1' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 489 <SV = 56> <Delay = 6.01>
ST_489 : Operation 1955 [4/5] (6.01ns)   --->   "%sum_2_8_0_1 = fadd i32 %sum_2_8, i32 %mul9_8_0_1" [../src/matmul.cpp:55]   --->   Operation 1955 'fadd' 'sum_2_8_0_1' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 490 <SV = 57> <Delay = 6.01>
ST_490 : Operation 1956 [3/5] (6.01ns)   --->   "%sum_2_8_0_1 = fadd i32 %sum_2_8, i32 %mul9_8_0_1" [../src/matmul.cpp:55]   --->   Operation 1956 'fadd' 'sum_2_8_0_1' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 491 <SV = 58> <Delay = 6.01>
ST_491 : Operation 1957 [2/5] (6.01ns)   --->   "%sum_2_8_0_1 = fadd i32 %sum_2_8, i32 %mul9_8_0_1" [../src/matmul.cpp:55]   --->   Operation 1957 'fadd' 'sum_2_8_0_1' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 492 <SV = 59> <Delay = 6.01>
ST_492 : Operation 1958 [1/5] (6.01ns)   --->   "%sum_2_8_0_1 = fadd i32 %sum_2_8, i32 %mul9_8_0_1" [../src/matmul.cpp:55]   --->   Operation 1958 'fadd' 'sum_2_8_0_1' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 493 <SV = 60> <Delay = 0.00>

State 494 <SV = 61> <Delay = 6.01>
ST_494 : Operation 1959 [5/5] (6.01ns)   --->   "%sum_2_8_0_2 = fadd i32 %sum_2_8_0_1, i32 %mul9_8_0_2" [../src/matmul.cpp:55]   --->   Operation 1959 'fadd' 'sum_2_8_0_2' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 495 <SV = 62> <Delay = 6.01>
ST_495 : Operation 1960 [4/5] (6.01ns)   --->   "%sum_2_8_0_2 = fadd i32 %sum_2_8_0_1, i32 %mul9_8_0_2" [../src/matmul.cpp:55]   --->   Operation 1960 'fadd' 'sum_2_8_0_2' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 496 <SV = 63> <Delay = 6.01>
ST_496 : Operation 1961 [3/5] (6.01ns)   --->   "%sum_2_8_0_2 = fadd i32 %sum_2_8_0_1, i32 %mul9_8_0_2" [../src/matmul.cpp:55]   --->   Operation 1961 'fadd' 'sum_2_8_0_2' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 497 <SV = 64> <Delay = 6.01>
ST_497 : Operation 1962 [2/5] (6.01ns)   --->   "%sum_2_8_0_2 = fadd i32 %sum_2_8_0_1, i32 %mul9_8_0_2" [../src/matmul.cpp:55]   --->   Operation 1962 'fadd' 'sum_2_8_0_2' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 498 <SV = 65> <Delay = 6.01>
ST_498 : Operation 1963 [1/5] (6.01ns)   --->   "%sum_2_8_0_2 = fadd i32 %sum_2_8_0_1, i32 %mul9_8_0_2" [../src/matmul.cpp:55]   --->   Operation 1963 'fadd' 'sum_2_8_0_2' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 499 <SV = 66> <Delay = 6.01>
ST_499 : Operation 1964 [5/5] (6.01ns)   --->   "%sum_2_8_1 = fadd i32 %sum_2_8_0_2, i32 %mul9_8_1" [../src/matmul.cpp:55]   --->   Operation 1964 'fadd' 'sum_2_8_1' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 500 <SV = 67> <Delay = 6.01>
ST_500 : Operation 1965 [4/5] (6.01ns)   --->   "%sum_2_8_1 = fadd i32 %sum_2_8_0_2, i32 %mul9_8_1" [../src/matmul.cpp:55]   --->   Operation 1965 'fadd' 'sum_2_8_1' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 501 <SV = 68> <Delay = 6.01>
ST_501 : Operation 1966 [3/5] (6.01ns)   --->   "%sum_2_8_1 = fadd i32 %sum_2_8_0_2, i32 %mul9_8_1" [../src/matmul.cpp:55]   --->   Operation 1966 'fadd' 'sum_2_8_1' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 502 <SV = 69> <Delay = 6.01>
ST_502 : Operation 1967 [2/5] (6.01ns)   --->   "%sum_2_8_1 = fadd i32 %sum_2_8_0_2, i32 %mul9_8_1" [../src/matmul.cpp:55]   --->   Operation 1967 'fadd' 'sum_2_8_1' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 503 <SV = 70> <Delay = 6.01>
ST_503 : Operation 1968 [1/5] (6.01ns)   --->   "%sum_2_8_1 = fadd i32 %sum_2_8_0_2, i32 %mul9_8_1" [../src/matmul.cpp:55]   --->   Operation 1968 'fadd' 'sum_2_8_1' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 504 <SV = 71> <Delay = 0.00>

State 505 <SV = 72> <Delay = 6.01>
ST_505 : Operation 1969 [5/5] (6.01ns)   --->   "%sum_2_8_1_1 = fadd i32 %sum_2_8_1, i32 %mul9_8_1_1" [../src/matmul.cpp:55]   --->   Operation 1969 'fadd' 'sum_2_8_1_1' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 506 <SV = 73> <Delay = 6.01>
ST_506 : Operation 1970 [4/5] (6.01ns)   --->   "%sum_2_8_1_1 = fadd i32 %sum_2_8_1, i32 %mul9_8_1_1" [../src/matmul.cpp:55]   --->   Operation 1970 'fadd' 'sum_2_8_1_1' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 507 <SV = 74> <Delay = 6.01>
ST_507 : Operation 1971 [3/5] (6.01ns)   --->   "%sum_2_8_1_1 = fadd i32 %sum_2_8_1, i32 %mul9_8_1_1" [../src/matmul.cpp:55]   --->   Operation 1971 'fadd' 'sum_2_8_1_1' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 508 <SV = 75> <Delay = 6.01>
ST_508 : Operation 1972 [2/5] (6.01ns)   --->   "%sum_2_8_1_1 = fadd i32 %sum_2_8_1, i32 %mul9_8_1_1" [../src/matmul.cpp:55]   --->   Operation 1972 'fadd' 'sum_2_8_1_1' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 509 <SV = 76> <Delay = 6.01>
ST_509 : Operation 1973 [1/5] (6.01ns)   --->   "%sum_2_8_1_1 = fadd i32 %sum_2_8_1, i32 %mul9_8_1_1" [../src/matmul.cpp:55]   --->   Operation 1973 'fadd' 'sum_2_8_1_1' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 510 <SV = 77> <Delay = 6.01>
ST_510 : Operation 1974 [5/5] (6.01ns)   --->   "%sum_2_8_1_2 = fadd i32 %sum_2_8_1_1, i32 %mul9_8_1_2" [../src/matmul.cpp:55]   --->   Operation 1974 'fadd' 'sum_2_8_1_2' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 511 <SV = 78> <Delay = 6.01>
ST_511 : Operation 1975 [4/5] (6.01ns)   --->   "%sum_2_8_1_2 = fadd i32 %sum_2_8_1_1, i32 %mul9_8_1_2" [../src/matmul.cpp:55]   --->   Operation 1975 'fadd' 'sum_2_8_1_2' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 512 <SV = 79> <Delay = 6.01>
ST_512 : Operation 1976 [3/5] (6.01ns)   --->   "%sum_2_8_1_2 = fadd i32 %sum_2_8_1_1, i32 %mul9_8_1_2" [../src/matmul.cpp:55]   --->   Operation 1976 'fadd' 'sum_2_8_1_2' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 513 <SV = 80> <Delay = 6.01>
ST_513 : Operation 1977 [2/5] (6.01ns)   --->   "%sum_2_8_1_2 = fadd i32 %sum_2_8_1_1, i32 %mul9_8_1_2" [../src/matmul.cpp:55]   --->   Operation 1977 'fadd' 'sum_2_8_1_2' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 514 <SV = 81> <Delay = 6.01>
ST_514 : Operation 1978 [1/5] (6.01ns)   --->   "%sum_2_8_1_2 = fadd i32 %sum_2_8_1_1, i32 %mul9_8_1_2" [../src/matmul.cpp:55]   --->   Operation 1978 'fadd' 'sum_2_8_1_2' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 515 <SV = 82> <Delay = 0.00>

State 516 <SV = 83> <Delay = 6.01>
ST_516 : Operation 1979 [5/5] (6.01ns)   --->   "%sum_2_8_2 = fadd i32 %sum_2_8_1_2, i32 %mul9_8_2" [../src/matmul.cpp:55]   --->   Operation 1979 'fadd' 'sum_2_8_2' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 517 <SV = 84> <Delay = 6.01>
ST_517 : Operation 1980 [4/5] (6.01ns)   --->   "%sum_2_8_2 = fadd i32 %sum_2_8_1_2, i32 %mul9_8_2" [../src/matmul.cpp:55]   --->   Operation 1980 'fadd' 'sum_2_8_2' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 518 <SV = 85> <Delay = 6.01>
ST_518 : Operation 1981 [3/5] (6.01ns)   --->   "%sum_2_8_2 = fadd i32 %sum_2_8_1_2, i32 %mul9_8_2" [../src/matmul.cpp:55]   --->   Operation 1981 'fadd' 'sum_2_8_2' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 519 <SV = 86> <Delay = 6.01>
ST_519 : Operation 1982 [2/5] (6.01ns)   --->   "%sum_2_8_2 = fadd i32 %sum_2_8_1_2, i32 %mul9_8_2" [../src/matmul.cpp:55]   --->   Operation 1982 'fadd' 'sum_2_8_2' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 520 <SV = 87> <Delay = 6.01>
ST_520 : Operation 1983 [1/5] (6.01ns)   --->   "%sum_2_8_2 = fadd i32 %sum_2_8_1_2, i32 %mul9_8_2" [../src/matmul.cpp:55]   --->   Operation 1983 'fadd' 'sum_2_8_2' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 521 <SV = 88> <Delay = 6.01>
ST_521 : Operation 1984 [5/5] (6.01ns)   --->   "%sum_2_8_2_1 = fadd i32 %sum_2_8_2, i32 %mul9_8_2_1" [../src/matmul.cpp:55]   --->   Operation 1984 'fadd' 'sum_2_8_2_1' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 522 <SV = 89> <Delay = 6.01>
ST_522 : Operation 1985 [4/5] (6.01ns)   --->   "%sum_2_8_2_1 = fadd i32 %sum_2_8_2, i32 %mul9_8_2_1" [../src/matmul.cpp:55]   --->   Operation 1985 'fadd' 'sum_2_8_2_1' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 523 <SV = 90> <Delay = 6.01>
ST_523 : Operation 1986 [3/5] (6.01ns)   --->   "%sum_2_8_2_1 = fadd i32 %sum_2_8_2, i32 %mul9_8_2_1" [../src/matmul.cpp:55]   --->   Operation 1986 'fadd' 'sum_2_8_2_1' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 524 <SV = 91> <Delay = 6.01>
ST_524 : Operation 1987 [2/5] (6.01ns)   --->   "%sum_2_8_2_1 = fadd i32 %sum_2_8_2, i32 %mul9_8_2_1" [../src/matmul.cpp:55]   --->   Operation 1987 'fadd' 'sum_2_8_2_1' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 525 <SV = 92> <Delay = 6.01>
ST_525 : Operation 1988 [1/5] (6.01ns)   --->   "%sum_2_8_2_1 = fadd i32 %sum_2_8_2, i32 %mul9_8_2_1" [../src/matmul.cpp:55]   --->   Operation 1988 'fadd' 'sum_2_8_2_1' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 526 <SV = 93> <Delay = 0.00>

State 527 <SV = 94> <Delay = 6.01>
ST_527 : Operation 1989 [5/5] (6.01ns)   --->   "%sum_2_8_2_2 = fadd i32 %sum_2_8_2_1, i32 %mul9_8_2_2" [../src/matmul.cpp:55]   --->   Operation 1989 'fadd' 'sum_2_8_2_2' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 528 <SV = 95> <Delay = 6.01>
ST_528 : Operation 1990 [4/5] (6.01ns)   --->   "%sum_2_8_2_2 = fadd i32 %sum_2_8_2_1, i32 %mul9_8_2_2" [../src/matmul.cpp:55]   --->   Operation 1990 'fadd' 'sum_2_8_2_2' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 529 <SV = 96> <Delay = 6.01>
ST_529 : Operation 1991 [3/5] (6.01ns)   --->   "%sum_2_8_2_2 = fadd i32 %sum_2_8_2_1, i32 %mul9_8_2_2" [../src/matmul.cpp:55]   --->   Operation 1991 'fadd' 'sum_2_8_2_2' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 530 <SV = 97> <Delay = 6.01>
ST_530 : Operation 1992 [2/5] (6.01ns)   --->   "%sum_2_8_2_2 = fadd i32 %sum_2_8_2_1, i32 %mul9_8_2_2" [../src/matmul.cpp:55]   --->   Operation 1992 'fadd' 'sum_2_8_2_2' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 531 <SV = 98> <Delay = 6.01>
ST_531 : Operation 1993 [1/5] (6.01ns)   --->   "%sum_2_8_2_2 = fadd i32 %sum_2_8_2_1, i32 %mul9_8_2_2" [../src/matmul.cpp:55]   --->   Operation 1993 'fadd' 'sum_2_8_2_2' <Predicate = (!icmp_ln47_8)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 532 <SV = 99> <Delay = 1.35>
ST_532 : Operation 1994 [1/1] (0.00ns)   --->   "%t_3_8_cast = zext i33 %t_3_8" [../src/matmul.cpp:58]   --->   Operation 1994 'zext' 't_3_8_cast' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_532 : Operation 1995 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/matmul.cpp:42]   --->   Operation 1995 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_532 : Operation 1996 [1/1] (1.20ns)   --->   "%add_ln58_8 = add i33 %t_3_8, i33 1" [../src/matmul.cpp:58]   --->   Operation 1996 'add' 'add_ln58_8' <Predicate = (!icmp_ln47_8)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_532 : Operation 1997 [1/1] (0.00ns)   --->   "%out_addr_17 = getelementptr i32 %out_r, i64 0, i64 %t_3_8_cast" [../src/matmul.cpp:58]   --->   Operation 1997 'getelementptr' 'out_addr_17' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>
ST_532 : Operation 1998 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 %sum_2_8_2_2, i11 %out_addr_17" [../src/matmul.cpp:58]   --->   Operation 1998 'store' 'store_ln58' <Predicate = (!icmp_ln47_8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_532 : Operation 1999 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1999 'br' 'br_ln0' <Predicate = (!icmp_ln47_8)> <Delay = 0.00>

State 533 <SV = 46> <Delay = 2.95>
ST_533 : Operation 2000 [1/1] (1.20ns)   --->   "%add_ln44_18 = add i32 %zext_ln44_2, i32 %add_ln44_16" [../src/matmul.cpp:44]   --->   Operation 2000 'add' 'add_ln44_18' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_533 : Operation 2001 [1/1] (1.47ns)   --->   "%add_ln44_19 = add i64 %i_0, i64 9" [../src/matmul.cpp:44]   --->   Operation 2001 'add' 'add_ln44_19' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_533 : Operation 2002 [1/1] (1.48ns)   --->   "%icmp_ln44_9 = icmp_slt  i64 %add_ln44_19, i64 %zext_ln44_1" [../src/matmul.cpp:44]   --->   Operation 2002 'icmp' 'icmp_ln44_9' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_533 : Operation 2003 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44_9, void %._crit_edge13.loopexit, void %.lr.ph.9" [../src/matmul.cpp:44]   --->   Operation 2003 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_533 : Operation 2004 [1/1] (0.94ns)   --->   "%empty_139 = add i11 %trunc_ln44, i11 10" [../src/matmul.cpp:44]   --->   Operation 2004 'add' 'empty_139' <Predicate = (icmp_ln44_9)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_533 : Operation 2005 [4/4] (0.69ns) (root node of the DSP)   --->   "%empty_140 = mul i11 %empty_139, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 2005 'mul' 'empty_140' <Predicate = (icmp_ln44_9)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 534 <SV = 47> <Delay = 0.69>
ST_534 : Operation 2006 [3/4] (0.69ns) (root node of the DSP)   --->   "%empty_140 = mul i11 %empty_139, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 2006 'mul' 'empty_140' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 535 <SV = 48> <Delay = 0.69>
ST_535 : Operation 2007 [2/4] (0.69ns) (root node of the DSP)   --->   "%empty_140 = mul i11 %empty_139, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 2007 'mul' 'empty_140' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 536 <SV = 49> <Delay = 0.48>
ST_536 : Operation 2008 [1/1] (0.00ns)   --->   "%add_ln44_26_cast = sext i32 %add_ln44_18" [../src/matmul.cpp:44]   --->   Operation 2008 'sext' 'add_ln44_26_cast' <Predicate = true> <Delay = 0.00>
ST_536 : Operation 2009 [1/4] (0.00ns) (root node of the DSP)   --->   "%empty_140 = mul i11 %empty_139, i11 %zext_ln44" [../src/matmul.cpp:44]   --->   Operation 2009 'mul' 'empty_140' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_536 : Operation 2010 [1/1] (0.48ns)   --->   "%br_ln47 = br void" [../src/matmul.cpp:47]   --->   Operation 2010 'br' 'br_ln47' <Predicate = true> <Delay = 0.48>

State 537 <SV = 50> <Delay = 3.18>
ST_537 : Operation 2011 [1/1] (0.00ns)   --->   "%j_9 = phi i6 %add_ln47_9, void %.split4.9, i6 1, void %.lr.ph.9" [../src/matmul.cpp:47]   --->   Operation 2011 'phi' 'j_9' <Predicate = true> <Delay = 0.00>
ST_537 : Operation 2012 [1/1] (0.87ns)   --->   "%icmp_ln47_9 = icmp_eq  i6 %j_9, i6 %sub1" [../src/matmul.cpp:47]   --->   Operation 2012 'icmp' 'icmp_ln47_9' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_537 : Operation 2013 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47_9, void %.split4.9, void %._crit_edge.loopexit.9" [../src/matmul.cpp:47]   --->   Operation 2013 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_537 : Operation 2014 [1/1] (0.88ns)   --->   "%add_ln47_9 = add i6 %j_9, i6 1" [../src/matmul.cpp:47]   --->   Operation 2014 'add' 'add_ln47_9' <Predicate = (!icmp_ln47_9)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_537 : Operation 2015 [1/1] (0.00ns)   --->   "%j_9_cast = zext i6 %j_9" [../src/matmul.cpp:47]   --->   Operation 2015 'zext' 'j_9_cast' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_537 : Operation 2016 [1/1] (0.88ns)   --->   "%empty_141 = add i6 %j_9, i6 63" [../src/matmul.cpp:47]   --->   Operation 2016 'add' 'empty_141' <Predicate = (!icmp_ln47_9)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_537 : Operation 2017 [1/1] (0.00ns)   --->   "%zext_ln8_129 = zext i6 %empty_141" [../src/matmul.cpp:8]   --->   Operation 2017 'zext' 'zext_ln8_129' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_537 : Operation 2018 [1/1] (0.94ns)   --->   "%add_ln8_120 = add i11 %zext_ln8_129, i11 %empty_132" [../src/matmul.cpp:8]   --->   Operation 2018 'add' 'add_ln8_120' <Predicate = (!icmp_ln47_9)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_537 : Operation 2019 [1/1] (0.00ns)   --->   "%zext_ln8_130 = zext i11 %add_ln8_120" [../src/matmul.cpp:8]   --->   Operation 2019 'zext' 'zext_ln8_130' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_537 : Operation 2020 [1/1] (0.00ns)   --->   "%arr_addr_120 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_130" [../src/matmul.cpp:8]   --->   Operation 2020 'getelementptr' 'arr_addr_120' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_537 : Operation 2021 [2/2] (1.35ns)   --->   "%arr_load_120 = load i11 %arr_addr_120" [../src/matmul.cpp:8]   --->   Operation 2021 'load' 'arr_load_120' <Predicate = (!icmp_ln47_9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_537 : Operation 2022 [1/1] (0.94ns)   --->   "%add_ln8_121 = add i11 %j_9_cast, i11 %empty_132" [../src/matmul.cpp:8]   --->   Operation 2022 'add' 'add_ln8_121' <Predicate = (!icmp_ln47_9)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_537 : Operation 2023 [1/1] (0.00ns)   --->   "%zext_ln8_131 = zext i11 %add_ln8_121" [../src/matmul.cpp:8]   --->   Operation 2023 'zext' 'zext_ln8_131' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_537 : Operation 2024 [1/1] (0.00ns)   --->   "%arr_addr_121 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_131" [../src/matmul.cpp:8]   --->   Operation 2024 'getelementptr' 'arr_addr_121' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_537 : Operation 2025 [2/2] (1.35ns)   --->   "%arr_load_121 = load i11 %arr_addr_121" [../src/matmul.cpp:8]   --->   Operation 2025 'load' 'arr_load_121' <Predicate = (!icmp_ln47_9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 538 <SV = 51> <Delay = 6.02>
ST_538 : Operation 2026 [1/2] (1.35ns)   --->   "%arr_load_120 = load i11 %arr_addr_120" [../src/matmul.cpp:8]   --->   Operation 2026 'load' 'arr_load_120' <Predicate = (!icmp_ln47_9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_538 : Operation 2027 [4/4] (4.67ns)   --->   "%mul9_9 = fmul i32 %arr_load_120, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 2027 'fmul' 'mul9_9' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_538 : Operation 2028 [1/2] (1.35ns)   --->   "%arr_load_121 = load i11 %arr_addr_121" [../src/matmul.cpp:8]   --->   Operation 2028 'load' 'arr_load_121' <Predicate = (!icmp_ln47_9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_538 : Operation 2029 [4/4] (4.67ns)   --->   "%mul9_9_0_1 = fmul i32 %arr_load_121, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 2029 'fmul' 'mul9_9_0_1' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_538 : Operation 2030 [1/1] (0.94ns)   --->   "%add_ln8_122 = add i11 %add_ln8_120, i11 2" [../src/matmul.cpp:8]   --->   Operation 2030 'add' 'add_ln8_122' <Predicate = (!icmp_ln47_9)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_538 : Operation 2031 [1/1] (0.00ns)   --->   "%zext_ln8_132 = zext i11 %add_ln8_122" [../src/matmul.cpp:8]   --->   Operation 2031 'zext' 'zext_ln8_132' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_538 : Operation 2032 [1/1] (0.00ns)   --->   "%arr_addr_122 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_132" [../src/matmul.cpp:8]   --->   Operation 2032 'getelementptr' 'arr_addr_122' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_538 : Operation 2033 [2/2] (1.35ns)   --->   "%arr_load_122 = load i11 %arr_addr_122" [../src/matmul.cpp:8]   --->   Operation 2033 'load' 'arr_load_122' <Predicate = (!icmp_ln47_9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_538 : Operation 2034 [1/1] (0.94ns)   --->   "%add_ln8_123 = add i11 %zext_ln8_129, i11 %empty_136" [../src/matmul.cpp:8]   --->   Operation 2034 'add' 'add_ln8_123' <Predicate = (!icmp_ln47_9)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_538 : Operation 2035 [1/1] (0.00ns)   --->   "%zext_ln8_133 = zext i11 %add_ln8_123" [../src/matmul.cpp:8]   --->   Operation 2035 'zext' 'zext_ln8_133' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_538 : Operation 2036 [1/1] (0.00ns)   --->   "%arr_addr_123 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_133" [../src/matmul.cpp:8]   --->   Operation 2036 'getelementptr' 'arr_addr_123' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_538 : Operation 2037 [2/2] (1.35ns)   --->   "%arr_load_123 = load i11 %arr_addr_123" [../src/matmul.cpp:8]   --->   Operation 2037 'load' 'arr_load_123' <Predicate = (!icmp_ln47_9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_538 : Operation 2038 [1/1] (0.94ns)   --->   "%add_ln8_126 = add i11 %zext_ln8_129, i11 %empty_140" [../src/matmul.cpp:8]   --->   Operation 2038 'add' 'add_ln8_126' <Predicate = (!icmp_ln47_9)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 539 <SV = 52> <Delay = 6.02>
ST_539 : Operation 2039 [3/4] (4.67ns)   --->   "%mul9_9 = fmul i32 %arr_load_120, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 2039 'fmul' 'mul9_9' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_539 : Operation 2040 [3/4] (4.67ns)   --->   "%mul9_9_0_1 = fmul i32 %arr_load_121, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 2040 'fmul' 'mul9_9_0_1' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_539 : Operation 2041 [1/2] (1.35ns)   --->   "%arr_load_122 = load i11 %arr_addr_122" [../src/matmul.cpp:8]   --->   Operation 2041 'load' 'arr_load_122' <Predicate = (!icmp_ln47_9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_539 : Operation 2042 [4/4] (4.67ns)   --->   "%mul9_9_0_2 = fmul i32 %arr_load_122, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 2042 'fmul' 'mul9_9_0_2' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_539 : Operation 2043 [1/2] (1.35ns)   --->   "%arr_load_123 = load i11 %arr_addr_123" [../src/matmul.cpp:8]   --->   Operation 2043 'load' 'arr_load_123' <Predicate = (!icmp_ln47_9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_539 : Operation 2044 [4/4] (4.67ns)   --->   "%mul9_9_1 = fmul i32 %arr_load_123, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 2044 'fmul' 'mul9_9_1' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_539 : Operation 2045 [1/1] (0.94ns)   --->   "%add_ln8_124 = add i11 %j_9_cast, i11 %empty_136" [../src/matmul.cpp:8]   --->   Operation 2045 'add' 'add_ln8_124' <Predicate = (!icmp_ln47_9)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_539 : Operation 2046 [1/1] (0.00ns)   --->   "%zext_ln8_134 = zext i11 %add_ln8_124" [../src/matmul.cpp:8]   --->   Operation 2046 'zext' 'zext_ln8_134' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_539 : Operation 2047 [1/1] (0.00ns)   --->   "%arr_addr_124 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_134" [../src/matmul.cpp:8]   --->   Operation 2047 'getelementptr' 'arr_addr_124' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_539 : Operation 2048 [2/2] (1.35ns)   --->   "%arr_load_124 = load i11 %arr_addr_124" [../src/matmul.cpp:8]   --->   Operation 2048 'load' 'arr_load_124' <Predicate = (!icmp_ln47_9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_539 : Operation 2049 [1/1] (0.94ns)   --->   "%add_ln8_125 = add i11 %add_ln8_123, i11 2" [../src/matmul.cpp:8]   --->   Operation 2049 'add' 'add_ln8_125' <Predicate = (!icmp_ln47_9)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_539 : Operation 2050 [1/1] (0.00ns)   --->   "%zext_ln8_135 = zext i11 %add_ln8_125" [../src/matmul.cpp:8]   --->   Operation 2050 'zext' 'zext_ln8_135' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_539 : Operation 2051 [1/1] (0.00ns)   --->   "%arr_addr_125 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_135" [../src/matmul.cpp:8]   --->   Operation 2051 'getelementptr' 'arr_addr_125' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_539 : Operation 2052 [2/2] (1.35ns)   --->   "%arr_load_125 = load i11 %arr_addr_125" [../src/matmul.cpp:8]   --->   Operation 2052 'load' 'arr_load_125' <Predicate = (!icmp_ln47_9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_539 : Operation 2053 [1/1] (0.94ns)   --->   "%add_ln8_127 = add i11 %j_9_cast, i11 %empty_140" [../src/matmul.cpp:8]   --->   Operation 2053 'add' 'add_ln8_127' <Predicate = (!icmp_ln47_9)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 540 <SV = 53> <Delay = 6.02>
ST_540 : Operation 2054 [2/4] (4.67ns)   --->   "%mul9_9 = fmul i32 %arr_load_120, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 2054 'fmul' 'mul9_9' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 2055 [2/4] (4.67ns)   --->   "%mul9_9_0_1 = fmul i32 %arr_load_121, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 2055 'fmul' 'mul9_9_0_1' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 2056 [3/4] (4.67ns)   --->   "%mul9_9_0_2 = fmul i32 %arr_load_122, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 2056 'fmul' 'mul9_9_0_2' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 2057 [3/4] (4.67ns)   --->   "%mul9_9_1 = fmul i32 %arr_load_123, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 2057 'fmul' 'mul9_9_1' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 2058 [1/2] (1.35ns)   --->   "%arr_load_124 = load i11 %arr_addr_124" [../src/matmul.cpp:8]   --->   Operation 2058 'load' 'arr_load_124' <Predicate = (!icmp_ln47_9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_540 : Operation 2059 [4/4] (4.67ns)   --->   "%mul9_9_1_1 = fmul i32 %arr_load_124, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 2059 'fmul' 'mul9_9_1_1' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 2060 [1/2] (1.35ns)   --->   "%arr_load_125 = load i11 %arr_addr_125" [../src/matmul.cpp:8]   --->   Operation 2060 'load' 'arr_load_125' <Predicate = (!icmp_ln47_9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_540 : Operation 2061 [4/4] (4.67ns)   --->   "%mul9_9_1_2 = fmul i32 %arr_load_125, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 2061 'fmul' 'mul9_9_1_2' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 2062 [1/1] (0.00ns)   --->   "%zext_ln8_136 = zext i11 %add_ln8_126" [../src/matmul.cpp:8]   --->   Operation 2062 'zext' 'zext_ln8_136' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_540 : Operation 2063 [1/1] (0.00ns)   --->   "%arr_addr_126 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_136" [../src/matmul.cpp:8]   --->   Operation 2063 'getelementptr' 'arr_addr_126' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_540 : Operation 2064 [2/2] (1.35ns)   --->   "%arr_load_126 = load i11 %arr_addr_126" [../src/matmul.cpp:8]   --->   Operation 2064 'load' 'arr_load_126' <Predicate = (!icmp_ln47_9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_540 : Operation 2065 [1/1] (0.00ns)   --->   "%zext_ln8_137 = zext i11 %add_ln8_127" [../src/matmul.cpp:8]   --->   Operation 2065 'zext' 'zext_ln8_137' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_540 : Operation 2066 [1/1] (0.00ns)   --->   "%arr_addr_127 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_137" [../src/matmul.cpp:8]   --->   Operation 2066 'getelementptr' 'arr_addr_127' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_540 : Operation 2067 [2/2] (1.35ns)   --->   "%arr_load_127 = load i11 %arr_addr_127" [../src/matmul.cpp:8]   --->   Operation 2067 'load' 'arr_load_127' <Predicate = (!icmp_ln47_9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 541 <SV = 54> <Delay = 6.02>
ST_541 : Operation 2068 [1/4] (4.67ns)   --->   "%mul9_9 = fmul i32 %arr_load_120, i32 %p_read_9" [../src/matmul.cpp:55]   --->   Operation 2068 'fmul' 'mul9_9' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 2069 [1/4] (4.67ns)   --->   "%mul9_9_0_1 = fmul i32 %arr_load_121, i32 %p_read_8" [../src/matmul.cpp:55]   --->   Operation 2069 'fmul' 'mul9_9_0_1' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 2070 [2/4] (4.67ns)   --->   "%mul9_9_0_2 = fmul i32 %arr_load_122, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 2070 'fmul' 'mul9_9_0_2' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 2071 [2/4] (4.67ns)   --->   "%mul9_9_1 = fmul i32 %arr_load_123, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 2071 'fmul' 'mul9_9_1' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 2072 [3/4] (4.67ns)   --->   "%mul9_9_1_1 = fmul i32 %arr_load_124, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 2072 'fmul' 'mul9_9_1_1' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 2073 [3/4] (4.67ns)   --->   "%mul9_9_1_2 = fmul i32 %arr_load_125, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 2073 'fmul' 'mul9_9_1_2' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 2074 [1/2] (1.35ns)   --->   "%arr_load_126 = load i11 %arr_addr_126" [../src/matmul.cpp:8]   --->   Operation 2074 'load' 'arr_load_126' <Predicate = (!icmp_ln47_9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_541 : Operation 2075 [4/4] (4.67ns)   --->   "%mul9_9_2 = fmul i32 %arr_load_126, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 2075 'fmul' 'mul9_9_2' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 2076 [1/2] (1.35ns)   --->   "%arr_load_127 = load i11 %arr_addr_127" [../src/matmul.cpp:8]   --->   Operation 2076 'load' 'arr_load_127' <Predicate = (!icmp_ln47_9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_541 : Operation 2077 [4/4] (4.67ns)   --->   "%mul9_9_2_1 = fmul i32 %arr_load_127, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 2077 'fmul' 'mul9_9_2_1' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 2078 [1/1] (0.94ns)   --->   "%add_ln8_128 = add i11 %add_ln8_126, i11 2" [../src/matmul.cpp:8]   --->   Operation 2078 'add' 'add_ln8_128' <Predicate = (!icmp_ln47_9)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_541 : Operation 2079 [1/1] (0.00ns)   --->   "%zext_ln8_138 = zext i11 %add_ln8_128" [../src/matmul.cpp:8]   --->   Operation 2079 'zext' 'zext_ln8_138' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_541 : Operation 2080 [1/1] (0.00ns)   --->   "%arr_addr_128 = getelementptr i32 %arr, i64 0, i64 %zext_ln8_138" [../src/matmul.cpp:8]   --->   Operation 2080 'getelementptr' 'arr_addr_128' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_541 : Operation 2081 [2/2] (1.35ns)   --->   "%arr_load_128 = load i11 %arr_addr_128" [../src/matmul.cpp:8]   --->   Operation 2081 'load' 'arr_load_128' <Predicate = (!icmp_ln47_9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 542 <SV = 55> <Delay = 6.02>
ST_542 : Operation 2082 [5/5] (6.01ns)   --->   "%sum_2_9 = fadd i32 %mul9_9, i32 0" [../src/matmul.cpp:55]   --->   Operation 2082 'fadd' 'sum_2_9' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_542 : Operation 2083 [1/4] (4.67ns)   --->   "%mul9_9_0_2 = fmul i32 %arr_load_122, i32 %p_read_7" [../src/matmul.cpp:55]   --->   Operation 2083 'fmul' 'mul9_9_0_2' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_542 : Operation 2084 [1/4] (4.67ns)   --->   "%mul9_9_1 = fmul i32 %arr_load_123, i32 %p_read_6" [../src/matmul.cpp:55]   --->   Operation 2084 'fmul' 'mul9_9_1' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_542 : Operation 2085 [2/4] (4.67ns)   --->   "%mul9_9_1_1 = fmul i32 %arr_load_124, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 2085 'fmul' 'mul9_9_1_1' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_542 : Operation 2086 [2/4] (4.67ns)   --->   "%mul9_9_1_2 = fmul i32 %arr_load_125, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 2086 'fmul' 'mul9_9_1_2' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_542 : Operation 2087 [3/4] (4.67ns)   --->   "%mul9_9_2 = fmul i32 %arr_load_126, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 2087 'fmul' 'mul9_9_2' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_542 : Operation 2088 [3/4] (4.67ns)   --->   "%mul9_9_2_1 = fmul i32 %arr_load_127, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 2088 'fmul' 'mul9_9_2_1' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_542 : Operation 2089 [1/2] (1.35ns)   --->   "%arr_load_128 = load i11 %arr_addr_128" [../src/matmul.cpp:8]   --->   Operation 2089 'load' 'arr_load_128' <Predicate = (!icmp_ln47_9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_542 : Operation 2090 [4/4] (4.67ns)   --->   "%mul9_9_2_2 = fmul i32 %arr_load_128, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 2090 'fmul' 'mul9_9_2_2' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 543 <SV = 56> <Delay = 6.01>
ST_543 : Operation 2091 [4/5] (6.01ns)   --->   "%sum_2_9 = fadd i32 %mul9_9, i32 0" [../src/matmul.cpp:55]   --->   Operation 2091 'fadd' 'sum_2_9' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_543 : Operation 2092 [1/4] (4.67ns)   --->   "%mul9_9_1_1 = fmul i32 %arr_load_124, i32 %p_read_5" [../src/matmul.cpp:55]   --->   Operation 2092 'fmul' 'mul9_9_1_1' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_543 : Operation 2093 [1/4] (4.67ns)   --->   "%mul9_9_1_2 = fmul i32 %arr_load_125, i32 %p_read_4" [../src/matmul.cpp:55]   --->   Operation 2093 'fmul' 'mul9_9_1_2' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_543 : Operation 2094 [2/4] (4.67ns)   --->   "%mul9_9_2 = fmul i32 %arr_load_126, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 2094 'fmul' 'mul9_9_2' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_543 : Operation 2095 [2/4] (4.67ns)   --->   "%mul9_9_2_1 = fmul i32 %arr_load_127, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 2095 'fmul' 'mul9_9_2_1' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_543 : Operation 2096 [3/4] (4.67ns)   --->   "%mul9_9_2_2 = fmul i32 %arr_load_128, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 2096 'fmul' 'mul9_9_2_2' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 544 <SV = 57> <Delay = 6.01>
ST_544 : Operation 2097 [3/5] (6.01ns)   --->   "%sum_2_9 = fadd i32 %mul9_9, i32 0" [../src/matmul.cpp:55]   --->   Operation 2097 'fadd' 'sum_2_9' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 2098 [1/4] (4.67ns)   --->   "%mul9_9_2 = fmul i32 %arr_load_126, i32 %p_read_3" [../src/matmul.cpp:55]   --->   Operation 2098 'fmul' 'mul9_9_2' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 2099 [1/4] (4.67ns)   --->   "%mul9_9_2_1 = fmul i32 %arr_load_127, i32 %p_read_2" [../src/matmul.cpp:55]   --->   Operation 2099 'fmul' 'mul9_9_2_1' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_544 : Operation 2100 [2/4] (4.67ns)   --->   "%mul9_9_2_2 = fmul i32 %arr_load_128, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 2100 'fmul' 'mul9_9_2_2' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 545 <SV = 58> <Delay = 6.01>
ST_545 : Operation 2101 [2/5] (6.01ns)   --->   "%sum_2_9 = fadd i32 %mul9_9, i32 0" [../src/matmul.cpp:55]   --->   Operation 2101 'fadd' 'sum_2_9' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_545 : Operation 2102 [1/4] (4.67ns)   --->   "%mul9_9_2_2 = fmul i32 %arr_load_128, i32 %p_read_1" [../src/matmul.cpp:55]   --->   Operation 2102 'fmul' 'mul9_9_2_2' <Predicate = (!icmp_ln47_9)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 546 <SV = 59> <Delay = 6.01>
ST_546 : Operation 2103 [1/5] (6.01ns)   --->   "%sum_2_9 = fadd i32 %mul9_9, i32 0" [../src/matmul.cpp:55]   --->   Operation 2103 'fadd' 'sum_2_9' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 547 <SV = 60> <Delay = 6.01>
ST_547 : Operation 2104 [5/5] (6.01ns)   --->   "%sum_2_9_0_1 = fadd i32 %sum_2_9, i32 %mul9_9_0_1" [../src/matmul.cpp:55]   --->   Operation 2104 'fadd' 'sum_2_9_0_1' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 548 <SV = 61> <Delay = 6.01>
ST_548 : Operation 2105 [4/5] (6.01ns)   --->   "%sum_2_9_0_1 = fadd i32 %sum_2_9, i32 %mul9_9_0_1" [../src/matmul.cpp:55]   --->   Operation 2105 'fadd' 'sum_2_9_0_1' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 549 <SV = 62> <Delay = 6.01>
ST_549 : Operation 2106 [3/5] (6.01ns)   --->   "%sum_2_9_0_1 = fadd i32 %sum_2_9, i32 %mul9_9_0_1" [../src/matmul.cpp:55]   --->   Operation 2106 'fadd' 'sum_2_9_0_1' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 550 <SV = 63> <Delay = 6.01>
ST_550 : Operation 2107 [2/5] (6.01ns)   --->   "%sum_2_9_0_1 = fadd i32 %sum_2_9, i32 %mul9_9_0_1" [../src/matmul.cpp:55]   --->   Operation 2107 'fadd' 'sum_2_9_0_1' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 551 <SV = 64> <Delay = 6.01>
ST_551 : Operation 2108 [1/5] (6.01ns)   --->   "%sum_2_9_0_1 = fadd i32 %sum_2_9, i32 %mul9_9_0_1" [../src/matmul.cpp:55]   --->   Operation 2108 'fadd' 'sum_2_9_0_1' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 552 <SV = 65> <Delay = 0.00>

State 553 <SV = 66> <Delay = 6.01>
ST_553 : Operation 2109 [5/5] (6.01ns)   --->   "%sum_2_9_0_2 = fadd i32 %sum_2_9_0_1, i32 %mul9_9_0_2" [../src/matmul.cpp:55]   --->   Operation 2109 'fadd' 'sum_2_9_0_2' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 554 <SV = 67> <Delay = 6.01>
ST_554 : Operation 2110 [4/5] (6.01ns)   --->   "%sum_2_9_0_2 = fadd i32 %sum_2_9_0_1, i32 %mul9_9_0_2" [../src/matmul.cpp:55]   --->   Operation 2110 'fadd' 'sum_2_9_0_2' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 555 <SV = 68> <Delay = 6.01>
ST_555 : Operation 2111 [3/5] (6.01ns)   --->   "%sum_2_9_0_2 = fadd i32 %sum_2_9_0_1, i32 %mul9_9_0_2" [../src/matmul.cpp:55]   --->   Operation 2111 'fadd' 'sum_2_9_0_2' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 556 <SV = 69> <Delay = 6.01>
ST_556 : Operation 2112 [2/5] (6.01ns)   --->   "%sum_2_9_0_2 = fadd i32 %sum_2_9_0_1, i32 %mul9_9_0_2" [../src/matmul.cpp:55]   --->   Operation 2112 'fadd' 'sum_2_9_0_2' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 557 <SV = 70> <Delay = 6.01>
ST_557 : Operation 2113 [1/5] (6.01ns)   --->   "%sum_2_9_0_2 = fadd i32 %sum_2_9_0_1, i32 %mul9_9_0_2" [../src/matmul.cpp:55]   --->   Operation 2113 'fadd' 'sum_2_9_0_2' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 558 <SV = 71> <Delay = 6.01>
ST_558 : Operation 2114 [5/5] (6.01ns)   --->   "%sum_2_9_1 = fadd i32 %sum_2_9_0_2, i32 %mul9_9_1" [../src/matmul.cpp:55]   --->   Operation 2114 'fadd' 'sum_2_9_1' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 559 <SV = 72> <Delay = 6.01>
ST_559 : Operation 2115 [4/5] (6.01ns)   --->   "%sum_2_9_1 = fadd i32 %sum_2_9_0_2, i32 %mul9_9_1" [../src/matmul.cpp:55]   --->   Operation 2115 'fadd' 'sum_2_9_1' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 560 <SV = 73> <Delay = 6.01>
ST_560 : Operation 2116 [3/5] (6.01ns)   --->   "%sum_2_9_1 = fadd i32 %sum_2_9_0_2, i32 %mul9_9_1" [../src/matmul.cpp:55]   --->   Operation 2116 'fadd' 'sum_2_9_1' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 561 <SV = 74> <Delay = 6.01>
ST_561 : Operation 2117 [2/5] (6.01ns)   --->   "%sum_2_9_1 = fadd i32 %sum_2_9_0_2, i32 %mul9_9_1" [../src/matmul.cpp:55]   --->   Operation 2117 'fadd' 'sum_2_9_1' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 562 <SV = 75> <Delay = 6.01>
ST_562 : Operation 2118 [1/5] (6.01ns)   --->   "%sum_2_9_1 = fadd i32 %sum_2_9_0_2, i32 %mul9_9_1" [../src/matmul.cpp:55]   --->   Operation 2118 'fadd' 'sum_2_9_1' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 563 <SV = 76> <Delay = 0.00>

State 564 <SV = 77> <Delay = 6.01>
ST_564 : Operation 2119 [5/5] (6.01ns)   --->   "%sum_2_9_1_1 = fadd i32 %sum_2_9_1, i32 %mul9_9_1_1" [../src/matmul.cpp:55]   --->   Operation 2119 'fadd' 'sum_2_9_1_1' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 565 <SV = 78> <Delay = 6.01>
ST_565 : Operation 2120 [4/5] (6.01ns)   --->   "%sum_2_9_1_1 = fadd i32 %sum_2_9_1, i32 %mul9_9_1_1" [../src/matmul.cpp:55]   --->   Operation 2120 'fadd' 'sum_2_9_1_1' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 566 <SV = 79> <Delay = 6.01>
ST_566 : Operation 2121 [3/5] (6.01ns)   --->   "%sum_2_9_1_1 = fadd i32 %sum_2_9_1, i32 %mul9_9_1_1" [../src/matmul.cpp:55]   --->   Operation 2121 'fadd' 'sum_2_9_1_1' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 567 <SV = 80> <Delay = 6.01>
ST_567 : Operation 2122 [2/5] (6.01ns)   --->   "%sum_2_9_1_1 = fadd i32 %sum_2_9_1, i32 %mul9_9_1_1" [../src/matmul.cpp:55]   --->   Operation 2122 'fadd' 'sum_2_9_1_1' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 568 <SV = 81> <Delay = 6.01>
ST_568 : Operation 2123 [1/5] (6.01ns)   --->   "%sum_2_9_1_1 = fadd i32 %sum_2_9_1, i32 %mul9_9_1_1" [../src/matmul.cpp:55]   --->   Operation 2123 'fadd' 'sum_2_9_1_1' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 569 <SV = 82> <Delay = 6.01>
ST_569 : Operation 2124 [5/5] (6.01ns)   --->   "%sum_2_9_1_2 = fadd i32 %sum_2_9_1_1, i32 %mul9_9_1_2" [../src/matmul.cpp:55]   --->   Operation 2124 'fadd' 'sum_2_9_1_2' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 570 <SV = 83> <Delay = 6.01>
ST_570 : Operation 2125 [4/5] (6.01ns)   --->   "%sum_2_9_1_2 = fadd i32 %sum_2_9_1_1, i32 %mul9_9_1_2" [../src/matmul.cpp:55]   --->   Operation 2125 'fadd' 'sum_2_9_1_2' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 571 <SV = 84> <Delay = 6.01>
ST_571 : Operation 2126 [3/5] (6.01ns)   --->   "%sum_2_9_1_2 = fadd i32 %sum_2_9_1_1, i32 %mul9_9_1_2" [../src/matmul.cpp:55]   --->   Operation 2126 'fadd' 'sum_2_9_1_2' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 572 <SV = 85> <Delay = 6.01>
ST_572 : Operation 2127 [2/5] (6.01ns)   --->   "%sum_2_9_1_2 = fadd i32 %sum_2_9_1_1, i32 %mul9_9_1_2" [../src/matmul.cpp:55]   --->   Operation 2127 'fadd' 'sum_2_9_1_2' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 573 <SV = 86> <Delay = 6.01>
ST_573 : Operation 2128 [1/5] (6.01ns)   --->   "%sum_2_9_1_2 = fadd i32 %sum_2_9_1_1, i32 %mul9_9_1_2" [../src/matmul.cpp:55]   --->   Operation 2128 'fadd' 'sum_2_9_1_2' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 574 <SV = 87> <Delay = 0.00>

State 575 <SV = 88> <Delay = 6.01>
ST_575 : Operation 2129 [5/5] (6.01ns)   --->   "%sum_2_9_2 = fadd i32 %sum_2_9_1_2, i32 %mul9_9_2" [../src/matmul.cpp:55]   --->   Operation 2129 'fadd' 'sum_2_9_2' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 576 <SV = 89> <Delay = 6.01>
ST_576 : Operation 2130 [4/5] (6.01ns)   --->   "%sum_2_9_2 = fadd i32 %sum_2_9_1_2, i32 %mul9_9_2" [../src/matmul.cpp:55]   --->   Operation 2130 'fadd' 'sum_2_9_2' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 577 <SV = 90> <Delay = 6.01>
ST_577 : Operation 2131 [3/5] (6.01ns)   --->   "%sum_2_9_2 = fadd i32 %sum_2_9_1_2, i32 %mul9_9_2" [../src/matmul.cpp:55]   --->   Operation 2131 'fadd' 'sum_2_9_2' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 578 <SV = 91> <Delay = 6.01>
ST_578 : Operation 2132 [2/5] (6.01ns)   --->   "%sum_2_9_2 = fadd i32 %sum_2_9_1_2, i32 %mul9_9_2" [../src/matmul.cpp:55]   --->   Operation 2132 'fadd' 'sum_2_9_2' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 579 <SV = 92> <Delay = 6.01>
ST_579 : Operation 2133 [1/5] (6.01ns)   --->   "%sum_2_9_2 = fadd i32 %sum_2_9_1_2, i32 %mul9_9_2" [../src/matmul.cpp:55]   --->   Operation 2133 'fadd' 'sum_2_9_2' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 580 <SV = 93> <Delay = 6.01>
ST_580 : Operation 2134 [5/5] (6.01ns)   --->   "%sum_2_9_2_1 = fadd i32 %sum_2_9_2, i32 %mul9_9_2_1" [../src/matmul.cpp:55]   --->   Operation 2134 'fadd' 'sum_2_9_2_1' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 581 <SV = 94> <Delay = 6.01>
ST_581 : Operation 2135 [4/5] (6.01ns)   --->   "%sum_2_9_2_1 = fadd i32 %sum_2_9_2, i32 %mul9_9_2_1" [../src/matmul.cpp:55]   --->   Operation 2135 'fadd' 'sum_2_9_2_1' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 582 <SV = 95> <Delay = 6.01>
ST_582 : Operation 2136 [3/5] (6.01ns)   --->   "%sum_2_9_2_1 = fadd i32 %sum_2_9_2, i32 %mul9_9_2_1" [../src/matmul.cpp:55]   --->   Operation 2136 'fadd' 'sum_2_9_2_1' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 583 <SV = 96> <Delay = 6.01>
ST_583 : Operation 2137 [2/5] (6.01ns)   --->   "%sum_2_9_2_1 = fadd i32 %sum_2_9_2, i32 %mul9_9_2_1" [../src/matmul.cpp:55]   --->   Operation 2137 'fadd' 'sum_2_9_2_1' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 584 <SV = 97> <Delay = 6.01>
ST_584 : Operation 2138 [1/5] (6.01ns)   --->   "%sum_2_9_2_1 = fadd i32 %sum_2_9_2, i32 %mul9_9_2_1" [../src/matmul.cpp:55]   --->   Operation 2138 'fadd' 'sum_2_9_2_1' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 585 <SV = 98> <Delay = 0.00>

State 586 <SV = 99> <Delay = 6.01>
ST_586 : Operation 2139 [5/5] (6.01ns)   --->   "%sum_2_9_2_2 = fadd i32 %sum_2_9_2_1, i32 %mul9_9_2_2" [../src/matmul.cpp:55]   --->   Operation 2139 'fadd' 'sum_2_9_2_2' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 587 <SV = 100> <Delay = 6.01>
ST_587 : Operation 2140 [4/5] (6.01ns)   --->   "%sum_2_9_2_2 = fadd i32 %sum_2_9_2_1, i32 %mul9_9_2_2" [../src/matmul.cpp:55]   --->   Operation 2140 'fadd' 'sum_2_9_2_2' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 588 <SV = 101> <Delay = 6.01>
ST_588 : Operation 2141 [3/5] (6.01ns)   --->   "%sum_2_9_2_2 = fadd i32 %sum_2_9_2_1, i32 %mul9_9_2_2" [../src/matmul.cpp:55]   --->   Operation 2141 'fadd' 'sum_2_9_2_2' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 589 <SV = 102> <Delay = 6.01>
ST_589 : Operation 2142 [2/5] (6.01ns)   --->   "%sum_2_9_2_2 = fadd i32 %sum_2_9_2_1, i32 %mul9_9_2_2" [../src/matmul.cpp:55]   --->   Operation 2142 'fadd' 'sum_2_9_2_2' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 590 <SV = 103> <Delay = 6.01>
ST_590 : Operation 2143 [1/1] (0.00ns)   --->   "%t_3_9 = phi i33 %add_ln58_9, void %.split4.9, i33 %add_ln44_26_cast, void %.lr.ph.9" [../src/matmul.cpp:58]   --->   Operation 2143 'phi' 't_3_9' <Predicate = true> <Delay = 0.00>
ST_590 : Operation 2144 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2144 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_590 : Operation 2145 [1/1] (0.00ns)   --->   "%empty_138 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 52, i64 0"   --->   Operation 2145 'speclooptripcount' 'empty_138' <Predicate = true> <Delay = 0.00>
ST_590 : Operation 2146 [1/5] (6.01ns)   --->   "%sum_2_9_2_2 = fadd i32 %sum_2_9_2_1, i32 %mul9_9_2_2" [../src/matmul.cpp:55]   --->   Operation 2146 'fadd' 'sum_2_9_2_2' <Predicate = (!icmp_ln47_9)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 591 <SV = 104> <Delay = 1.35>
ST_591 : Operation 2147 [1/1] (0.00ns)   --->   "%t_3_9_cast = zext i33 %t_3_9" [../src/matmul.cpp:58]   --->   Operation 2147 'zext' 't_3_9_cast' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_591 : Operation 2148 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/matmul.cpp:42]   --->   Operation 2148 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_591 : Operation 2149 [1/1] (1.20ns)   --->   "%add_ln58_9 = add i33 %t_3_9, i33 1" [../src/matmul.cpp:58]   --->   Operation 2149 'add' 'add_ln58_9' <Predicate = (!icmp_ln47_9)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_591 : Operation 2150 [1/1] (0.00ns)   --->   "%out_addr_18 = getelementptr i32 %out_r, i64 0, i64 %t_3_9_cast" [../src/matmul.cpp:58]   --->   Operation 2150 'getelementptr' 'out_addr_18' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>
ST_591 : Operation 2151 [1/1] (1.35ns)   --->   "%store_ln58 = store i32 %sum_2_9_2_2, i11 %out_addr_18" [../src/matmul.cpp:58]   --->   Operation 2151 'store' 'store_ln58' <Predicate = (!icmp_ln47_9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_591 : Operation 2152 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2152 'br' 'br_ln0' <Predicate = (!icmp_ln47_9)> <Delay = 0.00>

State 592 <SV = 104> <Delay = 1.47>
ST_592 : Operation 2153 [1/1] (1.20ns)   --->   "%add_ln44_20 = add i32 %zext_ln44_2, i32 %add_ln44_18" [../src/matmul.cpp:44]   --->   Operation 2153 'add' 'add_ln44_20' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_592 : Operation 2154 [1/1] (1.47ns)   --->   "%add_ln44_21 = add i64 %i_0, i64 10" [../src/matmul.cpp:44]   --->   Operation 2154 'add' 'add_ln44_21' <Predicate = true> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_592 : Operation 2155 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2155 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 593 <SV = 47> <Delay = 0.00>
ST_593 : Operation 2156 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [../src/matmul.cpp:61]   --->   Operation 2156 'ret' 'ret_ln61' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.887ns
The critical path consists of the following:
	wire read on port 'w' [15]  (0 ns)
	'add' operation ('sub1') [25]  (0.887 ns)

 <State 2>: 1.65ns
The critical path consists of the following:
	'phi' operation ('i_0', ../src/matmul.cpp:44) with incoming values : ('add_ln44_21', ../src/matmul.cpp:44) [33]  (0 ns)
	'add' operation ('empty', ../src/matmul.cpp:44) [41]  (0.948 ns)
	'mul' operation of DSP[42] ('empty_100', ../src/matmul.cpp:44) [42]  (0.698 ns)

 <State 3>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[42] ('empty_100', ../src/matmul.cpp:44) [42]  (0.698 ns)

 <State 4>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[42] ('empty_100', ../src/matmul.cpp:44) [42]  (0.698 ns)

 <State 5>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('t_3_0', ../src/matmul.cpp:58) with incoming values : ('t_0_cast', ../src/matmul.cpp:44) ('add_ln58', ../src/matmul.cpp:58) [48]  (0.489 ns)

 <State 6>: 3.19ns
The critical path consists of the following:
	'phi' operation ('j_0', ../src/matmul.cpp:47) with incoming values : ('add_ln47', ../src/matmul.cpp:47) [49]  (0 ns)
	'add' operation ('empty_105', ../src/matmul.cpp:47) [59]  (0.887 ns)
	'add' operation ('add_ln8', ../src/matmul.cpp:8) [61]  (0.948 ns)
	'getelementptr' operation ('arr_addr', ../src/matmul.cpp:8) [63]  (0 ns)
	'load' operation ('arr_load', ../src/matmul.cpp:8) on array 'arr' [64]  (1.35 ns)

 <State 7>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load', ../src/matmul.cpp:8) on array 'arr' [64]  (1.35 ns)
	'fmul' operation ('mul9', ../src/matmul.cpp:55) [65]  (4.67 ns)

 <State 8>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_41', ../src/matmul.cpp:8) on array 'arr' [76]  (1.35 ns)
	'fmul' operation ('mul9_0_0_2', ../src/matmul.cpp:55) [77]  (4.67 ns)

 <State 9>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_43', ../src/matmul.cpp:8) on array 'arr' [88]  (1.35 ns)
	'fmul' operation ('mul9_0_1_1', ../src/matmul.cpp:55) [89]  (4.67 ns)

 <State 10>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_45', ../src/matmul.cpp:8) on array 'arr' [100]  (1.35 ns)
	'fmul' operation ('mul9_0_2', ../src/matmul.cpp:55) [101]  (4.67 ns)

 <State 11>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_47', ../src/matmul.cpp:8) on array 'arr' [112]  (1.35 ns)
	'fmul' operation ('mul9_0_2_2', ../src/matmul.cpp:55) [113]  (4.67 ns)

 <State 12>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2', ../src/matmul.cpp:55) [66]  (6.02 ns)

 <State 13>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2', ../src/matmul.cpp:55) [66]  (6.02 ns)

 <State 14>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2', ../src/matmul.cpp:55) [66]  (6.02 ns)

 <State 15>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2', ../src/matmul.cpp:55) [66]  (6.02 ns)

 <State 16>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_0_1', ../src/matmul.cpp:55) [72]  (6.02 ns)

 <State 17>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_0_1', ../src/matmul.cpp:55) [72]  (6.02 ns)

 <State 18>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_0_1', ../src/matmul.cpp:55) [72]  (6.02 ns)

 <State 19>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_0_1', ../src/matmul.cpp:55) [72]  (6.02 ns)

 <State 20>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_0_1', ../src/matmul.cpp:55) [72]  (6.02 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_0_2', ../src/matmul.cpp:55) [78]  (6.02 ns)

 <State 23>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_0_2', ../src/matmul.cpp:55) [78]  (6.02 ns)

 <State 24>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_0_2', ../src/matmul.cpp:55) [78]  (6.02 ns)

 <State 25>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_0_2', ../src/matmul.cpp:55) [78]  (6.02 ns)

 <State 26>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_0_2', ../src/matmul.cpp:55) [78]  (6.02 ns)

 <State 27>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_1', ../src/matmul.cpp:55) [84]  (6.02 ns)

 <State 28>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_1', ../src/matmul.cpp:55) [84]  (6.02 ns)

 <State 29>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_1', ../src/matmul.cpp:55) [84]  (6.02 ns)

 <State 30>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_1', ../src/matmul.cpp:55) [84]  (6.02 ns)

 <State 31>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_1', ../src/matmul.cpp:55) [84]  (6.02 ns)

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_1_1', ../src/matmul.cpp:55) [90]  (6.02 ns)

 <State 34>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_1_1', ../src/matmul.cpp:55) [90]  (6.02 ns)

 <State 35>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_1_1', ../src/matmul.cpp:55) [90]  (6.02 ns)

 <State 36>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_1_1', ../src/matmul.cpp:55) [90]  (6.02 ns)

 <State 37>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_1_1', ../src/matmul.cpp:55) [90]  (6.02 ns)

 <State 38>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_1_2', ../src/matmul.cpp:55) [96]  (6.02 ns)

 <State 39>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_1_2', ../src/matmul.cpp:55) [96]  (6.02 ns)

 <State 40>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_1_2', ../src/matmul.cpp:55) [96]  (6.02 ns)

 <State 41>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_1_2', ../src/matmul.cpp:55) [96]  (6.02 ns)

 <State 42>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_1_2', ../src/matmul.cpp:55) [96]  (6.02 ns)

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_2', ../src/matmul.cpp:55) [102]  (6.02 ns)

 <State 45>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_2', ../src/matmul.cpp:55) [102]  (6.02 ns)

 <State 46>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_2', ../src/matmul.cpp:55) [102]  (6.02 ns)

 <State 47>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_2', ../src/matmul.cpp:55) [102]  (6.02 ns)

 <State 48>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_2', ../src/matmul.cpp:55) [102]  (6.02 ns)

 <State 49>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_2_1', ../src/matmul.cpp:55) [108]  (6.02 ns)

 <State 50>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_2_1', ../src/matmul.cpp:55) [108]  (6.02 ns)

 <State 51>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_2_1', ../src/matmul.cpp:55) [108]  (6.02 ns)

 <State 52>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_2_1', ../src/matmul.cpp:55) [108]  (6.02 ns)

 <State 53>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_2_1', ../src/matmul.cpp:55) [108]  (6.02 ns)

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_2_2', ../src/matmul.cpp:55) [114]  (6.02 ns)

 <State 56>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_2_2', ../src/matmul.cpp:55) [114]  (6.02 ns)

 <State 57>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_2_2', ../src/matmul.cpp:55) [114]  (6.02 ns)

 <State 58>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_2_2', ../src/matmul.cpp:55) [114]  (6.02 ns)

 <State 59>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_0_2_2', ../src/matmul.cpp:55) [114]  (6.02 ns)

 <State 60>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('out_addr', ../src/matmul.cpp:58) [116]  (0 ns)
	'store' operation ('store_ln58', ../src/matmul.cpp:58) of variable 'sum_2_0_2_2', ../src/matmul.cpp:55 on array 'out_r' [117]  (1.35 ns)

 <State 61>: 2.95ns
The critical path consists of the following:
	'add' operation ('add_ln44_3', ../src/matmul.cpp:44) [121]  (1.47 ns)
	'icmp' operation ('icmp_ln44_1', ../src/matmul.cpp:44) [122]  (1.48 ns)

 <State 62>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[127] ('empty_108', ../src/matmul.cpp:44) [127]  (0.698 ns)

 <State 63>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[127] ('empty_108', ../src/matmul.cpp:44) [127]  (0.698 ns)

 <State 64>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('t_3_1', ../src/matmul.cpp:58) with incoming values : ('add_ln44_2_cast', ../src/matmul.cpp:44) ('add_ln58_1', ../src/matmul.cpp:58) [130]  (0.489 ns)

 <State 65>: 3.19ns
The critical path consists of the following:
	'phi' operation ('j_1', ../src/matmul.cpp:47) with incoming values : ('add_ln47_1', ../src/matmul.cpp:47) [131]  (0 ns)
	'add' operation ('empty_109', ../src/matmul.cpp:47) [141]  (0.887 ns)
	'add' operation ('add_ln8_48', ../src/matmul.cpp:8) [143]  (0.948 ns)
	'getelementptr' operation ('arr_addr_48', ../src/matmul.cpp:8) [145]  (0 ns)
	'load' operation ('arr_load_48', ../src/matmul.cpp:8) on array 'arr' [146]  (1.35 ns)

 <State 66>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_48', ../src/matmul.cpp:8) on array 'arr' [146]  (1.35 ns)
	'fmul' operation ('mul9_1', ../src/matmul.cpp:55) [147]  (4.67 ns)

 <State 67>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_50', ../src/matmul.cpp:8) on array 'arr' [158]  (1.35 ns)
	'fmul' operation ('mul9_1_0_2', ../src/matmul.cpp:55) [159]  (4.67 ns)

 <State 68>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_52', ../src/matmul.cpp:8) on array 'arr' [170]  (1.35 ns)
	'fmul' operation ('mul9_1_1_1', ../src/matmul.cpp:55) [171]  (4.67 ns)

 <State 69>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_54', ../src/matmul.cpp:8) on array 'arr' [182]  (1.35 ns)
	'fmul' operation ('mul9_1_2', ../src/matmul.cpp:55) [183]  (4.67 ns)

 <State 70>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_56', ../src/matmul.cpp:8) on array 'arr' [194]  (1.35 ns)
	'fmul' operation ('mul9_1_2_2', ../src/matmul.cpp:55) [195]  (4.67 ns)

 <State 71>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1', ../src/matmul.cpp:55) [148]  (6.02 ns)

 <State 72>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1', ../src/matmul.cpp:55) [148]  (6.02 ns)

 <State 73>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1', ../src/matmul.cpp:55) [148]  (6.02 ns)

 <State 74>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1', ../src/matmul.cpp:55) [148]  (6.02 ns)

 <State 75>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_0_1', ../src/matmul.cpp:55) [154]  (6.02 ns)

 <State 76>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_0_1', ../src/matmul.cpp:55) [154]  (6.02 ns)

 <State 77>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_0_1', ../src/matmul.cpp:55) [154]  (6.02 ns)

 <State 78>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_0_1', ../src/matmul.cpp:55) [154]  (6.02 ns)

 <State 79>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_0_1', ../src/matmul.cpp:55) [154]  (6.02 ns)

 <State 80>: 0ns
The critical path consists of the following:

 <State 81>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_0_2', ../src/matmul.cpp:55) [160]  (6.02 ns)

 <State 82>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_0_2', ../src/matmul.cpp:55) [160]  (6.02 ns)

 <State 83>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_0_2', ../src/matmul.cpp:55) [160]  (6.02 ns)

 <State 84>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_0_2', ../src/matmul.cpp:55) [160]  (6.02 ns)

 <State 85>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_0_2', ../src/matmul.cpp:55) [160]  (6.02 ns)

 <State 86>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_1', ../src/matmul.cpp:55) [166]  (6.02 ns)

 <State 87>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_1', ../src/matmul.cpp:55) [166]  (6.02 ns)

 <State 88>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_1', ../src/matmul.cpp:55) [166]  (6.02 ns)

 <State 89>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_1', ../src/matmul.cpp:55) [166]  (6.02 ns)

 <State 90>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_1', ../src/matmul.cpp:55) [166]  (6.02 ns)

 <State 91>: 0ns
The critical path consists of the following:

 <State 92>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_1_1', ../src/matmul.cpp:55) [172]  (6.02 ns)

 <State 93>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_1_1', ../src/matmul.cpp:55) [172]  (6.02 ns)

 <State 94>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_1_1', ../src/matmul.cpp:55) [172]  (6.02 ns)

 <State 95>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_1_1', ../src/matmul.cpp:55) [172]  (6.02 ns)

 <State 96>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_1_1', ../src/matmul.cpp:55) [172]  (6.02 ns)

 <State 97>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_1_2', ../src/matmul.cpp:55) [178]  (6.02 ns)

 <State 98>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_1_2', ../src/matmul.cpp:55) [178]  (6.02 ns)

 <State 99>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_1_2', ../src/matmul.cpp:55) [178]  (6.02 ns)

 <State 100>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_1_2', ../src/matmul.cpp:55) [178]  (6.02 ns)

 <State 101>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_1_2', ../src/matmul.cpp:55) [178]  (6.02 ns)

 <State 102>: 0ns
The critical path consists of the following:

 <State 103>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_2', ../src/matmul.cpp:55) [184]  (6.02 ns)

 <State 104>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_2', ../src/matmul.cpp:55) [184]  (6.02 ns)

 <State 105>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_2', ../src/matmul.cpp:55) [184]  (6.02 ns)

 <State 106>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_2', ../src/matmul.cpp:55) [184]  (6.02 ns)

 <State 107>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_2', ../src/matmul.cpp:55) [184]  (6.02 ns)

 <State 108>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_2_1', ../src/matmul.cpp:55) [190]  (6.02 ns)

 <State 109>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_2_1', ../src/matmul.cpp:55) [190]  (6.02 ns)

 <State 110>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_2_1', ../src/matmul.cpp:55) [190]  (6.02 ns)

 <State 111>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_2_1', ../src/matmul.cpp:55) [190]  (6.02 ns)

 <State 112>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_2_1', ../src/matmul.cpp:55) [190]  (6.02 ns)

 <State 113>: 0ns
The critical path consists of the following:

 <State 114>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_2_2', ../src/matmul.cpp:55) [196]  (6.02 ns)

 <State 115>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_2_2', ../src/matmul.cpp:55) [196]  (6.02 ns)

 <State 116>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_2_2', ../src/matmul.cpp:55) [196]  (6.02 ns)

 <State 117>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_2_2', ../src/matmul.cpp:55) [196]  (6.02 ns)

 <State 118>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1_2_2', ../src/matmul.cpp:55) [196]  (6.02 ns)

 <State 119>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('out_addr_10', ../src/matmul.cpp:58) [198]  (0 ns)
	'store' operation ('store_ln58', ../src/matmul.cpp:58) of variable 'sum_2_1_2_2', ../src/matmul.cpp:55 on array 'out_r' [199]  (1.35 ns)

 <State 120>: 2.95ns
The critical path consists of the following:
	'add' operation ('add_ln44_5', ../src/matmul.cpp:44) [203]  (1.47 ns)
	'icmp' operation ('icmp_ln44_2', ../src/matmul.cpp:44) [204]  (1.48 ns)

 <State 121>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[209] ('empty_112', ../src/matmul.cpp:44) [209]  (0.698 ns)

 <State 122>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[209] ('empty_112', ../src/matmul.cpp:44) [209]  (0.698 ns)

 <State 123>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('t_3_2', ../src/matmul.cpp:58) with incoming values : ('add_ln44_5_cast', ../src/matmul.cpp:44) ('add_ln58_2', ../src/matmul.cpp:58) [212]  (0.489 ns)

 <State 124>: 3.19ns
The critical path consists of the following:
	'phi' operation ('j_2', ../src/matmul.cpp:47) with incoming values : ('add_ln47_2', ../src/matmul.cpp:47) [213]  (0 ns)
	'add' operation ('empty_113', ../src/matmul.cpp:47) [223]  (0.887 ns)
	'add' operation ('add_ln8_57', ../src/matmul.cpp:8) [225]  (0.948 ns)
	'getelementptr' operation ('arr_addr_57', ../src/matmul.cpp:8) [227]  (0 ns)
	'load' operation ('arr_load_57', ../src/matmul.cpp:8) on array 'arr' [228]  (1.35 ns)

 <State 125>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_57', ../src/matmul.cpp:8) on array 'arr' [228]  (1.35 ns)
	'fmul' operation ('mul9_2', ../src/matmul.cpp:55) [229]  (4.67 ns)

 <State 126>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_59', ../src/matmul.cpp:8) on array 'arr' [240]  (1.35 ns)
	'fmul' operation ('mul9_2_0_2', ../src/matmul.cpp:55) [241]  (4.67 ns)

 <State 127>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_61', ../src/matmul.cpp:8) on array 'arr' [252]  (1.35 ns)
	'fmul' operation ('mul9_2_1_1', ../src/matmul.cpp:55) [253]  (4.67 ns)

 <State 128>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_63', ../src/matmul.cpp:8) on array 'arr' [264]  (1.35 ns)
	'fmul' operation ('mul9_2_2', ../src/matmul.cpp:55) [265]  (4.67 ns)

 <State 129>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_65', ../src/matmul.cpp:8) on array 'arr' [276]  (1.35 ns)
	'fmul' operation ('mul9_2_2_2', ../src/matmul.cpp:55) [277]  (4.67 ns)

 <State 130>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2', ../src/matmul.cpp:55) [230]  (6.02 ns)

 <State 131>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2', ../src/matmul.cpp:55) [230]  (6.02 ns)

 <State 132>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2', ../src/matmul.cpp:55) [230]  (6.02 ns)

 <State 133>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2', ../src/matmul.cpp:55) [230]  (6.02 ns)

 <State 134>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_0_1', ../src/matmul.cpp:55) [236]  (6.02 ns)

 <State 135>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_0_1', ../src/matmul.cpp:55) [236]  (6.02 ns)

 <State 136>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_0_1', ../src/matmul.cpp:55) [236]  (6.02 ns)

 <State 137>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_0_1', ../src/matmul.cpp:55) [236]  (6.02 ns)

 <State 138>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_0_1', ../src/matmul.cpp:55) [236]  (6.02 ns)

 <State 139>: 0ns
The critical path consists of the following:

 <State 140>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_0_2', ../src/matmul.cpp:55) [242]  (6.02 ns)

 <State 141>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_0_2', ../src/matmul.cpp:55) [242]  (6.02 ns)

 <State 142>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_0_2', ../src/matmul.cpp:55) [242]  (6.02 ns)

 <State 143>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_0_2', ../src/matmul.cpp:55) [242]  (6.02 ns)

 <State 144>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_0_2', ../src/matmul.cpp:55) [242]  (6.02 ns)

 <State 145>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_1', ../src/matmul.cpp:55) [248]  (6.02 ns)

 <State 146>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_1', ../src/matmul.cpp:55) [248]  (6.02 ns)

 <State 147>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_1', ../src/matmul.cpp:55) [248]  (6.02 ns)

 <State 148>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_1', ../src/matmul.cpp:55) [248]  (6.02 ns)

 <State 149>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_1', ../src/matmul.cpp:55) [248]  (6.02 ns)

 <State 150>: 0ns
The critical path consists of the following:

 <State 151>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_1_1', ../src/matmul.cpp:55) [254]  (6.02 ns)

 <State 152>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_1_1', ../src/matmul.cpp:55) [254]  (6.02 ns)

 <State 153>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_1_1', ../src/matmul.cpp:55) [254]  (6.02 ns)

 <State 154>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_1_1', ../src/matmul.cpp:55) [254]  (6.02 ns)

 <State 155>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_1_1', ../src/matmul.cpp:55) [254]  (6.02 ns)

 <State 156>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_1_2', ../src/matmul.cpp:55) [260]  (6.02 ns)

 <State 157>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_1_2', ../src/matmul.cpp:55) [260]  (6.02 ns)

 <State 158>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_1_2', ../src/matmul.cpp:55) [260]  (6.02 ns)

 <State 159>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_1_2', ../src/matmul.cpp:55) [260]  (6.02 ns)

 <State 160>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_1_2', ../src/matmul.cpp:55) [260]  (6.02 ns)

 <State 161>: 0ns
The critical path consists of the following:

 <State 162>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_2', ../src/matmul.cpp:55) [266]  (6.02 ns)

 <State 163>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_2', ../src/matmul.cpp:55) [266]  (6.02 ns)

 <State 164>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_2', ../src/matmul.cpp:55) [266]  (6.02 ns)

 <State 165>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_2', ../src/matmul.cpp:55) [266]  (6.02 ns)

 <State 166>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_2', ../src/matmul.cpp:55) [266]  (6.02 ns)

 <State 167>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_2_1', ../src/matmul.cpp:55) [272]  (6.02 ns)

 <State 168>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_2_1', ../src/matmul.cpp:55) [272]  (6.02 ns)

 <State 169>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_2_1', ../src/matmul.cpp:55) [272]  (6.02 ns)

 <State 170>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_2_1', ../src/matmul.cpp:55) [272]  (6.02 ns)

 <State 171>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_2_1', ../src/matmul.cpp:55) [272]  (6.02 ns)

 <State 172>: 0ns
The critical path consists of the following:

 <State 173>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_2_2', ../src/matmul.cpp:55) [278]  (6.02 ns)

 <State 174>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_2_2', ../src/matmul.cpp:55) [278]  (6.02 ns)

 <State 175>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_2_2', ../src/matmul.cpp:55) [278]  (6.02 ns)

 <State 176>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_2_2', ../src/matmul.cpp:55) [278]  (6.02 ns)

 <State 177>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2_2_2', ../src/matmul.cpp:55) [278]  (6.02 ns)

 <State 178>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('out_addr_11', ../src/matmul.cpp:58) [280]  (0 ns)
	'store' operation ('store_ln58', ../src/matmul.cpp:58) of variable 'sum_2_2_2_2', ../src/matmul.cpp:55 on array 'out_r' [281]  (1.35 ns)

 <State 179>: 2.95ns
The critical path consists of the following:
	'add' operation ('add_ln44_7', ../src/matmul.cpp:44) [285]  (1.47 ns)
	'icmp' operation ('icmp_ln44_3', ../src/matmul.cpp:44) [286]  (1.48 ns)

 <State 180>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[291] ('empty_116', ../src/matmul.cpp:44) [291]  (0.698 ns)

 <State 181>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[291] ('empty_116', ../src/matmul.cpp:44) [291]  (0.698 ns)

 <State 182>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('t_3_3', ../src/matmul.cpp:58) with incoming values : ('add_ln44_8_cast', ../src/matmul.cpp:44) ('add_ln58_3', ../src/matmul.cpp:58) [294]  (0.489 ns)

 <State 183>: 3.19ns
The critical path consists of the following:
	'phi' operation ('j_3', ../src/matmul.cpp:47) with incoming values : ('add_ln47_3', ../src/matmul.cpp:47) [295]  (0 ns)
	'add' operation ('empty_117', ../src/matmul.cpp:47) [305]  (0.887 ns)
	'add' operation ('add_ln8_66', ../src/matmul.cpp:8) [307]  (0.948 ns)
	'getelementptr' operation ('arr_addr_66', ../src/matmul.cpp:8) [309]  (0 ns)
	'load' operation ('arr_load_66', ../src/matmul.cpp:8) on array 'arr' [310]  (1.35 ns)

 <State 184>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_66', ../src/matmul.cpp:8) on array 'arr' [310]  (1.35 ns)
	'fmul' operation ('mul9_3', ../src/matmul.cpp:55) [311]  (4.67 ns)

 <State 185>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_68', ../src/matmul.cpp:8) on array 'arr' [322]  (1.35 ns)
	'fmul' operation ('mul9_3_0_2', ../src/matmul.cpp:55) [323]  (4.67 ns)

 <State 186>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_70', ../src/matmul.cpp:8) on array 'arr' [334]  (1.35 ns)
	'fmul' operation ('mul9_3_1_1', ../src/matmul.cpp:55) [335]  (4.67 ns)

 <State 187>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_72', ../src/matmul.cpp:8) on array 'arr' [346]  (1.35 ns)
	'fmul' operation ('mul9_3_2', ../src/matmul.cpp:55) [347]  (4.67 ns)

 <State 188>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_74', ../src/matmul.cpp:8) on array 'arr' [358]  (1.35 ns)
	'fmul' operation ('mul9_3_2_2', ../src/matmul.cpp:55) [359]  (4.67 ns)

 <State 189>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3', ../src/matmul.cpp:55) [312]  (6.02 ns)

 <State 190>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3', ../src/matmul.cpp:55) [312]  (6.02 ns)

 <State 191>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3', ../src/matmul.cpp:55) [312]  (6.02 ns)

 <State 192>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3', ../src/matmul.cpp:55) [312]  (6.02 ns)

 <State 193>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_0_1', ../src/matmul.cpp:55) [318]  (6.02 ns)

 <State 194>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_0_1', ../src/matmul.cpp:55) [318]  (6.02 ns)

 <State 195>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_0_1', ../src/matmul.cpp:55) [318]  (6.02 ns)

 <State 196>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_0_1', ../src/matmul.cpp:55) [318]  (6.02 ns)

 <State 197>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_0_1', ../src/matmul.cpp:55) [318]  (6.02 ns)

 <State 198>: 0ns
The critical path consists of the following:

 <State 199>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_0_2', ../src/matmul.cpp:55) [324]  (6.02 ns)

 <State 200>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_0_2', ../src/matmul.cpp:55) [324]  (6.02 ns)

 <State 201>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_0_2', ../src/matmul.cpp:55) [324]  (6.02 ns)

 <State 202>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_0_2', ../src/matmul.cpp:55) [324]  (6.02 ns)

 <State 203>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_0_2', ../src/matmul.cpp:55) [324]  (6.02 ns)

 <State 204>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_1', ../src/matmul.cpp:55) [330]  (6.02 ns)

 <State 205>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_1', ../src/matmul.cpp:55) [330]  (6.02 ns)

 <State 206>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_1', ../src/matmul.cpp:55) [330]  (6.02 ns)

 <State 207>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_1', ../src/matmul.cpp:55) [330]  (6.02 ns)

 <State 208>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_1', ../src/matmul.cpp:55) [330]  (6.02 ns)

 <State 209>: 0ns
The critical path consists of the following:

 <State 210>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_1_1', ../src/matmul.cpp:55) [336]  (6.02 ns)

 <State 211>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_1_1', ../src/matmul.cpp:55) [336]  (6.02 ns)

 <State 212>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_1_1', ../src/matmul.cpp:55) [336]  (6.02 ns)

 <State 213>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_1_1', ../src/matmul.cpp:55) [336]  (6.02 ns)

 <State 214>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_1_1', ../src/matmul.cpp:55) [336]  (6.02 ns)

 <State 215>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_1_2', ../src/matmul.cpp:55) [342]  (6.02 ns)

 <State 216>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_1_2', ../src/matmul.cpp:55) [342]  (6.02 ns)

 <State 217>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_1_2', ../src/matmul.cpp:55) [342]  (6.02 ns)

 <State 218>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_1_2', ../src/matmul.cpp:55) [342]  (6.02 ns)

 <State 219>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_1_2', ../src/matmul.cpp:55) [342]  (6.02 ns)

 <State 220>: 0ns
The critical path consists of the following:

 <State 221>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_2', ../src/matmul.cpp:55) [348]  (6.02 ns)

 <State 222>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_2', ../src/matmul.cpp:55) [348]  (6.02 ns)

 <State 223>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_2', ../src/matmul.cpp:55) [348]  (6.02 ns)

 <State 224>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_2', ../src/matmul.cpp:55) [348]  (6.02 ns)

 <State 225>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_2', ../src/matmul.cpp:55) [348]  (6.02 ns)

 <State 226>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_2_1', ../src/matmul.cpp:55) [354]  (6.02 ns)

 <State 227>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_2_1', ../src/matmul.cpp:55) [354]  (6.02 ns)

 <State 228>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_2_1', ../src/matmul.cpp:55) [354]  (6.02 ns)

 <State 229>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_2_1', ../src/matmul.cpp:55) [354]  (6.02 ns)

 <State 230>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_2_1', ../src/matmul.cpp:55) [354]  (6.02 ns)

 <State 231>: 0ns
The critical path consists of the following:

 <State 232>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_2_2', ../src/matmul.cpp:55) [360]  (6.02 ns)

 <State 233>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_2_2', ../src/matmul.cpp:55) [360]  (6.02 ns)

 <State 234>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_2_2', ../src/matmul.cpp:55) [360]  (6.02 ns)

 <State 235>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_2_2', ../src/matmul.cpp:55) [360]  (6.02 ns)

 <State 236>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3_2_2', ../src/matmul.cpp:55) [360]  (6.02 ns)

 <State 237>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('out_addr_12', ../src/matmul.cpp:58) [362]  (0 ns)
	'store' operation ('store_ln58', ../src/matmul.cpp:58) of variable 'sum_2_3_2_2', ../src/matmul.cpp:55 on array 'out_r' [363]  (1.35 ns)

 <State 238>: 2.95ns
The critical path consists of the following:
	'add' operation ('add_ln44_9', ../src/matmul.cpp:44) [367]  (1.47 ns)
	'icmp' operation ('icmp_ln44_4', ../src/matmul.cpp:44) [368]  (1.48 ns)

 <State 239>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[373] ('empty_120', ../src/matmul.cpp:44) [373]  (0.698 ns)

 <State 240>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[373] ('empty_120', ../src/matmul.cpp:44) [373]  (0.698 ns)

 <State 241>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('t_3_4', ../src/matmul.cpp:58) with incoming values : ('add_ln44_11_cast', ../src/matmul.cpp:44) ('add_ln58_4', ../src/matmul.cpp:58) [376]  (0.489 ns)

 <State 242>: 3.19ns
The critical path consists of the following:
	'phi' operation ('j_4', ../src/matmul.cpp:47) with incoming values : ('add_ln47_4', ../src/matmul.cpp:47) [377]  (0 ns)
	'add' operation ('empty_121', ../src/matmul.cpp:47) [387]  (0.887 ns)
	'add' operation ('add_ln8_75', ../src/matmul.cpp:8) [389]  (0.948 ns)
	'getelementptr' operation ('arr_addr_75', ../src/matmul.cpp:8) [391]  (0 ns)
	'load' operation ('arr_load_75', ../src/matmul.cpp:8) on array 'arr' [392]  (1.35 ns)

 <State 243>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_75', ../src/matmul.cpp:8) on array 'arr' [392]  (1.35 ns)
	'fmul' operation ('mul9_4', ../src/matmul.cpp:55) [393]  (4.67 ns)

 <State 244>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_77', ../src/matmul.cpp:8) on array 'arr' [404]  (1.35 ns)
	'fmul' operation ('mul9_4_0_2', ../src/matmul.cpp:55) [405]  (4.67 ns)

 <State 245>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_79', ../src/matmul.cpp:8) on array 'arr' [416]  (1.35 ns)
	'fmul' operation ('mul9_4_1_1', ../src/matmul.cpp:55) [417]  (4.67 ns)

 <State 246>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_81', ../src/matmul.cpp:8) on array 'arr' [428]  (1.35 ns)
	'fmul' operation ('mul9_4_2', ../src/matmul.cpp:55) [429]  (4.67 ns)

 <State 247>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_83', ../src/matmul.cpp:8) on array 'arr' [440]  (1.35 ns)
	'fmul' operation ('mul9_4_2_2', ../src/matmul.cpp:55) [441]  (4.67 ns)

 <State 248>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4', ../src/matmul.cpp:55) [394]  (6.02 ns)

 <State 249>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4', ../src/matmul.cpp:55) [394]  (6.02 ns)

 <State 250>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4', ../src/matmul.cpp:55) [394]  (6.02 ns)

 <State 251>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4', ../src/matmul.cpp:55) [394]  (6.02 ns)

 <State 252>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_0_1', ../src/matmul.cpp:55) [400]  (6.02 ns)

 <State 253>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_0_1', ../src/matmul.cpp:55) [400]  (6.02 ns)

 <State 254>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_0_1', ../src/matmul.cpp:55) [400]  (6.02 ns)

 <State 255>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_0_1', ../src/matmul.cpp:55) [400]  (6.02 ns)

 <State 256>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_0_1', ../src/matmul.cpp:55) [400]  (6.02 ns)

 <State 257>: 0ns
The critical path consists of the following:

 <State 258>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_0_2', ../src/matmul.cpp:55) [406]  (6.02 ns)

 <State 259>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_0_2', ../src/matmul.cpp:55) [406]  (6.02 ns)

 <State 260>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_0_2', ../src/matmul.cpp:55) [406]  (6.02 ns)

 <State 261>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_0_2', ../src/matmul.cpp:55) [406]  (6.02 ns)

 <State 262>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_0_2', ../src/matmul.cpp:55) [406]  (6.02 ns)

 <State 263>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_1', ../src/matmul.cpp:55) [412]  (6.02 ns)

 <State 264>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_1', ../src/matmul.cpp:55) [412]  (6.02 ns)

 <State 265>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_1', ../src/matmul.cpp:55) [412]  (6.02 ns)

 <State 266>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_1', ../src/matmul.cpp:55) [412]  (6.02 ns)

 <State 267>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_1', ../src/matmul.cpp:55) [412]  (6.02 ns)

 <State 268>: 0ns
The critical path consists of the following:

 <State 269>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_1_1', ../src/matmul.cpp:55) [418]  (6.02 ns)

 <State 270>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_1_1', ../src/matmul.cpp:55) [418]  (6.02 ns)

 <State 271>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_1_1', ../src/matmul.cpp:55) [418]  (6.02 ns)

 <State 272>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_1_1', ../src/matmul.cpp:55) [418]  (6.02 ns)

 <State 273>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_1_1', ../src/matmul.cpp:55) [418]  (6.02 ns)

 <State 274>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_1_2', ../src/matmul.cpp:55) [424]  (6.02 ns)

 <State 275>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_1_2', ../src/matmul.cpp:55) [424]  (6.02 ns)

 <State 276>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_1_2', ../src/matmul.cpp:55) [424]  (6.02 ns)

 <State 277>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_1_2', ../src/matmul.cpp:55) [424]  (6.02 ns)

 <State 278>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_1_2', ../src/matmul.cpp:55) [424]  (6.02 ns)

 <State 279>: 0ns
The critical path consists of the following:

 <State 280>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_2', ../src/matmul.cpp:55) [430]  (6.02 ns)

 <State 281>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_2', ../src/matmul.cpp:55) [430]  (6.02 ns)

 <State 282>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_2', ../src/matmul.cpp:55) [430]  (6.02 ns)

 <State 283>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_2', ../src/matmul.cpp:55) [430]  (6.02 ns)

 <State 284>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_2', ../src/matmul.cpp:55) [430]  (6.02 ns)

 <State 285>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_2_1', ../src/matmul.cpp:55) [436]  (6.02 ns)

 <State 286>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_2_1', ../src/matmul.cpp:55) [436]  (6.02 ns)

 <State 287>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_2_1', ../src/matmul.cpp:55) [436]  (6.02 ns)

 <State 288>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_2_1', ../src/matmul.cpp:55) [436]  (6.02 ns)

 <State 289>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_2_1', ../src/matmul.cpp:55) [436]  (6.02 ns)

 <State 290>: 0ns
The critical path consists of the following:

 <State 291>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_2_2', ../src/matmul.cpp:55) [442]  (6.02 ns)

 <State 292>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_2_2', ../src/matmul.cpp:55) [442]  (6.02 ns)

 <State 293>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_2_2', ../src/matmul.cpp:55) [442]  (6.02 ns)

 <State 294>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_2_2', ../src/matmul.cpp:55) [442]  (6.02 ns)

 <State 295>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_4_2_2', ../src/matmul.cpp:55) [442]  (6.02 ns)

 <State 296>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('out_addr_13', ../src/matmul.cpp:58) [444]  (0 ns)
	'store' operation ('store_ln58', ../src/matmul.cpp:58) of variable 'sum_2_4_2_2', ../src/matmul.cpp:55 on array 'out_r' [445]  (1.35 ns)

 <State 297>: 2.95ns
The critical path consists of the following:
	'add' operation ('add_ln44_11', ../src/matmul.cpp:44) [449]  (1.47 ns)
	'icmp' operation ('icmp_ln44_5', ../src/matmul.cpp:44) [450]  (1.48 ns)

 <State 298>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[455] ('empty_124', ../src/matmul.cpp:44) [455]  (0.698 ns)

 <State 299>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[455] ('empty_124', ../src/matmul.cpp:44) [455]  (0.698 ns)

 <State 300>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('t_3_5', ../src/matmul.cpp:58) with incoming values : ('add_ln44_14_cast', ../src/matmul.cpp:44) ('add_ln58_5', ../src/matmul.cpp:58) [458]  (0.489 ns)

 <State 301>: 3.19ns
The critical path consists of the following:
	'phi' operation ('j_5', ../src/matmul.cpp:47) with incoming values : ('add_ln47_5', ../src/matmul.cpp:47) [459]  (0 ns)
	'add' operation ('empty_125', ../src/matmul.cpp:47) [469]  (0.887 ns)
	'add' operation ('add_ln8_84', ../src/matmul.cpp:8) [471]  (0.948 ns)
	'getelementptr' operation ('arr_addr_84', ../src/matmul.cpp:8) [473]  (0 ns)
	'load' operation ('arr_load_84', ../src/matmul.cpp:8) on array 'arr' [474]  (1.35 ns)

 <State 302>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_84', ../src/matmul.cpp:8) on array 'arr' [474]  (1.35 ns)
	'fmul' operation ('mul9_5', ../src/matmul.cpp:55) [475]  (4.67 ns)

 <State 303>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_86', ../src/matmul.cpp:8) on array 'arr' [486]  (1.35 ns)
	'fmul' operation ('mul9_5_0_2', ../src/matmul.cpp:55) [487]  (4.67 ns)

 <State 304>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_88', ../src/matmul.cpp:8) on array 'arr' [498]  (1.35 ns)
	'fmul' operation ('mul9_5_1_1', ../src/matmul.cpp:55) [499]  (4.67 ns)

 <State 305>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_90', ../src/matmul.cpp:8) on array 'arr' [510]  (1.35 ns)
	'fmul' operation ('mul9_5_2', ../src/matmul.cpp:55) [511]  (4.67 ns)

 <State 306>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_92', ../src/matmul.cpp:8) on array 'arr' [522]  (1.35 ns)
	'fmul' operation ('mul9_5_2_2', ../src/matmul.cpp:55) [523]  (4.67 ns)

 <State 307>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5', ../src/matmul.cpp:55) [476]  (6.02 ns)

 <State 308>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5', ../src/matmul.cpp:55) [476]  (6.02 ns)

 <State 309>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5', ../src/matmul.cpp:55) [476]  (6.02 ns)

 <State 310>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5', ../src/matmul.cpp:55) [476]  (6.02 ns)

 <State 311>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_0_1', ../src/matmul.cpp:55) [482]  (6.02 ns)

 <State 312>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_0_1', ../src/matmul.cpp:55) [482]  (6.02 ns)

 <State 313>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_0_1', ../src/matmul.cpp:55) [482]  (6.02 ns)

 <State 314>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_0_1', ../src/matmul.cpp:55) [482]  (6.02 ns)

 <State 315>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_0_1', ../src/matmul.cpp:55) [482]  (6.02 ns)

 <State 316>: 0ns
The critical path consists of the following:

 <State 317>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_0_2', ../src/matmul.cpp:55) [488]  (6.02 ns)

 <State 318>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_0_2', ../src/matmul.cpp:55) [488]  (6.02 ns)

 <State 319>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_0_2', ../src/matmul.cpp:55) [488]  (6.02 ns)

 <State 320>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_0_2', ../src/matmul.cpp:55) [488]  (6.02 ns)

 <State 321>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_0_2', ../src/matmul.cpp:55) [488]  (6.02 ns)

 <State 322>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_1', ../src/matmul.cpp:55) [494]  (6.02 ns)

 <State 323>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_1', ../src/matmul.cpp:55) [494]  (6.02 ns)

 <State 324>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_1', ../src/matmul.cpp:55) [494]  (6.02 ns)

 <State 325>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_1', ../src/matmul.cpp:55) [494]  (6.02 ns)

 <State 326>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_1', ../src/matmul.cpp:55) [494]  (6.02 ns)

 <State 327>: 0ns
The critical path consists of the following:

 <State 328>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_1_1', ../src/matmul.cpp:55) [500]  (6.02 ns)

 <State 329>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_1_1', ../src/matmul.cpp:55) [500]  (6.02 ns)

 <State 330>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_1_1', ../src/matmul.cpp:55) [500]  (6.02 ns)

 <State 331>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_1_1', ../src/matmul.cpp:55) [500]  (6.02 ns)

 <State 332>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_1_1', ../src/matmul.cpp:55) [500]  (6.02 ns)

 <State 333>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_1_2', ../src/matmul.cpp:55) [506]  (6.02 ns)

 <State 334>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_1_2', ../src/matmul.cpp:55) [506]  (6.02 ns)

 <State 335>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_1_2', ../src/matmul.cpp:55) [506]  (6.02 ns)

 <State 336>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_1_2', ../src/matmul.cpp:55) [506]  (6.02 ns)

 <State 337>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_1_2', ../src/matmul.cpp:55) [506]  (6.02 ns)

 <State 338>: 0ns
The critical path consists of the following:

 <State 339>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_2', ../src/matmul.cpp:55) [512]  (6.02 ns)

 <State 340>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_2', ../src/matmul.cpp:55) [512]  (6.02 ns)

 <State 341>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_2', ../src/matmul.cpp:55) [512]  (6.02 ns)

 <State 342>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_2', ../src/matmul.cpp:55) [512]  (6.02 ns)

 <State 343>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_2', ../src/matmul.cpp:55) [512]  (6.02 ns)

 <State 344>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_2_1', ../src/matmul.cpp:55) [518]  (6.02 ns)

 <State 345>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_2_1', ../src/matmul.cpp:55) [518]  (6.02 ns)

 <State 346>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_2_1', ../src/matmul.cpp:55) [518]  (6.02 ns)

 <State 347>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_2_1', ../src/matmul.cpp:55) [518]  (6.02 ns)

 <State 348>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_2_1', ../src/matmul.cpp:55) [518]  (6.02 ns)

 <State 349>: 0ns
The critical path consists of the following:

 <State 350>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_2_2', ../src/matmul.cpp:55) [524]  (6.02 ns)

 <State 351>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_2_2', ../src/matmul.cpp:55) [524]  (6.02 ns)

 <State 352>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_2_2', ../src/matmul.cpp:55) [524]  (6.02 ns)

 <State 353>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_2_2', ../src/matmul.cpp:55) [524]  (6.02 ns)

 <State 354>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_5_2_2', ../src/matmul.cpp:55) [524]  (6.02 ns)

 <State 355>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('out_addr_14', ../src/matmul.cpp:58) [526]  (0 ns)
	'store' operation ('store_ln58', ../src/matmul.cpp:58) of variable 'sum_2_5_2_2', ../src/matmul.cpp:55 on array 'out_r' [527]  (1.35 ns)

 <State 356>: 2.95ns
The critical path consists of the following:
	'add' operation ('add_ln44_13', ../src/matmul.cpp:44) [531]  (1.47 ns)
	'icmp' operation ('icmp_ln44_6', ../src/matmul.cpp:44) [532]  (1.48 ns)

 <State 357>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[537] ('empty_128', ../src/matmul.cpp:44) [537]  (0.698 ns)

 <State 358>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[537] ('empty_128', ../src/matmul.cpp:44) [537]  (0.698 ns)

 <State 359>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('t_3_6', ../src/matmul.cpp:58) with incoming values : ('add_ln44_17_cast', ../src/matmul.cpp:44) ('add_ln58_6', ../src/matmul.cpp:58) [540]  (0.489 ns)

 <State 360>: 3.19ns
The critical path consists of the following:
	'phi' operation ('j_6', ../src/matmul.cpp:47) with incoming values : ('add_ln47_6', ../src/matmul.cpp:47) [541]  (0 ns)
	'add' operation ('empty_129', ../src/matmul.cpp:47) [551]  (0.887 ns)
	'add' operation ('add_ln8_93', ../src/matmul.cpp:8) [553]  (0.948 ns)
	'getelementptr' operation ('arr_addr_93', ../src/matmul.cpp:8) [555]  (0 ns)
	'load' operation ('arr_load_93', ../src/matmul.cpp:8) on array 'arr' [556]  (1.35 ns)

 <State 361>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_93', ../src/matmul.cpp:8) on array 'arr' [556]  (1.35 ns)
	'fmul' operation ('mul9_6', ../src/matmul.cpp:55) [557]  (4.67 ns)

 <State 362>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_95', ../src/matmul.cpp:8) on array 'arr' [568]  (1.35 ns)
	'fmul' operation ('mul9_6_0_2', ../src/matmul.cpp:55) [569]  (4.67 ns)

 <State 363>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_97', ../src/matmul.cpp:8) on array 'arr' [580]  (1.35 ns)
	'fmul' operation ('mul9_6_1_1', ../src/matmul.cpp:55) [581]  (4.67 ns)

 <State 364>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_99', ../src/matmul.cpp:8) on array 'arr' [592]  (1.35 ns)
	'fmul' operation ('mul9_6_2', ../src/matmul.cpp:55) [593]  (4.67 ns)

 <State 365>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_101', ../src/matmul.cpp:8) on array 'arr' [604]  (1.35 ns)
	'fmul' operation ('mul9_6_2_2', ../src/matmul.cpp:55) [605]  (4.67 ns)

 <State 366>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6', ../src/matmul.cpp:55) [558]  (6.02 ns)

 <State 367>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6', ../src/matmul.cpp:55) [558]  (6.02 ns)

 <State 368>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6', ../src/matmul.cpp:55) [558]  (6.02 ns)

 <State 369>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6', ../src/matmul.cpp:55) [558]  (6.02 ns)

 <State 370>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_0_1', ../src/matmul.cpp:55) [564]  (6.02 ns)

 <State 371>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_0_1', ../src/matmul.cpp:55) [564]  (6.02 ns)

 <State 372>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_0_1', ../src/matmul.cpp:55) [564]  (6.02 ns)

 <State 373>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_0_1', ../src/matmul.cpp:55) [564]  (6.02 ns)

 <State 374>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_0_1', ../src/matmul.cpp:55) [564]  (6.02 ns)

 <State 375>: 0ns
The critical path consists of the following:

 <State 376>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_0_2', ../src/matmul.cpp:55) [570]  (6.02 ns)

 <State 377>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_0_2', ../src/matmul.cpp:55) [570]  (6.02 ns)

 <State 378>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_0_2', ../src/matmul.cpp:55) [570]  (6.02 ns)

 <State 379>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_0_2', ../src/matmul.cpp:55) [570]  (6.02 ns)

 <State 380>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_0_2', ../src/matmul.cpp:55) [570]  (6.02 ns)

 <State 381>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_1', ../src/matmul.cpp:55) [576]  (6.02 ns)

 <State 382>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_1', ../src/matmul.cpp:55) [576]  (6.02 ns)

 <State 383>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_1', ../src/matmul.cpp:55) [576]  (6.02 ns)

 <State 384>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_1', ../src/matmul.cpp:55) [576]  (6.02 ns)

 <State 385>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_1', ../src/matmul.cpp:55) [576]  (6.02 ns)

 <State 386>: 0ns
The critical path consists of the following:

 <State 387>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_1_1', ../src/matmul.cpp:55) [582]  (6.02 ns)

 <State 388>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_1_1', ../src/matmul.cpp:55) [582]  (6.02 ns)

 <State 389>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_1_1', ../src/matmul.cpp:55) [582]  (6.02 ns)

 <State 390>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_1_1', ../src/matmul.cpp:55) [582]  (6.02 ns)

 <State 391>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_1_1', ../src/matmul.cpp:55) [582]  (6.02 ns)

 <State 392>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_1_2', ../src/matmul.cpp:55) [588]  (6.02 ns)

 <State 393>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_1_2', ../src/matmul.cpp:55) [588]  (6.02 ns)

 <State 394>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_1_2', ../src/matmul.cpp:55) [588]  (6.02 ns)

 <State 395>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_1_2', ../src/matmul.cpp:55) [588]  (6.02 ns)

 <State 396>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_1_2', ../src/matmul.cpp:55) [588]  (6.02 ns)

 <State 397>: 0ns
The critical path consists of the following:

 <State 398>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_2', ../src/matmul.cpp:55) [594]  (6.02 ns)

 <State 399>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_2', ../src/matmul.cpp:55) [594]  (6.02 ns)

 <State 400>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_2', ../src/matmul.cpp:55) [594]  (6.02 ns)

 <State 401>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_2', ../src/matmul.cpp:55) [594]  (6.02 ns)

 <State 402>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_2', ../src/matmul.cpp:55) [594]  (6.02 ns)

 <State 403>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_2_1', ../src/matmul.cpp:55) [600]  (6.02 ns)

 <State 404>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_2_1', ../src/matmul.cpp:55) [600]  (6.02 ns)

 <State 405>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_2_1', ../src/matmul.cpp:55) [600]  (6.02 ns)

 <State 406>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_2_1', ../src/matmul.cpp:55) [600]  (6.02 ns)

 <State 407>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_2_1', ../src/matmul.cpp:55) [600]  (6.02 ns)

 <State 408>: 0ns
The critical path consists of the following:

 <State 409>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_2_2', ../src/matmul.cpp:55) [606]  (6.02 ns)

 <State 410>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_2_2', ../src/matmul.cpp:55) [606]  (6.02 ns)

 <State 411>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_2_2', ../src/matmul.cpp:55) [606]  (6.02 ns)

 <State 412>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_2_2', ../src/matmul.cpp:55) [606]  (6.02 ns)

 <State 413>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_6_2_2', ../src/matmul.cpp:55) [606]  (6.02 ns)

 <State 414>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('out_addr_15', ../src/matmul.cpp:58) [608]  (0 ns)
	'store' operation ('store_ln58', ../src/matmul.cpp:58) of variable 'sum_2_6_2_2', ../src/matmul.cpp:55 on array 'out_r' [609]  (1.35 ns)

 <State 415>: 2.95ns
The critical path consists of the following:
	'add' operation ('add_ln44_15', ../src/matmul.cpp:44) [613]  (1.47 ns)
	'icmp' operation ('icmp_ln44_7', ../src/matmul.cpp:44) [614]  (1.48 ns)

 <State 416>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[619] ('empty_132', ../src/matmul.cpp:44) [619]  (0.698 ns)

 <State 417>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[619] ('empty_132', ../src/matmul.cpp:44) [619]  (0.698 ns)

 <State 418>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('t_3_7', ../src/matmul.cpp:58) with incoming values : ('add_ln44_20_cast', ../src/matmul.cpp:44) ('add_ln58_7', ../src/matmul.cpp:58) [622]  (0.489 ns)

 <State 419>: 3.19ns
The critical path consists of the following:
	'phi' operation ('j_7', ../src/matmul.cpp:47) with incoming values : ('add_ln47_7', ../src/matmul.cpp:47) [623]  (0 ns)
	'add' operation ('empty_133', ../src/matmul.cpp:47) [633]  (0.887 ns)
	'add' operation ('add_ln8_102', ../src/matmul.cpp:8) [635]  (0.948 ns)
	'getelementptr' operation ('arr_addr_102', ../src/matmul.cpp:8) [637]  (0 ns)
	'load' operation ('arr_load_102', ../src/matmul.cpp:8) on array 'arr' [638]  (1.35 ns)

 <State 420>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_102', ../src/matmul.cpp:8) on array 'arr' [638]  (1.35 ns)
	'fmul' operation ('mul9_7', ../src/matmul.cpp:55) [639]  (4.67 ns)

 <State 421>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_104', ../src/matmul.cpp:8) on array 'arr' [650]  (1.35 ns)
	'fmul' operation ('mul9_7_0_2', ../src/matmul.cpp:55) [651]  (4.67 ns)

 <State 422>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_106', ../src/matmul.cpp:8) on array 'arr' [662]  (1.35 ns)
	'fmul' operation ('mul9_7_1_1', ../src/matmul.cpp:55) [663]  (4.67 ns)

 <State 423>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_108', ../src/matmul.cpp:8) on array 'arr' [674]  (1.35 ns)
	'fmul' operation ('mul9_7_2', ../src/matmul.cpp:55) [675]  (4.67 ns)

 <State 424>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_110', ../src/matmul.cpp:8) on array 'arr' [686]  (1.35 ns)
	'fmul' operation ('mul9_7_2_2', ../src/matmul.cpp:55) [687]  (4.67 ns)

 <State 425>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7', ../src/matmul.cpp:55) [640]  (6.02 ns)

 <State 426>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7', ../src/matmul.cpp:55) [640]  (6.02 ns)

 <State 427>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7', ../src/matmul.cpp:55) [640]  (6.02 ns)

 <State 428>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7', ../src/matmul.cpp:55) [640]  (6.02 ns)

 <State 429>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_0_1', ../src/matmul.cpp:55) [646]  (6.02 ns)

 <State 430>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_0_1', ../src/matmul.cpp:55) [646]  (6.02 ns)

 <State 431>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_0_1', ../src/matmul.cpp:55) [646]  (6.02 ns)

 <State 432>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_0_1', ../src/matmul.cpp:55) [646]  (6.02 ns)

 <State 433>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_0_1', ../src/matmul.cpp:55) [646]  (6.02 ns)

 <State 434>: 0ns
The critical path consists of the following:

 <State 435>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_0_2', ../src/matmul.cpp:55) [652]  (6.02 ns)

 <State 436>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_0_2', ../src/matmul.cpp:55) [652]  (6.02 ns)

 <State 437>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_0_2', ../src/matmul.cpp:55) [652]  (6.02 ns)

 <State 438>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_0_2', ../src/matmul.cpp:55) [652]  (6.02 ns)

 <State 439>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_0_2', ../src/matmul.cpp:55) [652]  (6.02 ns)

 <State 440>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_1', ../src/matmul.cpp:55) [658]  (6.02 ns)

 <State 441>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_1', ../src/matmul.cpp:55) [658]  (6.02 ns)

 <State 442>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_1', ../src/matmul.cpp:55) [658]  (6.02 ns)

 <State 443>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_1', ../src/matmul.cpp:55) [658]  (6.02 ns)

 <State 444>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_1', ../src/matmul.cpp:55) [658]  (6.02 ns)

 <State 445>: 0ns
The critical path consists of the following:

 <State 446>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_1_1', ../src/matmul.cpp:55) [664]  (6.02 ns)

 <State 447>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_1_1', ../src/matmul.cpp:55) [664]  (6.02 ns)

 <State 448>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_1_1', ../src/matmul.cpp:55) [664]  (6.02 ns)

 <State 449>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_1_1', ../src/matmul.cpp:55) [664]  (6.02 ns)

 <State 450>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_1_1', ../src/matmul.cpp:55) [664]  (6.02 ns)

 <State 451>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_1_2', ../src/matmul.cpp:55) [670]  (6.02 ns)

 <State 452>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_1_2', ../src/matmul.cpp:55) [670]  (6.02 ns)

 <State 453>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_1_2', ../src/matmul.cpp:55) [670]  (6.02 ns)

 <State 454>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_1_2', ../src/matmul.cpp:55) [670]  (6.02 ns)

 <State 455>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_1_2', ../src/matmul.cpp:55) [670]  (6.02 ns)

 <State 456>: 0ns
The critical path consists of the following:

 <State 457>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_2', ../src/matmul.cpp:55) [676]  (6.02 ns)

 <State 458>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_2', ../src/matmul.cpp:55) [676]  (6.02 ns)

 <State 459>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_2', ../src/matmul.cpp:55) [676]  (6.02 ns)

 <State 460>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_2', ../src/matmul.cpp:55) [676]  (6.02 ns)

 <State 461>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_2', ../src/matmul.cpp:55) [676]  (6.02 ns)

 <State 462>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_2_1', ../src/matmul.cpp:55) [682]  (6.02 ns)

 <State 463>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_2_1', ../src/matmul.cpp:55) [682]  (6.02 ns)

 <State 464>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_2_1', ../src/matmul.cpp:55) [682]  (6.02 ns)

 <State 465>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_2_1', ../src/matmul.cpp:55) [682]  (6.02 ns)

 <State 466>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_2_1', ../src/matmul.cpp:55) [682]  (6.02 ns)

 <State 467>: 0ns
The critical path consists of the following:

 <State 468>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_2_2', ../src/matmul.cpp:55) [688]  (6.02 ns)

 <State 469>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_2_2', ../src/matmul.cpp:55) [688]  (6.02 ns)

 <State 470>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_2_2', ../src/matmul.cpp:55) [688]  (6.02 ns)

 <State 471>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_2_2', ../src/matmul.cpp:55) [688]  (6.02 ns)

 <State 472>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_7_2_2', ../src/matmul.cpp:55) [688]  (6.02 ns)

 <State 473>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('out_addr_16', ../src/matmul.cpp:58) [690]  (0 ns)
	'store' operation ('store_ln58', ../src/matmul.cpp:58) of variable 'sum_2_7_2_2', ../src/matmul.cpp:55 on array 'out_r' [691]  (1.35 ns)

 <State 474>: 2.95ns
The critical path consists of the following:
	'add' operation ('add_ln44_17', ../src/matmul.cpp:44) [695]  (1.47 ns)
	'icmp' operation ('icmp_ln44_8', ../src/matmul.cpp:44) [696]  (1.48 ns)

 <State 475>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[701] ('empty_136', ../src/matmul.cpp:44) [701]  (0.698 ns)

 <State 476>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[701] ('empty_136', ../src/matmul.cpp:44) [701]  (0.698 ns)

 <State 477>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('t_3_8', ../src/matmul.cpp:58) with incoming values : ('add_ln44_23_cast', ../src/matmul.cpp:44) ('add_ln58_8', ../src/matmul.cpp:58) [704]  (0.489 ns)

 <State 478>: 3.19ns
The critical path consists of the following:
	'phi' operation ('j_8', ../src/matmul.cpp:47) with incoming values : ('add_ln47_8', ../src/matmul.cpp:47) [705]  (0 ns)
	'add' operation ('empty_137', ../src/matmul.cpp:47) [715]  (0.887 ns)
	'add' operation ('add_ln8_111', ../src/matmul.cpp:8) [717]  (0.948 ns)
	'getelementptr' operation ('arr_addr_111', ../src/matmul.cpp:8) [719]  (0 ns)
	'load' operation ('arr_load_111', ../src/matmul.cpp:8) on array 'arr' [720]  (1.35 ns)

 <State 479>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_111', ../src/matmul.cpp:8) on array 'arr' [720]  (1.35 ns)
	'fmul' operation ('mul9_8', ../src/matmul.cpp:55) [721]  (4.67 ns)

 <State 480>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_113', ../src/matmul.cpp:8) on array 'arr' [732]  (1.35 ns)
	'fmul' operation ('mul9_8_0_2', ../src/matmul.cpp:55) [733]  (4.67 ns)

 <State 481>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_115', ../src/matmul.cpp:8) on array 'arr' [744]  (1.35 ns)
	'fmul' operation ('mul9_8_1_1', ../src/matmul.cpp:55) [745]  (4.67 ns)

 <State 482>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_117', ../src/matmul.cpp:8) on array 'arr' [756]  (1.35 ns)
	'fmul' operation ('mul9_8_2', ../src/matmul.cpp:55) [757]  (4.67 ns)

 <State 483>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_119', ../src/matmul.cpp:8) on array 'arr' [768]  (1.35 ns)
	'fmul' operation ('mul9_8_2_2', ../src/matmul.cpp:55) [769]  (4.67 ns)

 <State 484>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8', ../src/matmul.cpp:55) [722]  (6.02 ns)

 <State 485>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8', ../src/matmul.cpp:55) [722]  (6.02 ns)

 <State 486>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8', ../src/matmul.cpp:55) [722]  (6.02 ns)

 <State 487>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8', ../src/matmul.cpp:55) [722]  (6.02 ns)

 <State 488>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_0_1', ../src/matmul.cpp:55) [728]  (6.02 ns)

 <State 489>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_0_1', ../src/matmul.cpp:55) [728]  (6.02 ns)

 <State 490>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_0_1', ../src/matmul.cpp:55) [728]  (6.02 ns)

 <State 491>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_0_1', ../src/matmul.cpp:55) [728]  (6.02 ns)

 <State 492>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_0_1', ../src/matmul.cpp:55) [728]  (6.02 ns)

 <State 493>: 0ns
The critical path consists of the following:

 <State 494>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_0_2', ../src/matmul.cpp:55) [734]  (6.02 ns)

 <State 495>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_0_2', ../src/matmul.cpp:55) [734]  (6.02 ns)

 <State 496>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_0_2', ../src/matmul.cpp:55) [734]  (6.02 ns)

 <State 497>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_0_2', ../src/matmul.cpp:55) [734]  (6.02 ns)

 <State 498>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_0_2', ../src/matmul.cpp:55) [734]  (6.02 ns)

 <State 499>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_1', ../src/matmul.cpp:55) [740]  (6.02 ns)

 <State 500>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_1', ../src/matmul.cpp:55) [740]  (6.02 ns)

 <State 501>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_1', ../src/matmul.cpp:55) [740]  (6.02 ns)

 <State 502>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_1', ../src/matmul.cpp:55) [740]  (6.02 ns)

 <State 503>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_1', ../src/matmul.cpp:55) [740]  (6.02 ns)

 <State 504>: 0ns
The critical path consists of the following:

 <State 505>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_1_1', ../src/matmul.cpp:55) [746]  (6.02 ns)

 <State 506>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_1_1', ../src/matmul.cpp:55) [746]  (6.02 ns)

 <State 507>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_1_1', ../src/matmul.cpp:55) [746]  (6.02 ns)

 <State 508>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_1_1', ../src/matmul.cpp:55) [746]  (6.02 ns)

 <State 509>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_1_1', ../src/matmul.cpp:55) [746]  (6.02 ns)

 <State 510>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_1_2', ../src/matmul.cpp:55) [752]  (6.02 ns)

 <State 511>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_1_2', ../src/matmul.cpp:55) [752]  (6.02 ns)

 <State 512>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_1_2', ../src/matmul.cpp:55) [752]  (6.02 ns)

 <State 513>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_1_2', ../src/matmul.cpp:55) [752]  (6.02 ns)

 <State 514>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_1_2', ../src/matmul.cpp:55) [752]  (6.02 ns)

 <State 515>: 0ns
The critical path consists of the following:

 <State 516>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_2', ../src/matmul.cpp:55) [758]  (6.02 ns)

 <State 517>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_2', ../src/matmul.cpp:55) [758]  (6.02 ns)

 <State 518>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_2', ../src/matmul.cpp:55) [758]  (6.02 ns)

 <State 519>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_2', ../src/matmul.cpp:55) [758]  (6.02 ns)

 <State 520>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_2', ../src/matmul.cpp:55) [758]  (6.02 ns)

 <State 521>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_2_1', ../src/matmul.cpp:55) [764]  (6.02 ns)

 <State 522>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_2_1', ../src/matmul.cpp:55) [764]  (6.02 ns)

 <State 523>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_2_1', ../src/matmul.cpp:55) [764]  (6.02 ns)

 <State 524>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_2_1', ../src/matmul.cpp:55) [764]  (6.02 ns)

 <State 525>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_2_1', ../src/matmul.cpp:55) [764]  (6.02 ns)

 <State 526>: 0ns
The critical path consists of the following:

 <State 527>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_2_2', ../src/matmul.cpp:55) [770]  (6.02 ns)

 <State 528>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_2_2', ../src/matmul.cpp:55) [770]  (6.02 ns)

 <State 529>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_2_2', ../src/matmul.cpp:55) [770]  (6.02 ns)

 <State 530>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_2_2', ../src/matmul.cpp:55) [770]  (6.02 ns)

 <State 531>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_8_2_2', ../src/matmul.cpp:55) [770]  (6.02 ns)

 <State 532>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('out_addr_17', ../src/matmul.cpp:58) [772]  (0 ns)
	'store' operation ('store_ln58', ../src/matmul.cpp:58) of variable 'sum_2_8_2_2', ../src/matmul.cpp:55 on array 'out_r' [773]  (1.35 ns)

 <State 533>: 2.95ns
The critical path consists of the following:
	'add' operation ('add_ln44_19', ../src/matmul.cpp:44) [777]  (1.47 ns)
	'icmp' operation ('icmp_ln44_9', ../src/matmul.cpp:44) [778]  (1.48 ns)

 <State 534>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[783] ('empty_140', ../src/matmul.cpp:44) [783]  (0.698 ns)

 <State 535>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[783] ('empty_140', ../src/matmul.cpp:44) [783]  (0.698 ns)

 <State 536>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('t_3_9', ../src/matmul.cpp:58) with incoming values : ('add_ln44_26_cast', ../src/matmul.cpp:44) ('add_ln58_9', ../src/matmul.cpp:58) [786]  (0.489 ns)

 <State 537>: 3.19ns
The critical path consists of the following:
	'phi' operation ('j_9', ../src/matmul.cpp:47) with incoming values : ('add_ln47_9', ../src/matmul.cpp:47) [787]  (0 ns)
	'add' operation ('empty_141', ../src/matmul.cpp:47) [797]  (0.887 ns)
	'add' operation ('add_ln8_120', ../src/matmul.cpp:8) [799]  (0.948 ns)
	'getelementptr' operation ('arr_addr_120', ../src/matmul.cpp:8) [801]  (0 ns)
	'load' operation ('arr_load_120', ../src/matmul.cpp:8) on array 'arr' [802]  (1.35 ns)

 <State 538>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_120', ../src/matmul.cpp:8) on array 'arr' [802]  (1.35 ns)
	'fmul' operation ('mul9_9', ../src/matmul.cpp:55) [803]  (4.67 ns)

 <State 539>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_122', ../src/matmul.cpp:8) on array 'arr' [814]  (1.35 ns)
	'fmul' operation ('mul9_9_0_2', ../src/matmul.cpp:55) [815]  (4.67 ns)

 <State 540>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_124', ../src/matmul.cpp:8) on array 'arr' [826]  (1.35 ns)
	'fmul' operation ('mul9_9_1_1', ../src/matmul.cpp:55) [827]  (4.67 ns)

 <State 541>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_126', ../src/matmul.cpp:8) on array 'arr' [838]  (1.35 ns)
	'fmul' operation ('mul9_9_2', ../src/matmul.cpp:55) [839]  (4.67 ns)

 <State 542>: 6.02ns
The critical path consists of the following:
	'load' operation ('arr_load_128', ../src/matmul.cpp:8) on array 'arr' [850]  (1.35 ns)
	'fmul' operation ('mul9_9_2_2', ../src/matmul.cpp:55) [851]  (4.67 ns)

 <State 543>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9', ../src/matmul.cpp:55) [804]  (6.02 ns)

 <State 544>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9', ../src/matmul.cpp:55) [804]  (6.02 ns)

 <State 545>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9', ../src/matmul.cpp:55) [804]  (6.02 ns)

 <State 546>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9', ../src/matmul.cpp:55) [804]  (6.02 ns)

 <State 547>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_0_1', ../src/matmul.cpp:55) [810]  (6.02 ns)

 <State 548>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_0_1', ../src/matmul.cpp:55) [810]  (6.02 ns)

 <State 549>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_0_1', ../src/matmul.cpp:55) [810]  (6.02 ns)

 <State 550>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_0_1', ../src/matmul.cpp:55) [810]  (6.02 ns)

 <State 551>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_0_1', ../src/matmul.cpp:55) [810]  (6.02 ns)

 <State 552>: 0ns
The critical path consists of the following:

 <State 553>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_0_2', ../src/matmul.cpp:55) [816]  (6.02 ns)

 <State 554>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_0_2', ../src/matmul.cpp:55) [816]  (6.02 ns)

 <State 555>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_0_2', ../src/matmul.cpp:55) [816]  (6.02 ns)

 <State 556>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_0_2', ../src/matmul.cpp:55) [816]  (6.02 ns)

 <State 557>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_0_2', ../src/matmul.cpp:55) [816]  (6.02 ns)

 <State 558>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_1', ../src/matmul.cpp:55) [822]  (6.02 ns)

 <State 559>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_1', ../src/matmul.cpp:55) [822]  (6.02 ns)

 <State 560>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_1', ../src/matmul.cpp:55) [822]  (6.02 ns)

 <State 561>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_1', ../src/matmul.cpp:55) [822]  (6.02 ns)

 <State 562>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_1', ../src/matmul.cpp:55) [822]  (6.02 ns)

 <State 563>: 0ns
The critical path consists of the following:

 <State 564>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_1_1', ../src/matmul.cpp:55) [828]  (6.02 ns)

 <State 565>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_1_1', ../src/matmul.cpp:55) [828]  (6.02 ns)

 <State 566>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_1_1', ../src/matmul.cpp:55) [828]  (6.02 ns)

 <State 567>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_1_1', ../src/matmul.cpp:55) [828]  (6.02 ns)

 <State 568>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_1_1', ../src/matmul.cpp:55) [828]  (6.02 ns)

 <State 569>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_1_2', ../src/matmul.cpp:55) [834]  (6.02 ns)

 <State 570>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_1_2', ../src/matmul.cpp:55) [834]  (6.02 ns)

 <State 571>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_1_2', ../src/matmul.cpp:55) [834]  (6.02 ns)

 <State 572>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_1_2', ../src/matmul.cpp:55) [834]  (6.02 ns)

 <State 573>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_1_2', ../src/matmul.cpp:55) [834]  (6.02 ns)

 <State 574>: 0ns
The critical path consists of the following:

 <State 575>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_2', ../src/matmul.cpp:55) [840]  (6.02 ns)

 <State 576>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_2', ../src/matmul.cpp:55) [840]  (6.02 ns)

 <State 577>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_2', ../src/matmul.cpp:55) [840]  (6.02 ns)

 <State 578>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_2', ../src/matmul.cpp:55) [840]  (6.02 ns)

 <State 579>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_2', ../src/matmul.cpp:55) [840]  (6.02 ns)

 <State 580>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_2_1', ../src/matmul.cpp:55) [846]  (6.02 ns)

 <State 581>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_2_1', ../src/matmul.cpp:55) [846]  (6.02 ns)

 <State 582>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_2_1', ../src/matmul.cpp:55) [846]  (6.02 ns)

 <State 583>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_2_1', ../src/matmul.cpp:55) [846]  (6.02 ns)

 <State 584>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_2_1', ../src/matmul.cpp:55) [846]  (6.02 ns)

 <State 585>: 0ns
The critical path consists of the following:

 <State 586>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_2_2', ../src/matmul.cpp:55) [852]  (6.02 ns)

 <State 587>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_2_2', ../src/matmul.cpp:55) [852]  (6.02 ns)

 <State 588>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_2_2', ../src/matmul.cpp:55) [852]  (6.02 ns)

 <State 589>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_2_2', ../src/matmul.cpp:55) [852]  (6.02 ns)

 <State 590>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('sum_2_9_2_2', ../src/matmul.cpp:55) [852]  (6.02 ns)

 <State 591>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('out_addr_18', ../src/matmul.cpp:58) [854]  (0 ns)
	'store' operation ('store_ln58', ../src/matmul.cpp:58) of variable 'sum_2_9_2_2', ../src/matmul.cpp:55 on array 'out_r' [855]  (1.35 ns)

 <State 592>: 1.47ns
The critical path consists of the following:
	'add' operation ('add_ln44_21', ../src/matmul.cpp:44) [859]  (1.47 ns)

 <State 593>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554
	State 555
	State 556
	State 557
	State 558
	State 559
	State 560
	State 561
	State 562
	State 563
	State 564
	State 565
	State 566
	State 567
	State 568
	State 569
	State 570
	State 571
	State 572
	State 573
	State 574
	State 575
	State 576
	State 577
	State 578
	State 579
	State 580
	State 581
	State 582
	State 583
	State 584
	State 585
	State 586
	State 587
	State 588
	State 589
	State 590
	State 591
	State 592
	State 593


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
