
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/ip_repo/metronome_ip_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.gen/sources_1/bd/design_1/ip/design_1_metronome_ip_0_0/design_1_metronome_ip_0_0.dcp' for cell 'design_1_i/metronome_ip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1722.137 ; gain = 0.000 ; free physical = 5938 ; free virtual = 13084
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'dac_out'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[0]'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[1]'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[2]'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[3]'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[4]'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[5]'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[6]'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[7]'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[8]'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[9]'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[10]'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[11]'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[12]'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[13]'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[14]'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[15]'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[16]'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[17]'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[18]'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out[19]'. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.srcs/constrs_1/imports/CoraZ7_Zynq7000/Cora-Z7-07S-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2053.684 ; gain = 0.000 ; free physical = 5830 ; free virtual = 12975
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 23 Warnings, 23 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2053.684 ; gain = 0.000 ; free physical = 5809 ; free virtual = 12955

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 196658eac

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2507.273 ; gain = 453.590 ; free physical = 5300 ; free virtual = 12460

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 196658eac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.109 ; gain = 0.000 ; free physical = 4995 ; free virtual = 12155

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 196658eac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.109 ; gain = 0.000 ; free physical = 4995 ; free virtual = 12155
Phase 1 Initialization | Checksum: 196658eac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2813.109 ; gain = 0.000 ; free physical = 4995 ; free virtual = 12155

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 196658eac

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2813.109 ; gain = 0.000 ; free physical = 4995 ; free virtual = 12155

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 196658eac

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2813.109 ; gain = 0.000 ; free physical = 4995 ; free virtual = 12155
Phase 2 Timer Update And Timing Data Collection | Checksum: 196658eac

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2813.109 ; gain = 0.000 ; free physical = 4995 ; free virtual = 12155

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 19fb029ce

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2813.109 ; gain = 0.000 ; free physical = 4995 ; free virtual = 12155
Retarget | Checksum: 19fb029ce
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 29 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 12274ca08

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2813.109 ; gain = 0.000 ; free physical = 4995 ; free virtual = 12155
Constant propagation | Checksum: 12274ca08
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 170232fc9

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2813.109 ; gain = 0.000 ; free physical = 4995 ; free virtual = 12155
Sweep | Checksum: 170232fc9
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 297 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 170232fc9

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2845.125 ; gain = 32.016 ; free physical = 4995 ; free virtual = 12155
BUFG optimization | Checksum: 170232fc9
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 170232fc9

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2845.125 ; gain = 32.016 ; free physical = 4995 ; free virtual = 12155
Shift Register Optimization | Checksum: 170232fc9
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 201e40993

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2845.125 ; gain = 32.016 ; free physical = 4995 ; free virtual = 12155
Post Processing Netlist | Checksum: 201e40993
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 12667afb7

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2845.125 ; gain = 32.016 ; free physical = 4995 ; free virtual = 12155

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2845.125 ; gain = 0.000 ; free physical = 4995 ; free virtual = 12155
Phase 9.2 Verifying Netlist Connectivity | Checksum: 12667afb7

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2845.125 ; gain = 32.016 ; free physical = 4995 ; free virtual = 12155
Phase 9 Finalization | Checksum: 12667afb7

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2845.125 ; gain = 32.016 ; free physical = 4995 ; free virtual = 12155
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              29  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             297  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12667afb7

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2845.125 ; gain = 32.016 ; free physical = 4995 ; free virtual = 12155
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2845.125 ; gain = 0.000 ; free physical = 4995 ; free virtual = 12155

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12667afb7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2845.125 ; gain = 0.000 ; free physical = 4995 ; free virtual = 12155

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12667afb7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2845.125 ; gain = 0.000 ; free physical = 4995 ; free virtual = 12155

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2845.125 ; gain = 0.000 ; free physical = 4995 ; free virtual = 12155
Ending Netlist Obfuscation Task | Checksum: 12667afb7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2845.125 ; gain = 0.000 ; free physical = 4995 ; free virtual = 12155
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 86 Warnings, 23 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4971 ; free virtual = 12132
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4970 ; free virtual = 12131
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4970 ; free virtual = 12131
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4968 ; free virtual = 12129
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4968 ; free virtual = 12129
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4968 ; free virtual = 12130
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4968 ; free virtual = 12130
INFO: [Common 17-1381] The checkpoint '/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4961 ; free virtual = 12123
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10f97da43

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4961 ; free virtual = 12123
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4961 ; free virtual = 12123

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 196eed27a

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4958 ; free virtual = 12120

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 162e25562

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4958 ; free virtual = 12120

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 162e25562

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4958 ; free virtual = 12120
Phase 1 Placer Initialization | Checksum: 162e25562

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4958 ; free virtual = 12120

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 191964bd0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4940 ; free virtual = 12102

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e3bf3588

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4947 ; free virtual = 12109

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e3bf3588

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4947 ; free virtual = 12109

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 14d774a81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4934 ; free virtual = 12096

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 33 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 15 nets or LUTs. Breaked 0 LUT, combined 15 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4938 ; free virtual = 12100

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             15  |                    15  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             15  |                    15  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 120337801

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4938 ; free virtual = 12100
Phase 2.4 Global Placement Core | Checksum: 1824a14f1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4937 ; free virtual = 12099
Phase 2 Global Placement | Checksum: 1824a14f1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4937 ; free virtual = 12099

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1537b6720

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4937 ; free virtual = 12099

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 112478cc0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4942 ; free virtual = 12104

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 611f6eda

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4942 ; free virtual = 12104

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 7c6f0a7c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4942 ; free virtual = 12104

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12c29ba8f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4941 ; free virtual = 12103

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 159d32ca2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4941 ; free virtual = 12103

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13f02a080

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4941 ; free virtual = 12103
Phase 3 Detail Placement | Checksum: 13f02a080

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4941 ; free virtual = 12103

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21c4590ef

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.520 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1718e259e

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4938 ; free virtual = 12100
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1718e259e

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4938 ; free virtual = 12100
Phase 4.1.1.1 BUFG Insertion | Checksum: 21c4590ef

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4938 ; free virtual = 12100

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.520. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22473a155

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4938 ; free virtual = 12100

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4938 ; free virtual = 12100
Phase 4.1 Post Commit Optimization | Checksum: 22473a155

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4938 ; free virtual = 12100

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22473a155

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4938 ; free virtual = 12100

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22473a155

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4938 ; free virtual = 12100
Phase 4.3 Placer Reporting | Checksum: 22473a155

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4938 ; free virtual = 12100

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4938 ; free virtual = 12100

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4938 ; free virtual = 12100
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23cb2661a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4938 ; free virtual = 12100
Ending Placer Task | Checksum: 172fd14ef

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4938 ; free virtual = 12100
67 Infos, 86 Warnings, 23 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4924 ; free virtual = 12086
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4925 ; free virtual = 12087
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4924 ; free virtual = 12087
Wrote PlaceDB: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4921 ; free virtual = 12085
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4921 ; free virtual = 12085
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4920 ; free virtual = 12084
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4920 ; free virtual = 12085
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4919 ; free virtual = 12084
Write Physdb Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4919 ; free virtual = 12084
INFO: [Common 17-1381] The checkpoint '/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4914 ; free virtual = 12078
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 86 Warnings, 23 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4914 ; free virtual = 12078
Wrote PlaceDB: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4905 ; free virtual = 12070
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4905 ; free virtual = 12070
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4902 ; free virtual = 12067
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4902 ; free virtual = 12067
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4901 ; free virtual = 12067
Write Physdb Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2933.168 ; gain = 0.000 ; free physical = 4900 ; free virtual = 12066
INFO: [Common 17-1381] The checkpoint '/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 879d96f9 ConstDB: 0 ShapeSum: eb5f7df6 RouteDB: 0
Post Restoration Checksum: NetGraph: e2666caa | NumContArr: 7946d8 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 26831a8bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2950.590 ; gain = 7.984 ; free physical = 4857 ; free virtual = 12022

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26831a8bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2950.590 ; gain = 7.984 ; free physical = 4857 ; free virtual = 12022

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26831a8bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2950.590 ; gain = 7.984 ; free physical = 4857 ; free virtual = 12022
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2cf872f61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2962.590 ; gain = 19.984 ; free physical = 4844 ; free virtual = 12009
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.578 | TNS=0.000  | WHS=-0.185 | THS=-15.167|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182995 %
  Global Horizontal Routing Utilization  = 0.00344669 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1241
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1241
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25b1cc99c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2969.590 ; gain = 26.984 ; free physical = 4838 ; free virtual = 12003

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 25b1cc99c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2969.590 ; gain = 26.984 ; free physical = 4838 ; free virtual = 12003

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1cb3de240

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.590 ; gain = 26.984 ; free physical = 4870 ; free virtual = 12035
Phase 3 Initial Routing | Checksum: 1cb3de240

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.590 ; gain = 26.984 ; free physical = 4870 ; free virtual = 12035

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.338 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22fb813b8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.590 ; gain = 26.984 ; free physical = 4870 ; free virtual = 12035

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.338 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 29869baef

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.590 ; gain = 26.984 ; free physical = 4870 ; free virtual = 12035
Phase 4 Rip-up And Reroute | Checksum: 29869baef

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.590 ; gain = 26.984 ; free physical = 4870 ; free virtual = 12035

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 29869baef

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.590 ; gain = 26.984 ; free physical = 4870 ; free virtual = 12035

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 29869baef

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.590 ; gain = 26.984 ; free physical = 4870 ; free virtual = 12035
Phase 5 Delay and Skew Optimization | Checksum: 29869baef

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.590 ; gain = 26.984 ; free physical = 4870 ; free virtual = 12035

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27d55cf14

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.590 ; gain = 26.984 ; free physical = 4870 ; free virtual = 12035
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.453 | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2914221fd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.590 ; gain = 26.984 ; free physical = 4870 ; free virtual = 12035
Phase 6 Post Hold Fix | Checksum: 2914221fd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.590 ; gain = 26.984 ; free physical = 4870 ; free virtual = 12035

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.325169 %
  Global Horizontal Routing Utilization  = 0.542739 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2914221fd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.590 ; gain = 26.984 ; free physical = 4870 ; free virtual = 12035

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2914221fd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.590 ; gain = 26.984 ; free physical = 4870 ; free virtual = 12035

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 289b47866

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.590 ; gain = 26.984 ; free physical = 4870 ; free virtual = 12035

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.453 | TNS=0.000  | WHS=0.042  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 289b47866

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.590 ; gain = 26.984 ; free physical = 4870 ; free virtual = 12035
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 176cf43cd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.590 ; gain = 26.984 ; free physical = 4870 ; free virtual = 12035
Ending Routing Task | Checksum: 176cf43cd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.590 ; gain = 26.984 ; free physical = 4870 ; free virtual = 12035

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 86 Warnings, 23 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2969.590 ; gain = 36.422 ; free physical = 4870 ; free virtual = 12035
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 86 Warnings, 23 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3086.332 ; gain = 0.000 ; free physical = 4804 ; free virtual = 11971
Wrote PlaceDB: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3086.332 ; gain = 0.000 ; free physical = 4804 ; free virtual = 11972
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3086.332 ; gain = 0.000 ; free physical = 4804 ; free virtual = 11972
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3086.332 ; gain = 0.000 ; free physical = 4804 ; free virtual = 11972
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3086.332 ; gain = 0.000 ; free physical = 4804 ; free virtual = 11972
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3086.332 ; gain = 0.000 ; free physical = 4804 ; free virtual = 11973
Write Physdb Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3086.332 ; gain = 0.000 ; free physical = 4804 ; free virtual = 11973
INFO: [Common 17-1381] The checkpoint '/home/tamamo/Documents/ENE331_workspace/ENE331-Embedded/musicHaredware_ip/musicHaredware_ip.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3307.707 ; gain = 221.375 ; free physical = 4550 ; free virtual = 11724
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 18:31:25 2024...
