`timescale 1ns/1ns
`define PERIOD 1

module uP_tb();
	
	reg	RESET, CLOCK, Enter, Init;
	reg	[7:0] Input;
	wire Halt;
	wire [7:0] Output;
	wire [10:0] CtrlSignals;
	wire [2:0] Ins;
	integer errors, i;
//*******************GLOBAL INITIAL CLOCK and GLOBAL INITIAL RESET********************
	initial begin
	CLOCK <= 0;
	forever #(`PERIOD) CLOCK = ~CLOCK;
	end

	initial begin
	RESET <= 1;
  Init  <= 1;
	@(posedge CLOCK);
	@(negedge CLOCK) RESET = 0;
                    Init = 0;
	end
//*********************************MAIN TEST BLOCK*************************************
	initial begin
	errors	= 0;
	Enter	= 0;
	for(i = 1; i < 6; i = i + 1)
		begin
	#30  INPUT_SOMETHING(i);
	#30  INPUT_SOMETHING(8'd1);
	#2	comp_OUTPUT(8'd1, Output);
		end
	for(i = 2; i < 12; i = i + 2)
		begin
	#2  INPUT_SOMETHING(i);
	#2  INPUT_SOMETHING(8'd2);
	#2	comp_OUTPUT(8'd2, Output);
		end
#2	$finish;
	end
	
	
	uP	test_uP(RESET, CLOCK, Enter, Init, Input, Halt, Output, CtrlSignals, Ins);

//*********************************ALL TEST TASK***************************************
	/*$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$*/
	task INPUT_SOMETHING;
	input [7:0] dataIn;
	begin
	Input = dataIn;
#10 Enter = 1;
#4  Enter = 0;
	$display("%dns, Input : %d", $time, Input);	
	end
	endtask
	
	task comp_OUTPUT;
	input [7:0] expectedValue;
	input [7:0] actualValue;
	begin
		while(Halt == 0)
			begin
#100		i = i;
			end
		$display("%dns, Output : %d", $time, Output);	
		if(actualValue[7:0] != expectedValue[7:0])
			begin
			errors = errors + 1;
			$display("\t\t\t*******************\n%dns: ERROR: Expected %h was %h\n", 
			$time, expectedValue, actualValue);
			end
	end
	endtask
	/*$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$*/

endmodule
