# Final report: Sudhanshu Singh(level2_design)
Value are initialised with


![image](https://user-images.githubusercontent.com/73732594/182211835-08c0a4c9-f3a1-4343-81ac-1d0ea843898e.png)



The assertion error seen after on2 clock cycle

![image](https://user-images.githubusercontent.com/73732594/182211900-ecf59fe4-c330-47f8-bd47-36a76677af50.png)



# Test Scenerio
*EXPECTED OUTPUT=0x0
*DUT OUTPUT=0x246848b0


 Output mismatched with expected output proving there is a design bug






