ARM GAS  /tmp/ccLUHgsU.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"system_stm32h7xx_dualcore_boot_cm4_cm7.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c"
  20              		.section	.text.SystemInit,"ax",%progbits
  21              		.align	1
  22              		.global	SystemInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	SystemInit:
  28              	.LFB132:
   1:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
   2:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   ******************************************************************************
   3:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @file    system_stm32h7xx_dualcore_boot_cm4_cm7.c
   4:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @author  MCD Application Team
   5:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @brief   CMSIS Cortex-Mx Device Peripheral Access Layer System Source File.
   6:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *          This provides system initialization template function is case of
   7:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *          an application using a dual core STM32H7 device where
   8:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *          Cortex-M7 and Cortex-M4 boot are enabled at the FLASH option bytes
   9:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  10:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *   This file provides two functions and one global variable to be called from
  11:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *   user application:
  12:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *      - ExitRun0Mode(): Specifies the Power Supply source. This function is
  13:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                        called at startup just after reset and before the call
  14:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                        of SystemInit(). This call is made inside
  15:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                        the "startup_stm32h7xx.s" file.
  16:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  17:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *      - SystemInit(): This function is called at startup just after reset and
  18:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                      before branch to main program. This call is made inside
  19:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                      the "startup_stm32h7xx.s" file.
  20:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  21:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *      - SystemCoreClock variable: Contains the core clock, it can be used
  22:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                                  by the user application to setup the SysTick
  23:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                                  timer or configure other parameters.
  24:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  25:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  26:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                                 be called whenever the core clock is changed
  27:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *                                 during program execution.
  28:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  29:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  30:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   ******************************************************************************
ARM GAS  /tmp/ccLUHgsU.s 			page 2


  31:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @attention
  32:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  33:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * Copyright (c) 2017 STMicroelectronics.
  34:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * All rights reserved.
  35:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  36:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * This software is licensed under terms that can be found in the LICENSE file
  37:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * in the root directory of this software component.
  38:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  39:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
  40:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   ******************************************************************************
  41:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  42:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  43:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup CMSIS
  44:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
  45:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  46:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  47:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup stm32h7xx_system
  48:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
  49:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  50:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  51:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup STM32H7xx_System_Private_Includes
  52:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
  53:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  54:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  55:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #include "stm32h7xx.h"
  56:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #include <math.h>
  57:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  58:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if !defined  (HSE_VALUE)
  59:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #define HSE_VALUE    ((uint32_t)25000000) /*!< Value of the External oscillator in Hz */
  60:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* HSE_VALUE */
  61:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  62:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if !defined  (CSI_VALUE)
  63:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #define CSI_VALUE    ((uint32_t)4000000) /*!< Value of the Internal oscillator in Hz*/
  64:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* CSI_VALUE */
  65:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  66:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if !defined  (HSI_VALUE)
  67:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #define HSI_VALUE    ((uint32_t)64000000) /*!< Value of the Internal oscillator in Hz*/
  68:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* HSI_VALUE */
  69:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  70:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  71:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
  72:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @}
  73:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  74:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  75:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup STM32H7xx_System_Private_TypesDefinitions
  76:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
  77:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  78:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  79:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
  80:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @}
  81:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  82:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  83:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup STM32H7xx_System_Private_Defines
  84:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
  85:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
  86:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  87:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /************************* Miscellaneous Configuration ************************/
ARM GAS  /tmp/ccLUHgsU.s 			page 3


  88:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /* Note: Following vector table addresses must be defined in line with linker
  89:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****          configuration. */
  90:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /*!< Uncomment the following line if you need to relocate the vector table
  91:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****      anywhere in FLASH BANK1 or AXI SRAM, else the vector table is kept at the automatic
  92:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****      remap of boot address selected */
  93:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /* #define USER_VECT_TAB_ADDRESS */
  94:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
  95:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if defined(USER_VECT_TAB_ADDRESS)
  96:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if defined(CORE_CM4)
  97:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /*!< Uncomment the following line if you need to relocate your vector Table
  98:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****      in D2 AXI SRAM else user remap will be done in FLASH BANK2. */
  99:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /* #define VECT_TAB_SRAM */
 100:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if defined(VECT_TAB_SRAM)
 101:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #define VECT_TAB_BASE_ADDRESS   D2_AXISRAM_BASE   /*!< Vector Table base address field.
 102:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                                                        This value must be a multiple of 0x400. */
 103:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 104:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                                                        This value must be a multiple of 0x400. */
 105:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #else
 106:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BANK2_BASE  /*!< Vector Table base address field.
 107:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                                                        This value must be a multiple of 0x400. */
 108:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 109:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                                                        This value must be a multiple of 0x400. */
 110:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* VECT_TAB_SRAM */
 111:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #elif defined(CORE_CM7)
 112:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /*!< Uncomment the following line if you need to relocate your vector Table
 113:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****      in D1 AXI SRAM else user remap will be done in FLASH BANK1. */
 114:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /* #define VECT_TAB_SRAM */
 115:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if defined(VECT_TAB_SRAM)
 116:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #define VECT_TAB_BASE_ADDRESS   D1_AXISRAM_BASE   /*!< Vector Table base address field.
 117:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                                                        This value must be a multiple of 0x400. */
 118:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 119:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                                                        This value must be a multiple of 0x400. */
 120:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #else
 121:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BANK1_BASE  /*!< Vector Table base address field.
 122:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                                                        This value must be a multiple of 0x400. */
 123:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #define VECT_TAB_OFFSET         0x00000000U       /*!< Vector Table base offset field.
 124:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                                                        This value must be a multiple of 0x400. */
 125:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* VECT_TAB_SRAM */
 126:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #else
 127:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #error Please #define CORE_CM4 or CORE_CM7
 128:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* CORE_CM4 */
 129:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* USER_VECT_TAB_ADDRESS */
 130:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /******************************************************************************/
 131:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 132:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
 133:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @}
 134:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 135:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 136:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup STM32H7xx_System_Private_Macros
 137:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
 138:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 139:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 140:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
 141:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @}
 142:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 143:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 144:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup STM32H7xx_System_Private_Variables
ARM GAS  /tmp/ccLUHgsU.s 			page 4


 145:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
 146:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 147:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* This variable is updated in three ways:
 148:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 149:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 150:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 151:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****          Note: If you use this function to configure the system clock; then there
 152:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 153:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****                variable is updated automatically.
 154:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 155:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   uint32_t SystemCoreClock = 64000000;
 156:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   uint32_t SystemD2Clock = 64000000;
 157:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   const  uint8_t D1CorePrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 158:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 159:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
 160:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @}
 161:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 162:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 163:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup STM32H7xx_System_Private_FunctionPrototypes
 164:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
 165:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 166:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 167:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
 168:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @}
 169:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 170:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 171:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /** @addtogroup STM32H7xx_System_Private_Functions
 172:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @{
 173:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 174:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 175:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
 176:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @brief  Setup the microcontroller system
 177:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         Initialize the FPU setting and  vector table location
 178:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         configuration.
 179:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @param  None
 180:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @retval None
 181:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 182:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** void SystemInit (void)
 183:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** {
  29              		.loc 1 183 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 184:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* FPU settings ------------------------------------------------------------*/
 185:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 186:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
  34              		.loc 1 186 5 view .LVU1
  35              		.loc 1 186 8 is_stmt 0 view .LVU2
  36 0000 054B     		ldr	r3, .L2
  37 0002 D3F88820 		ldr	r2, [r3, #136]
  38              		.loc 1 186 16 view .LVU3
  39 0006 42F47002 		orr	r2, r2, #15728640
  40 000a C3F88820 		str	r2, [r3, #136]
 187:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #endif
 188:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 189:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
ARM GAS  /tmp/ccLUHgsU.s 			page 5


 190:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****      detectable by the CPU after a WFI/WFE instruction.*/
 191:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****  SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
  41              		.loc 1 191 2 is_stmt 1 view .LVU4
  42              		.loc 1 191 5 is_stmt 0 view .LVU5
  43 000e 1A69     		ldr	r2, [r3, #16]
  44              		.loc 1 191 11 view .LVU6
  45 0010 42F01002 		orr	r2, r2, #16
  46 0014 1A61     		str	r2, [r3, #16]
 192:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 193:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if defined(CORE_CM7)
 194:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 195:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****    /* Increasing the CPU frequency */
 196:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 197:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {
 198:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 199:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 200:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   }
 201:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 202:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Set HSION bit */
 203:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->CR |= RCC_CR_HSION;
 204:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 205:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset CFGR register */
 206:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->CFGR = 0x00000000;
 207:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 208:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
 209:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->CR &= 0xEAF6ED7FU;
 210:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 211:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****    /* Decreasing the number of wait states because of lower CPU frequency */
 212:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 213:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {
 214:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 215:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 216:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   }
 217:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 218:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset D1CFGR register */
 219:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->D1CFGR = 0x00000000;
 220:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 221:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset D2CFGR register */
 222:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->D2CFGR = 0x00000000;
 223:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 224:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset D3CFGR register */
 225:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->D3CFGR = 0x00000000;
 226:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 227:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLLCKSELR register */
 228:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLLCKSELR = 0x02020200;
 229:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 230:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLLCFGR register */
 231:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLLCFGR = 0x01FF0000;
 232:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLL1DIVR register */
 233:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLL1DIVR = 0x01010280;
 234:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLL1FRACR register */
 235:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLL1FRACR = 0x00000000;
 236:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 237:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLL2DIVR register */
 238:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLL2DIVR = 0x01010280;
 239:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 240:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLL2FRACR register */
ARM GAS  /tmp/ccLUHgsU.s 			page 6


 241:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 242:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLL2FRACR = 0x00000000;
 243:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLL3DIVR register */
 244:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLL3DIVR = 0x01010280;
 245:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 246:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset PLL3FRACR register */
 247:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->PLL3FRACR = 0x00000000;
 248:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 249:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Reset HSEBYP bit */
 250:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->CR &= 0xFFFBFFFFU;
 251:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 252:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Disable all interrupts */
 253:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   RCC->CIER = 0x00000000;
 254:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 255:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Enable CortexM7 HSEM EXTI line (line 78)*/
 256:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   EXTI_D2->EMR3 |= 0x4000UL;
 257:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 258:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 259:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {
 260:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* if stm32h7 revY*/
 261:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
 262:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     *((__IO uint32_t*)0x51008108) = 0x000000001U;
 263:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   }
 264:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 265:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* CORE_CM7*/
 266:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 267:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if defined(CORE_CM4)
 268:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Configure the Vector Table location add offset address for cortex-M4 ------------------*/
 269:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if defined(USER_VECT_TAB_ADDRESS)
 270:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AX
 271:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* USER_VECT_TAB_ADDRESS */
 272:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 273:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #elif defined(CORE_CM7)
 274:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 275:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {
 276:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* Enable the FMC interface clock */
 277:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 278:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 279:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /*
 280:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****      * Disable the FMC bank1 (enabled after reset).
 281:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****      * This, prevents CPU speculation access on this bank which blocks the use of FMC during
 282:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****      * 24us. During this time the others FMC master (such as LTDC) cannot use it!
 283:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****      */
 284:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     FMC_Bank1_R->BTCR[0] = 0x000030D2;
 285:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 286:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* Disable the FMC interface clock */
 287:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 288:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   }
 289:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 290:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Configure the Vector Table location -------------------------------------*/
 291:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if defined(USER_VECT_TAB_ADDRESS)
 292:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AX
 293:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* USER_VECT_TAB_ADDRESS */
 294:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 295:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #else
 296:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #error Please #define CORE_CM4 or CORE_CM7
 297:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* CORE_CM4 */
ARM GAS  /tmp/ccLUHgsU.s 			page 7


 298:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** }
  47              		.loc 1 298 1 view .LVU7
  48 0016 7047     		bx	lr
  49              	.L3:
  50              		.align	2
  51              	.L2:
  52 0018 00ED00E0 		.word	-536810240
  53              		.cfi_endproc
  54              	.LFE132:
  56              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  57              		.align	1
  58              		.global	SystemCoreClockUpdate
  59              		.syntax unified
  60              		.thumb
  61              		.thumb_func
  63              	SystemCoreClockUpdate:
  64              	.LFB133:
 299:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 300:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
 301:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 302:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         The SystemCoreClock variable contains the core clock , it can
 303:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         be used by the user application to setup the SysTick timer or configure
 304:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         other parameters.
 305:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 306:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @note   Each time the core clock changes, this function must be called
 307:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 308:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         based on this variable will be incorrect.
 309:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 310:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @note   - The system frequency computed by this function is not the real
 311:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           frequency in the chip. It is calculated based on the predefined
 312:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           constant and the selected clock source:
 313:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 314:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - If SYSCLK source is CSI, SystemCoreClock will contain the CSI_VALUE(*)
 315:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 316:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 317:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the CSI_VALUE(*),
 318:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *             HSI_VALUE(**) or HSE_VALUE(***) multiplied/divided by the PLL factors.
 319:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 320:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         (*) CSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 321:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *             4 MHz) but the real value may vary depending on the variations
 322:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *             in voltage and temperature.
 323:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         (**) HSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 324:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *             64 MHz) but the real value may vary depending on the variations
 325:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *             in voltage and temperature.
 326:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 327:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         (***)HSE_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 328:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 329:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *              frequency of the crystal used. Otherwise, this function may
 330:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *              have wrong result.
 331:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 332:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         - The result of this function could be not correct when using fractional
 333:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           value for HSE crystal.
 334:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @param  None
 335:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @retval None
 336:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 337:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** void SystemCoreClockUpdate (void)
 338:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** {
ARM GAS  /tmp/ccLUHgsU.s 			page 8


  65              		.loc 1 338 1 is_stmt 1 view -0
  66              		.cfi_startproc
  67              		@ args = 0, pretend = 0, frame = 0
  68              		@ frame_needed = 0, uses_anonymous_args = 0
  69              		@ link register save eliminated.
  70 0000 10B4     		push	{r4}
  71              	.LCFI0:
  72              		.cfi_def_cfa_offset 4
  73              		.cfi_offset 4, -4
 339:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   uint32_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp;
  74              		.loc 1 339 3 view .LVU9
 340:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   uint32_t common_system_clock;
  75              		.loc 1 340 3 view .LVU10
 341:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   float_t fracn1, pllvco;
  76              		.loc 1 341 3 view .LVU11
 342:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 343:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 344:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 345:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
  77              		.loc 1 345 3 view .LVU12
  78              		.loc 1 345 14 is_stmt 0 view .LVU13
  79 0002 7B4B     		ldr	r3, .L17
  80 0004 1B69     		ldr	r3, [r3, #16]
  81              		.loc 1 345 21 view .LVU14
  82 0006 03F03803 		and	r3, r3, #56
  83              		.loc 1 345 3 view .LVU15
  84 000a 182B     		cmp	r3, #24
  85 000c 00F2D280 		bhi	.L5
  86 0010 DFE813F0 		tbh	[pc, r3, lsl #1]
  87              	.L7:
  88 0014 1B00     		.2byte	(.L10-.L7)/2
  89 0016 D000     		.2byte	(.L5-.L7)/2
  90 0018 D000     		.2byte	(.L5-.L7)/2
  91 001a D000     		.2byte	(.L5-.L7)/2
  92 001c D000     		.2byte	(.L5-.L7)/2
  93 001e D000     		.2byte	(.L5-.L7)/2
  94 0020 D000     		.2byte	(.L5-.L7)/2
  95 0022 D000     		.2byte	(.L5-.L7)/2
  96 0024 1900     		.2byte	(.L9-.L7)/2
  97 0026 D000     		.2byte	(.L5-.L7)/2
  98 0028 D000     		.2byte	(.L5-.L7)/2
  99 002a D000     		.2byte	(.L5-.L7)/2
 100 002c D000     		.2byte	(.L5-.L7)/2
 101 002e D000     		.2byte	(.L5-.L7)/2
 102 0030 D000     		.2byte	(.L5-.L7)/2
 103 0032 D000     		.2byte	(.L5-.L7)/2
 104 0034 EB00     		.2byte	(.L15-.L7)/2
 105 0036 D000     		.2byte	(.L5-.L7)/2
 106 0038 D000     		.2byte	(.L5-.L7)/2
 107 003a D000     		.2byte	(.L5-.L7)/2
 108 003c D000     		.2byte	(.L5-.L7)/2
 109 003e D000     		.2byte	(.L5-.L7)/2
 110 0040 D000     		.2byte	(.L5-.L7)/2
 111 0042 D000     		.2byte	(.L5-.L7)/2
 112 0044 2200     		.2byte	(.L6-.L7)/2
 113              		.p2align 1
 114              	.L9:
ARM GAS  /tmp/ccLUHgsU.s 			page 9


 115 0046 6B4B     		ldr	r3, .L17+4
 116 0048 BAE0     		b	.L8
 117              	.L10:
 346:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {
 347:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 348:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 118              		.loc 1 348 5 is_stmt 1 view .LVU16
 119              		.loc 1 348 57 is_stmt 0 view .LVU17
 120 004a 694B     		ldr	r3, .L17
 121 004c 1A68     		ldr	r2, [r3]
 122              		.loc 1 348 78 view .LVU18
 123 004e C2F3C102 		ubfx	r2, r2, #3, #2
 124              		.loc 1 348 25 view .LVU19
 125 0052 694B     		ldr	r3, .L17+8
 126 0054 D340     		lsrs	r3, r3, r2
 127              	.LVL0:
 349:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     break;
 128              		.loc 1 349 5 is_stmt 1 view .LVU20
 129 0056 B3E0     		b	.L8
 130              	.LVL1:
 131              	.L6:
 350:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 351:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
 352:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     common_system_clock = CSI_VALUE;
 353:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     break;
 354:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 355:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 356:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     common_system_clock = HSE_VALUE;
 357:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     break;
 358:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 359:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */
 360:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 361:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
 362:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     SYSCLK = PLL_VCO / PLLR
 363:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     */
 364:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 132              		.loc 1 364 5 view .LVU21
 133              		.loc 1 364 21 is_stmt 0 view .LVU22
 134 0058 654A     		ldr	r2, .L17
 135 005a 916A     		ldr	r1, [r2, #40]
 136              		.loc 1 364 15 view .LVU23
 137 005c 01F00301 		and	r1, r1, #3
 138              	.LVL2:
 365:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 139              		.loc 1 365 5 is_stmt 1 view .LVU24
 140              		.loc 1 365 17 is_stmt 0 view .LVU25
 141 0060 946A     		ldr	r4, [r2, #40]
 142              		.loc 1 365 10 view .LVU26
 143 0062 C4F30513 		ubfx	r3, r4, #4, #6
 144              	.LVL3:
 366:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 145              		.loc 1 366 5 is_stmt 1 view .LVU27
 146              		.loc 1 366 22 is_stmt 0 view .LVU28
 147 0066 D06A     		ldr	r0, [r2, #44]
 148              		.loc 1 366 15 view .LVU29
 149 0068 00F00100 		and	r0, r0, #1
 150              	.LVL4:
ARM GAS  /tmp/ccLUHgsU.s 			page 10


 367:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 151              		.loc 1 367 5 is_stmt 1 view .LVU30
 152              		.loc 1 367 50 is_stmt 0 view .LVU31
 153 006c 526B     		ldr	r2, [r2, #52]
 154              		.loc 1 367 85 view .LVU32
 155 006e C2F3CC02 		ubfx	r2, r2, #3, #13
 156              		.loc 1 367 23 view .LVU33
 157 0072 00FB02F2 		mul	r2, r0, r2
 158              		.loc 1 367 12 view .LVU34
 159 0076 07EE902A 		vmov	s15, r2	@ int
 160 007a F8EE677A 		vcvt.f32.u32	s15, s15
 161              	.LVL5:
 368:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 369:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     if (pllm != 0U)
 162              		.loc 1 369 5 is_stmt 1 view .LVU35
 163              		.loc 1 369 8 is_stmt 0 view .LVU36
 164 007e 14F47C7F 		tst	r4, #1008
 165 0082 00F09D80 		beq	.L8
 370:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     {
 371:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       switch (pllsource)
 166              		.loc 1 371 7 is_stmt 1 view .LVU37
 167 0086 0129     		cmp	r1, #1
 168 0088 36D0     		beq	.L11
 169 008a 0229     		cmp	r1, #2
 170 008c 51D0     		beq	.L12
 171 008e 0029     		cmp	r1, #0
 172 0090 6CD1     		bne	.L13
 372:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       {
 373:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         case RCC_PLLCKSELR_PLLSRC_HSI:  /* HSI used as PLL clock source */
 374:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 375:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 173              		.loc 1 375 9 view .LVU38
 174              		.loc 1 375 39 is_stmt 0 view .LVU39
 175 0092 5748     		ldr	r0, .L17
 176              	.LVL6:
 177              		.loc 1 375 39 view .LVU40
 178 0094 0168     		ldr	r1, [r0]
 179              	.LVL7:
 180              		.loc 1 375 60 view .LVU41
 181 0096 C1F3C101 		ubfx	r1, r1, #3, #2
 182              		.loc 1 375 18 view .LVU42
 183 009a 574A     		ldr	r2, .L17+8
 184 009c CA40     		lsrs	r2, r2, r1
 185              	.LVL8:
 376:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 186              		.loc 1 376 9 is_stmt 1 view .LVU43
 187              		.loc 1 376 20 is_stmt 0 view .LVU44
 188 009e 07EE102A 		vmov	s14, r2	@ int
 189 00a2 F8EE476A 		vcvt.f32.u32	s13, s14
 190              		.loc 1 376 40 view .LVU45
 191 00a6 07EE103A 		vmov	s14, r3	@ int
 192 00aa B8EE476A 		vcvt.f32.u32	s12, s14
 193              		.loc 1 376 38 view .LVU46
 194 00ae 86EE867A 		vdiv.f32	s14, s13, s12
 195              		.loc 1 376 81 view .LVU47
 196 00b2 036B     		ldr	r3, [r0, #48]
 197              	.LVL9:
ARM GAS  /tmp/ccLUHgsU.s 			page 11


 198              		.loc 1 376 67 view .LVU48
 199 00b4 C3F30803 		ubfx	r3, r3, #0, #9
 200              		.loc 1 376 58 view .LVU49
 201 00b8 06EE903A 		vmov	s13, r3	@ int
 202 00bc F8EE666A 		vcvt.f32.u32	s13, s13
 203              		.loc 1 376 120 view .LVU50
 204 00c0 9FED4E6A 		vldr.32	s12, .L17+12
 205 00c4 67EE867A 		vmul.f32	s15, s15, s12
 206              	.LVL10:
 207              		.loc 1 376 111 view .LVU51
 208 00c8 76EEA77A 		vadd.f32	s15, s13, s15
 209              		.loc 1 376 138 view .LVU52
 210 00cc F7EE006A 		vmov.f32	s13, #1.0e+0
 211 00d0 77EEA67A 		vadd.f32	s15, s15, s13
 212              		.loc 1 376 16 view .LVU53
 213 00d4 27EE277A 		vmul.f32	s14, s14, s15
 214              	.LVL11:
 377:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 378:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 215              		.loc 1 378 9 is_stmt 1 view .LVU54
 216              	.L14:
 379:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 380:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         case RCC_PLLCKSELR_PLLSRC_CSI:  /* CSI used as PLL clock source */
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 382:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 383:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 384:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         case RCC_PLLCKSELR_PLLSRC_HSE:  /* HSE used as PLL clock source */
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 386:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 387:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 388:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       default:
 389:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 391:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 392:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       }
 393:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 217              		.loc 1 393 7 view .LVU55
 218              		.loc 1 393 20 is_stmt 0 view .LVU56
 219 00d8 454B     		ldr	r3, .L17
 220 00da 1B6B     		ldr	r3, [r3, #48]
 221              		.loc 1 393 50 view .LVU57
 222 00dc C3F34623 		ubfx	r3, r3, #9, #7
 223              		.loc 1 393 12 view .LVU58
 224 00e0 0133     		adds	r3, r3, #1
 225              	.LVL12:
 394:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 226              		.loc 1 394 7 is_stmt 1 view .LVU59
 227              		.loc 1 394 57 is_stmt 0 view .LVU60
 228 00e2 07EE903A 		vmov	s15, r3	@ int
 229 00e6 F8EE677A 		vcvt.f32.u32	s15, s15
 230              		.loc 1 394 40 view .LVU61
 231 00ea C7EE276A 		vdiv.f32	s13, s14, s15
 232              		.loc 1 394 27 view .LVU62
 233 00ee FCEEE67A 		vcvt.u32.f32	s15, s13
 234 00f2 17EE903A 		vmov	r3, s15	@ int
 235              	.LVL13:
 236              		.loc 1 394 27 view .LVU63
ARM GAS  /tmp/ccLUHgsU.s 			page 12


 237 00f6 63E0     		b	.L8
 238              	.LVL14:
 239              	.L11:
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 240              		.loc 1 381 11 is_stmt 1 view .LVU64
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 241              		.loc 1 381 42 is_stmt 0 view .LVU65
 242 00f8 07EE103A 		vmov	s14, r3	@ int
 243 00fc F8EE476A 		vcvt.f32.u32	s13, s14
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 244              		.loc 1 381 40 view .LVU66
 245 0100 9FED3F6A 		vldr.32	s12, .L17+16
 246 0104 86EE267A 		vdiv.f32	s14, s12, s13
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 247              		.loc 1 381 83 view .LVU67
 248 0108 394B     		ldr	r3, .L17
 249              	.LVL15:
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 250              		.loc 1 381 83 view .LVU68
 251 010a 1B6B     		ldr	r3, [r3, #48]
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 252              		.loc 1 381 69 view .LVU69
 253 010c C3F30803 		ubfx	r3, r3, #0, #9
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 254              		.loc 1 381 60 view .LVU70
 255 0110 06EE903A 		vmov	s13, r3	@ int
 256 0114 F8EE666A 		vcvt.f32.u32	s13, s13
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 257              		.loc 1 381 122 view .LVU71
 258 0118 9FED386A 		vldr.32	s12, .L17+12
 259 011c 67EE867A 		vmul.f32	s15, s15, s12
 260              	.LVL16:
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 261              		.loc 1 381 113 view .LVU72
 262 0120 76EEA77A 		vadd.f32	s15, s13, s15
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 263              		.loc 1 381 140 view .LVU73
 264 0124 F7EE006A 		vmov.f32	s13, #1.0e+0
 265 0128 77EEA67A 		vadd.f32	s15, s15, s13
 381:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 266              		.loc 1 381 18 view .LVU74
 267 012c 27EE277A 		vmul.f32	s14, s14, s15
 268              	.LVL17:
 382:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 269              		.loc 1 382 9 is_stmt 1 view .LVU75
 270 0130 D2E7     		b	.L14
 271              	.LVL18:
 272              	.L12:
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 273              		.loc 1 385 11 view .LVU76
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 274              		.loc 1 385 42 is_stmt 0 view .LVU77
 275 0132 07EE103A 		vmov	s14, r3	@ int
 276 0136 F8EE476A 		vcvt.f32.u32	s13, s14
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 277              		.loc 1 385 40 view .LVU78
 278 013a 9FED326A 		vldr.32	s12, .L17+20
ARM GAS  /tmp/ccLUHgsU.s 			page 13


 279 013e 86EE267A 		vdiv.f32	s14, s12, s13
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 280              		.loc 1 385 83 view .LVU79
 281 0142 2B4B     		ldr	r3, .L17
 282              	.LVL19:
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 283              		.loc 1 385 83 view .LVU80
 284 0144 1B6B     		ldr	r3, [r3, #48]
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 285              		.loc 1 385 69 view .LVU81
 286 0146 C3F30803 		ubfx	r3, r3, #0, #9
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 287              		.loc 1 385 60 view .LVU82
 288 014a 06EE903A 		vmov	s13, r3	@ int
 289 014e F8EE666A 		vcvt.f32.u32	s13, s13
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 290              		.loc 1 385 122 view .LVU83
 291 0152 9FED2A6A 		vldr.32	s12, .L17+12
 292 0156 67EE867A 		vmul.f32	s15, s15, s12
 293              	.LVL20:
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 294              		.loc 1 385 113 view .LVU84
 295 015a 76EEA77A 		vadd.f32	s15, s13, s15
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 296              		.loc 1 385 140 view .LVU85
 297 015e F7EE006A 		vmov.f32	s13, #1.0e+0
 298 0162 77EEA67A 		vadd.f32	s15, s15, s13
 385:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 299              		.loc 1 385 18 view .LVU86
 300 0166 27EE277A 		vmul.f32	s14, s14, s15
 301              	.LVL21:
 386:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 302              		.loc 1 386 9 is_stmt 1 view .LVU87
 303 016a B5E7     		b	.L14
 304              	.LVL22:
 305              	.L13:
 389:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 306              		.loc 1 389 11 view .LVU88
 389:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 307              		.loc 1 389 41 is_stmt 0 view .LVU89
 308 016c 2048     		ldr	r0, .L17
 309              	.LVL23:
 389:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 310              		.loc 1 389 41 view .LVU90
 311 016e 0168     		ldr	r1, [r0]
 312              	.LVL24:
 389:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 313              		.loc 1 389 62 view .LVU91
 314 0170 C1F3C101 		ubfx	r1, r1, #3, #2
 389:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 315              		.loc 1 389 20 view .LVU92
 316 0174 204A     		ldr	r2, .L17+8
 317 0176 CA40     		lsrs	r2, r2, r1
 318              	.LVL25:
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 319              		.loc 1 390 11 is_stmt 1 view .LVU93
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
ARM GAS  /tmp/ccLUHgsU.s 			page 14


 320              		.loc 1 390 21 is_stmt 0 view .LVU94
 321 0178 07EE102A 		vmov	s14, r2	@ int
 322 017c F8EE476A 		vcvt.f32.u32	s13, s14
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 323              		.loc 1 390 41 view .LVU95
 324 0180 07EE103A 		vmov	s14, r3	@ int
 325 0184 B8EE476A 		vcvt.f32.u32	s12, s14
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 326              		.loc 1 390 39 view .LVU96
 327 0188 86EE867A 		vdiv.f32	s14, s13, s12
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 328              		.loc 1 390 82 view .LVU97
 329 018c 036B     		ldr	r3, [r0, #48]
 330              	.LVL26:
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 331              		.loc 1 390 68 view .LVU98
 332 018e C3F30803 		ubfx	r3, r3, #0, #9
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 333              		.loc 1 390 59 view .LVU99
 334 0192 06EE903A 		vmov	s13, r3	@ int
 335 0196 F8EE666A 		vcvt.f32.u32	s13, s13
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 336              		.loc 1 390 121 view .LVU100
 337 019a 9FED186A 		vldr.32	s12, .L17+12
 338 019e 67EE867A 		vmul.f32	s15, s15, s12
 339              	.LVL27:
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 340              		.loc 1 390 112 view .LVU101
 341 01a2 76EEA77A 		vadd.f32	s15, s13, s15
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 342              		.loc 1 390 139 view .LVU102
 343 01a6 F7EE006A 		vmov.f32	s13, #1.0e+0
 344 01aa 77EEA67A 		vadd.f32	s15, s15, s13
 390:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****         break;
 345              		.loc 1 390 18 view .LVU103
 346 01ae 27EE277A 		vmul.f32	s14, s14, s15
 347              	.LVL28:
 391:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       }
 348              		.loc 1 391 9 is_stmt 1 view .LVU104
 349 01b2 91E7     		b	.L14
 350              	.LVL29:
 351              	.L5:
 395:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     }
 396:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     else
 397:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     {
 398:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****       common_system_clock = 0U;
 399:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     }
 400:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     break;
 401:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 402:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   default:
 403:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 352              		.loc 1 403 5 view .LVU105
 353              		.loc 1 403 57 is_stmt 0 view .LVU106
 354 01b4 0E4B     		ldr	r3, .L17
 355 01b6 1A68     		ldr	r2, [r3]
 356              		.loc 1 403 78 view .LVU107
 357 01b8 C2F3C102 		ubfx	r2, r2, #3, #2
ARM GAS  /tmp/ccLUHgsU.s 			page 15


 358              		.loc 1 403 25 view .LVU108
 359 01bc 0E4B     		ldr	r3, .L17+8
 360 01be D340     		lsrs	r3, r3, r2
 361              	.LVL30:
 404:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     break;
 362              		.loc 1 404 5 is_stmt 1 view .LVU109
 363              	.L8:
 405:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   }
 406:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 407:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Compute SystemClock frequency --------------------------------------------------*/
 408:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   tmp = D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos];
 364              		.loc 1 408 3 view .LVU110
 365              		.loc 1 408 30 is_stmt 0 view .LVU111
 366 01c0 0B48     		ldr	r0, .L17
 367 01c2 8269     		ldr	r2, [r0, #24]
 368              		.loc 1 408 59 view .LVU112
 369 01c4 C2F30322 		ubfx	r2, r2, #8, #4
 370              		.loc 1 408 25 view .LVU113
 371 01c8 0F49     		ldr	r1, .L17+24
 372 01ca 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 373              	.LVL31:
 409:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 410:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* common_system_clock frequency : CM7 CPU frequency  */
 411:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   common_system_clock >>= tmp;
 374              		.loc 1 411 3 is_stmt 1 view .LVU114
 375              		.loc 1 411 23 is_stmt 0 view .LVU115
 376 01cc D340     		lsrs	r3, r3, r2
 377              	.LVL32:
 412:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 413:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* SystemD2Clock frequency : CM4 CPU, AXI and AHBs Clock frequency  */
 414:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_
 378              		.loc 1 414 3 is_stmt 1 view .LVU116
 379              		.loc 1 414 66 is_stmt 0 view .LVU117
 380 01ce 8269     		ldr	r2, [r0, #24]
 381              	.LVL33:
 382              		.loc 1 414 93 view .LVU118
 383 01d0 02F00F02 		and	r2, r2, #15
 384              		.loc 1 414 61 view .LVU119
 385 01d4 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 386              		.loc 1 414 118 view .LVU120
 387 01d6 02F01F02 		and	r2, r2, #31
 388              		.loc 1 414 40 view .LVU121
 389 01da D340     		lsrs	r3, r3, r2
 390              	.LVL34:
 391              		.loc 1 414 17 view .LVU122
 392 01dc 0B4A     		ldr	r2, .L17+28
 393 01de 1360     		str	r3, [r2]
 415:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 416:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if defined(CORE_CM4)
 417:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   SystemCoreClock = SystemD2Clock;
 394              		.loc 1 417 3 is_stmt 1 view .LVU123
 395              		.loc 1 417 19 is_stmt 0 view .LVU124
 396 01e0 0B4A     		ldr	r2, .L17+32
 397 01e2 1360     		str	r3, [r2]
 418:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #else
 419:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   SystemCoreClock = common_system_clock;
 420:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* CORE_CM4 */
ARM GAS  /tmp/ccLUHgsU.s 			page 16


 421:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** }
 398              		.loc 1 421 1 view .LVU125
 399 01e4 5DF8044B 		ldr	r4, [sp], #4
 400              	.LCFI1:
 401              		.cfi_remember_state
 402              		.cfi_restore 4
 403              		.cfi_def_cfa_offset 0
 404 01e8 7047     		bx	lr
 405              	.LVL35:
 406              	.L15:
 407              	.LCFI2:
 408              		.cfi_restore_state
 356:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     break;
 409              		.loc 1 356 25 view .LVU126
 410 01ea 0A4B     		ldr	r3, .L17+36
 411 01ec E8E7     		b	.L8
 412              	.L18:
 413 01ee 00BF     		.align	2
 414              	.L17:
 415 01f0 00440258 		.word	1476543488
 416 01f4 00093D00 		.word	4000000
 417 01f8 0090D003 		.word	64000000
 418 01fc 00000039 		.word	956301312
 419 0200 0024744A 		.word	1249125376
 420 0204 20BCBE4B 		.word	1270791200
 421 0208 00000000 		.word	D1CorePrescTable
 422 020c 00000000 		.word	SystemD2Clock
 423 0210 00000000 		.word	SystemCoreClock
 424 0214 40787D01 		.word	25000000
 425              		.cfi_endproc
 426              	.LFE133:
 428              		.section	.text.ExitRun0Mode,"ax",%progbits
 429              		.align	1
 430              		.global	ExitRun0Mode
 431              		.syntax unified
 432              		.thumb
 433              		.thumb_func
 435              	ExitRun0Mode:
 436              	.LFB134:
 422:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** 
 423:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** /**
 424:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @brief  Exit Run* mode and Configure the system Power Supply
 425:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 426:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @note   This function exits the Run* mode and configures the system power supply
 427:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         according to the definition to be used at compilation preprocessing level.
 428:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         The application shall set one of the following configuration option:
 429:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - PWR_LDO_SUPPLY
 430:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - PWR_DIRECT_SMPS_SUPPLY
 431:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - PWR_EXTERNAL_SOURCE_SUPPLY
 432:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - PWR_SMPS_1V8_SUPPLIES_LDO
 433:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - PWR_SMPS_2V5_SUPPLIES_LDO
 434:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO
 435:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO
 436:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - PWR_SMPS_1V8_SUPPLIES_EXT
 437:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *           - PWR_SMPS_2V5_SUPPLIES_EXT
 438:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 439:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @note   The function modifies the PWR->CR3 register to enable or disable specific
ARM GAS  /tmp/ccLUHgsU.s 			page 17


 440:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         power supply modes and waits until the voltage level flag is set, indicating
 441:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *         that the power supply configuration is stable.
 442:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   *
 443:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @param  None
 444:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   * @retval None
 445:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   */
 446:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** void ExitRun0Mode(void)
 447:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** {
 437              		.loc 1 447 1 is_stmt 1 view -0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 0
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441              		@ link register save eliminated.
 448:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #if defined(USE_PWR_LDO_SUPPLY)
 449:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #if defined(SMPS)
 450:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* Exit Run* mode by disabling SMPS and enabling LDO */
 451:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
 452:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #else
 453:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* Enable LDO mode */
 454:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     PWR->CR3 |= PWR_CR3_LDOEN;
 455:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #endif /* SMPS */
 456:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Wait till voltage level flag is set */
 457:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 458:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 459:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #elif defined(USE_PWR_EXTERNAL_SOURCE_SUPPLY)
 460:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #if defined(SMPS)
 461:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     /* Exit Run* mode */
 462:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     PWR->CR3 = (PWR->CR3 & ~(PWR_CR3_SMPSEN | PWR_CR3_LDOEN)) | PWR_CR3_BYPASS;
 463:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #else
 464:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****     PWR->CR3 = (PWR->CR3 & ~(PWR_CR3_LDOEN)) | PWR_CR3_BYPASS;
 465:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   #endif /* SMPS */
 466:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Wait till voltage level flag is set */
 467:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 468:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 469:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
 470:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Exit Run* mode */
 471:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   PWR->CR3 &= ~(PWR_CR3_LDOEN);
 442              		.loc 1 471 3 view .LVU128
 443              		.loc 1 471 6 is_stmt 0 view .LVU129
 444 0000 054A     		ldr	r2, .L21
 445 0002 D368     		ldr	r3, [r2, #12]
 446              		.loc 1 471 12 view .LVU130
 447 0004 23F00203 		bic	r3, r3, #2
 448 0008 D360     		str	r3, [r2, #12]
 472:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Wait till voltage level flag is set */
 473:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 449              		.loc 1 473 3 is_stmt 1 view .LVU131
 450              	.L20:
 474:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 451              		.loc 1 474 4 view .LVU132
 473:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 452              		.loc 1 473 43 discriminator 1 view .LVU133
 473:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 453              		.loc 1 473 14 is_stmt 0 discriminator 1 view .LVU134
 454 000a 034B     		ldr	r3, .L21
 455 000c 5B68     		ldr	r3, [r3, #4]
 473:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
ARM GAS  /tmp/ccLUHgsU.s 			page 18


 456              		.loc 1 473 43 discriminator 1 view .LVU135
 457 000e 13F4005F 		tst	r3, #8192
 458 0012 FAD0     		beq	.L20
 475:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #elif defined(USE_PWR_SMPS_1V8_SUPPLIES_LDO) && defined(SMPS)
 476:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Exit Run* mode */
 477:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   PWR->CR3 |= PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEN | PWR_CR3_LDOEN;
 478:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Wait till voltage level flag is set */
 479:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 480:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 481:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #elif defined(USE_PWR_SMPS_2V5_SUPPLIES_LDO) && defined(SMPS)
 482:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Exit Run* mode */
 483:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   PWR->CR3 |= PWR_CR3_SMPSLEVEL_1 | PWR_CR3_SMPSEN | PWR_CR3_LDOEN;
 484:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Wait till voltage level flag is set */
 485:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 486:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 487:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #elif defined(USE_PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) && defined(SMPS)
 488:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Exit Run* mode */
 489:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   PWR->CR3 |= PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_LDOEN;
 490:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Wait till voltage level flag is set */
 491:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 492:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 493:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #elif defined(USE_PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) && defined(SMPS)
 494:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Exit Run* mode */
 495:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   PWR->CR3 |= PWR_CR3_SMPSLEVEL_1 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_LDOEN;
 496:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Wait till voltage level flag is set */
 497:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 498:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 499:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #elif defined(USE_PWR_SMPS_1V8_SUPPLIES_EXT) && defined(SMPS)
 500:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Exit Run* mode */
 501:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   PWR->CR3 = (PWR->CR3 & ~(PWR_CR3_LDOEN)) | PWR_CR3_SMPSLEVEL_0 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPS
 502:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Wait till voltage level flag is set */
 503:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 504:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 505:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #elif defined(USE_PWR_SMPS_2V5_SUPPLIES_EXT) && defined(SMPS)
 506:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Exit Run* mode */
 507:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   PWR->CR3 = (PWR->CR3 & ~(PWR_CR3_LDOEN)) | PWR_CR3_SMPSLEVEL_1 | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPS
 508:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* Wait till voltage level flag is set */
 509:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 510:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   {}
 511:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #else
 512:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c ****   /* No system power supply configuration is selected at exit Run* mode */
 513:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** #endif /* USE_PWR_LDO_SUPPLY */
 514:../../Common/Src/system_stm32h7xx_dualcore_boot_cm4_cm7.c **** }
 459              		.loc 1 514 1 view .LVU136
 460 0014 7047     		bx	lr
 461              	.L22:
 462 0016 00BF     		.align	2
 463              	.L21:
 464 0018 00480258 		.word	1476544512
 465              		.cfi_endproc
 466              	.LFE134:
 468              		.global	D1CorePrescTable
 469              		.section	.rodata.D1CorePrescTable,"a"
 470              		.align	2
 473              	D1CorePrescTable:
 474 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
 474      01020304 
ARM GAS  /tmp/ccLUHgsU.s 			page 19


 474      01020304 
 474      06
 475 000d 070809   		.ascii	"\007\010\011"
 476              		.global	SystemD2Clock
 477              		.section	.data.SystemD2Clock,"aw"
 478              		.align	2
 481              	SystemD2Clock:
 482 0000 0090D003 		.word	64000000
 483              		.global	SystemCoreClock
 484              		.section	.data.SystemCoreClock,"aw"
 485              		.align	2
 488              	SystemCoreClock:
 489 0000 0090D003 		.word	64000000
 490              		.text
 491              	.Letext0:
 492              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 493              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 494              		.file 4 "../../Drivers/CMSIS/Include/core_cm4.h"
 495              		.file 5 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 496              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 497              		.file 7 "/usr/arm-none-eabi/include/math.h"
ARM GAS  /tmp/ccLUHgsU.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32h7xx_dualcore_boot_cm4_cm7.c
     /tmp/ccLUHgsU.s:21     .text.SystemInit:00000000 $t
     /tmp/ccLUHgsU.s:27     .text.SystemInit:00000000 SystemInit
     /tmp/ccLUHgsU.s:52     .text.SystemInit:00000018 $d
     /tmp/ccLUHgsU.s:57     .text.SystemCoreClockUpdate:00000000 $t
     /tmp/ccLUHgsU.s:63     .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
     /tmp/ccLUHgsU.s:88     .text.SystemCoreClockUpdate:00000014 $d
     /tmp/ccLUHgsU.s:113    .text.SystemCoreClockUpdate:00000046 $t
     /tmp/ccLUHgsU.s:415    .text.SystemCoreClockUpdate:000001f0 $d
     /tmp/ccLUHgsU.s:473    .rodata.D1CorePrescTable:00000000 D1CorePrescTable
     /tmp/ccLUHgsU.s:481    .data.SystemD2Clock:00000000 SystemD2Clock
     /tmp/ccLUHgsU.s:488    .data.SystemCoreClock:00000000 SystemCoreClock
     /tmp/ccLUHgsU.s:429    .text.ExitRun0Mode:00000000 $t
     /tmp/ccLUHgsU.s:435    .text.ExitRun0Mode:00000000 ExitRun0Mode
     /tmp/ccLUHgsU.s:464    .text.ExitRun0Mode:00000018 $d
     /tmp/ccLUHgsU.s:470    .rodata.D1CorePrescTable:00000000 $d
     /tmp/ccLUHgsU.s:478    .data.SystemD2Clock:00000000 $d
     /tmp/ccLUHgsU.s:485    .data.SystemCoreClock:00000000 $d

NO UNDEFINED SYMBOLS
