$date
	Wed Dec 31 13:30:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_ud_tb $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 4 # data [3:0] $end
$var reg 1 $ en $end
$var reg 1 % load $end
$var reg 1 & rst $end
$var reg 1 ' up $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 4 ( data [3:0] $end
$var wire 1 $ en $end
$var wire 1 % load $end
$var wire 1 & rst $end
$var wire 1 ' up $end
$var reg 4 ) count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
0'
0&
0%
0$
b0 #
0"
b0 !
$end
#5
1"
#10
0"
1&
#15
1"
#20
0"
b101 #
b101 (
1%
#25
b101 !
b101 )
1"
#30
0"
0%
#35
1"
#40
0"
1'
1$
#45
b110 !
b110 )
1"
#50
0"
#55
b111 !
b111 )
1"
#60
0"
#65
b1000 !
b1000 )
1"
#70
0"
#75
b1001 !
b1001 )
1"
#80
0"
#85
b1010 !
b1010 )
1"
#90
0"
0'
#95
b1001 !
b1001 )
1"
#100
0"
#105
b1000 !
b1000 )
1"
#110
0"
#115
b111 !
b111 )
1"
#120
0"
#125
b110 !
b110 )
1"
#130
0"
#135
b101 !
b101 )
1"
#140
0"
0$
#145
1"
#150
0"
#155
1"
#160
0"
