// Seed: 2436829037
module module_0;
  tri0 id_2;
  assign id_1[(1'h0)]  = 1'd0;
  assign module_1.id_4 = 0;
  wire id_3;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_2 = id_2 >= -1;
  id_4(
      .id_0(1), .id_1(-1)
  );
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input wire  id_2
);
  logic id_4, id_5;
  module_0 modCall_1 ();
  assign id_4 = id_1;
  wire id_6;
  always_ff id_5 <= id_0;
endmodule
module module_2 ();
  always id_1 += 1;
  assign id_2 = 1'b0;
  parameter id_3 = 1 - id_3;
endmodule
