filename,speaker
TIMIT_SR/TEST/DR8/FBCG1/SA1.WAV,FBCG1
TIMIT_SR/TEST/DR8/FBCG1/SA2.WAV,FBCG1
TIMIT_SR/TEST/DR8/FCEG0/SA1.WAV,FCEG0
TIMIT_SR/TEST/DR8/FCEG0/SA2.WAV,FCEG0
TIMIT_SR/TEST/DR8/FCLT0/SA1.WAV,FCLT0
TIMIT_SR/TEST/DR8/FCLT0/SA2.WAV,FCLT0
TIMIT_SR/TEST/DR8/FCMH1/SA1.WAV,FCMH1
TIMIT_SR/TEST/DR8/FCMH1/SA2.WAV,FCMH1
TIMIT_SR/TEST/DR8/FJRB0/SA1.WAV,FJRB0
TIMIT_SR/TEST/DR8/FJRB0/SA2.WAV,FJRB0
TIMIT_SR/TEST/DR8/FJSJ0/SA1.WAV,FJSJ0
TIMIT_SR/TEST/DR8/FJSJ0/SA2.WAV,FJSJ0
TIMIT_SR/TEST/DR8/FKLH0/SA1.WAV,FKLH0
TIMIT_SR/TEST/DR8/FKLH0/SA2.WAV,FKLH0
TIMIT_SR/TEST/DR8/FMBG0/SA1.WAV,FMBG0
TIMIT_SR/TEST/DR8/FMBG0/SA2.WAV,FMBG0
TIMIT_SR/TEST/DR8/FMLD0/SA1.WAV,FMLD0
TIMIT_SR/TEST/DR8/FMLD0/SA2.WAV,FMLD0
TIMIT_SR/TEST/DR8/FNKL0/SA1.WAV,FNKL0
TIMIT_SR/TEST/DR8/FNKL0/SA2.WAV,FNKL0
TIMIT_SR/TEST/DR8/FPLS0/SA1.WAV,FPLS0
TIMIT_SR/TEST/DR8/FPLS0/SA2.WAV,FPLS0
TIMIT_SR/TEST/DR8/MAJC0/SA1.WAV,MAJC0
TIMIT_SR/TEST/DR8/MAJC0/SA2.WAV,MAJC0
TIMIT_SR/TEST/DR8/MBCG0/SA1.WAV,MBCG0
TIMIT_SR/TEST/DR8/MBCG0/SA2.WAV,MBCG0
TIMIT_SR/TEST/DR8/MBSB0/SA1.WAV,MBSB0
TIMIT_SR/TEST/DR8/MBSB0/SA2.WAV,MBSB0
TIMIT_SR/TEST/DR8/MCXM0/SA1.WAV,MCXM0
TIMIT_SR/TEST/DR8/MCXM0/SA2.WAV,MCXM0
TIMIT_SR/TEST/DR8/MDAW1/SA1.WAV,MDAW1
TIMIT_SR/TEST/DR8/MDAW1/SA2.WAV,MDAW1
TIMIT_SR/TEST/DR8/MEJS0/SA1.WAV,MEJS0
TIMIT_SR/TEST/DR8/MEJS0/SA2.WAV,MEJS0
TIMIT_SR/TEST/DR8/MJLN0/SA1.WAV,MJLN0
TIMIT_SR/TEST/DR8/MJLN0/SA2.WAV,MJLN0
TIMIT_SR/TEST/DR8/MJTC0/SA1.WAV,MJTC0
TIMIT_SR/TEST/DR8/MJTC0/SA2.WAV,MJTC0
TIMIT_SR/TEST/DR8/MJTH0/SA1.WAV,MJTH0
TIMIT_SR/TEST/DR8/MJTH0/SA2.WAV,MJTH0
TIMIT_SR/TEST/DR8/MKDD0/SA1.WAV,MKDD0
TIMIT_SR/TEST/DR8/MKDD0/SA2.WAV,MKDD0
TIMIT_SR/TEST/DR8/MKRG0/SA1.WAV,MKRG0
TIMIT_SR/TEST/DR8/MKRG0/SA2.WAV,MKRG0
TIMIT_SR/TEST/DR8/MMEA0/SA1.WAV,MMEA0
TIMIT_SR/TEST/DR8/MMEA0/SA2.WAV,MMEA0
TIMIT_SR/TEST/DR8/MMLM0/SA1.WAV,MMLM0
TIMIT_SR/TEST/DR8/MMLM0/SA2.WAV,MMLM0
TIMIT_SR/TEST/DR8/MMPM0/SA1.WAV,MMPM0
TIMIT_SR/TEST/DR8/MMPM0/SA2.WAV,MMPM0
TIMIT_SR/TEST/DR8/MMWS0/SA1.WAV,MMWS0
TIMIT_SR/TEST/DR8/MMWS0/SA2.WAV,MMWS0
TIMIT_SR/TEST/DR8/MPAM0/SA1.WAV,MPAM0
TIMIT_SR/TEST/DR8/MPAM0/SA2.WAV,MPAM0
TIMIT_SR/TEST/DR8/MRDM0/SA1.WAV,MRDM0
TIMIT_SR/TEST/DR8/MRDM0/SA2.WAV,MRDM0
TIMIT_SR/TEST/DR8/MRES0/SA1.WAV,MRES0
TIMIT_SR/TEST/DR8/MRES0/SA2.WAV,MRES0
TIMIT_SR/TEST/DR8/MRLK0/SA1.WAV,MRLK0
TIMIT_SR/TEST/DR8/MRLK0/SA2.WAV,MRLK0
TIMIT_SR/TEST/DR8/MRRE0/SA1.WAV,MRRE0
TIMIT_SR/TEST/DR8/MRRE0/SA2.WAV,MRRE0
TIMIT_SR/TEST/DR8/MSLB0/SA1.WAV,MSLB0
TIMIT_SR/TEST/DR8/MSLB0/SA2.WAV,MSLB0
TIMIT_SR/TEST/DR8/MTCS0/SA1.WAV,MTCS0
TIMIT_SR/TEST/DR8/MTCS0/SA2.WAV,MTCS0
