$date
	Sat Nov 01 13:37:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! pc_o_ce $end
$var wire 32 " pc_o_pc [31:0] $end
$var reg 1 # pc_clk $end
$var reg 1 $ pc_i_ce $end
$var reg 1 % pc_i_change_pc $end
$var reg 32 & pc_i_pc [31:0] $end
$var reg 1 ' pc_rst $end
$scope module pc $end
$var wire 1 ( pc_clk $end
$var wire 1 ) pc_i_ce $end
$var wire 1 * pc_i_change_pc $end
$var wire 32 + pc_i_pc [31:0] $end
$var wire 1 , pc_rst $end
$var reg 1 - pc_o_ce $end
$var reg 32 . pc_o_pc [31:0] $end
$var reg 32 / temp_pc [31:0] $end
$upscope $end
$scope task reset $end
$var integer 32 0 counter [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 0
b0 /
b0 .
0-
0,
bx +
x*
x)
0(
0'
bx &
x%
x$
0#
b0 "
0!
$end
#5
1#
1(
#10
0#
0(
#15
1'
1,
1#
1(
#20
0#
0(
#25
b100 /
1-
1!
1$
1)
1#
1(
#30
0#
0(
#35
b1000 /
b100 .
b100 "
1#
1(
#40
0#
0(
#45
b1100 /
b1000 .
b1000 "
1#
1(
#50
0#
0(
#55
b10000 /
b1100 .
b1100 "
1#
1(
#60
0#
0(
#65
b10100 /
b10000 .
b10000 "
1#
1(
#70
0#
0(
#75
b11000 /
b10100 .
b10100 "
1#
1(
#80
0#
0(
#85
b11100 /
b11000 .
b11000 "
1#
1(
#90
0#
0(
#95
b100000 /
b11100 .
b11100 "
1#
1(
#100
0#
0(
#105
b100100 /
b100000 .
b100000 "
1#
1(
#110
0#
0(
#115
b101000 /
b100100 .
b100100 "
1#
1(
#120
0#
0(
#125
b101100 /
b101000 .
b101000 "
1#
1(
#130
0#
0(
#135
b110000 /
b101100 .
b101100 "
1#
1(
#140
0#
0(
#145
b110100 /
b110000 .
b110000 "
1#
1(
#150
0#
0(
#155
b111000 /
b110100 .
b110100 "
1#
1(
#160
0#
0(
#165
b111100 /
b111000 .
b111000 "
1#
1(
#170
0#
0(
#175
b1000000 /
b111100 .
b111100 "
1#
1(
#180
0#
0(
#185
b1000100 /
b1000000 .
b1000000 "
1#
1(
#190
0#
0(
#195
b1001000 /
b1000100 .
b1000100 "
1#
1(
#200
0#
0(
#205
b1001100 /
b1001000 .
b1001000 "
1#
1(
#210
0#
0(
#215
b1010000 /
b1001100 .
b1001100 "
1#
1(
#220
0#
0(
#225
b1010100 /
b1010000 .
b1010000 "
1#
1(
#230
0#
0(
#235
b1011000 /
b1010100 .
b1010100 "
1#
1(
#240
0#
0(
#245
b1011100 /
b1011000 .
b1011000 "
1#
1(
