<?xml version="1.0"?>
<!--                                                                                                 -->
<!--   <COPYRIGHT_TAG>                                                                               -->
<!--                                                                                                 -->
<!--                                                                                                 -->
<!--   This set of tests was run on: Intel(R) Xeon(R) IceLake 6338N CPU (32 Cores) @ 2.50GHz         -->
<!--   To run this config file, please modify in testmac_cfg.xml the following params                -->
<!--       <ConfigFromTestFile>1</ConfigFromTestFile>                                                -->
<!--       <ConfigFromTestFileType>1</ConfigFromTestFileType>                                        -->
<!--       <TestFileNameType1DL>traffic_profile/dl_traffic.csv</TestFileNameType1DL>                 -->
<!--       <TestFileNameType1UL>traffic_profile/ul_traffic.csv</TestFileNameType1UL>                 -->
<!--       <TestFileSetL1Core>0</TestFileSetL1Core>                                                  -->
<!--   Also change in phycfg_xxx.xml the following params                                            -->
<!--       <eBbuPoolPowerSavingsEnable>1</eBbuPoolPowerSavingsEnable>                                -->
<!--       <eBbuPoolPowerSavingsState>1</eBbuPoolPowerSavingsState>                                  -->
<!--       <BeamWeightSrsBypass>1</BeamWeightSrsBypass> This is to enable beam weight generation     -->
<!--       <wlsMacMemorySize>0x7EA80000</wlsMacMemorySize> Increase SRS ELS size as we have 12 cells -->

//phystart 1 1 200200
phystart 1 1 999999999

setoption ebbu_pool_num_queue 4
setoption ebbu_pool_queue_size 1024
setoption ebbu_pool_num_context 5
setoption ebbu_pool_max_context_fetch 3

setoption pdsch_ofdm_split_enable 1
setoption ce_interp_method 2

setoption timer_multi_cell 100
setoption remove_memcpy_memset 1

//setsrscore 0xC0000000C0
//setcore 0x3ffC00003ffC0
//TEST_FD, 1000, 1, 5GNR, fd/mu1_100mhz/99/fd_testconfig_tst99.cfg

setsrscore 0xC0000000C0
setcore 0x3ffC00003ffC0
TEST_FD, 12000, 12, 5GNR, fd/mu1_100mhz/99/fd_testconfig_tst99.cfg, 5GNR, fd/mu1_100mhz/99/fd_testconfig_tst99.cfg, 5GNR, fd/mu1_100mhz/99/fd_testconfig_tst99.cfg, 5GNR, fd/mu1_100mhz/99/fd_testconfig_tst99.cfg, 5GNR, fd/mu1_100mhz/99/fd_testconfig_tst99.cfg, 5GNR, fd/mu1_100mhz/99/fd_testconfig_tst99.cfg, 5GNR, fd/mu1_100mhz/99/fd_testconfig_tst99.cfg, 5GNR, fd/mu1_100mhz/99/fd_testconfig_tst99.cfg, 5GNR, fd/mu1_100mhz/99/fd_testconfig_tst99.cfg, 5GNR, fd/mu1_100mhz/99/fd_testconfig_tst99.cfg, 5GNR, fd/mu1_100mhz/99/fd_testconfig_tst99.cfg, 5GNR, fd/mu1_100mhz/99/fd_testconfig_tst99.cfg

