module alu (
    input clk,
    input [3:0] a,
    input [3:0] b,
    input [1:0] sel,
    output reg [3:0] y
);

always @(posedge clk) begin
    case(sel)
        2'b00: y <= a + b;
        2'b01: y <= a - b;
        2'b10: y <= a & b;
        2'b11: y <= a | b;
    endcase
end

endmodule
