
Prelab5.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000006  00800100  00000550  000005e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000550  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000004  00800106  00800106  000005ea  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000005ea  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000061c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000078  00000000  00000000  0000065c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000a89  00000000  00000000  000006d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000081e  00000000  00000000  0000115d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000710  00000000  00000000  0000197b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000f8  00000000  00000000  0000208c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000048a  00000000  00000000  00002184  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000272  00000000  00000000  0000260e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000048  00000000  00000000  00002880  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 4b 00 	jmp	0x96	; 0x96 <__ctors_end>
   4:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
   8:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
   c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  10:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  14:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  18:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  1c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  20:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  24:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  28:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  2c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  30:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  34:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  38:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  3c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  40:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  44:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  48:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  4c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  50:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  54:	0c 94 62 01 	jmp	0x2c4	; 0x2c4 <__vector_21>
  58:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  5c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  60:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  64:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
  68:	c2 00       	.word	0x00c2	; ????
  6a:	93 00       	.word	0x0093	; ????
  6c:	99 00       	.word	0x0099	; ????
  6e:	9f 00       	.word	0x009f	; ????
  70:	a5 00       	.word	0x00a5	; ????
  72:	ab 00       	.word	0x00ab	; ????
  74:	b1 00       	.word	0x00b1	; ????
  76:	b7 00       	.word	0x00b7	; ????
  78:	e6 01       	movw	r28, r12
  7a:	ec 01       	movw	r28, r24
  7c:	f2 01       	movw	r30, r4
  7e:	56 02       	muls	r21, r22
  80:	f8 01       	movw	r30, r16
  82:	03 02       	muls	r16, r19
  84:	0e 02       	muls	r16, r30
  86:	19 02       	muls	r17, r25
  88:	1f 02       	muls	r17, r31
  8a:	2a 02       	muls	r18, r26
  8c:	35 02       	muls	r19, r21
  8e:	56 02       	muls	r21, r22
  90:	56 02       	muls	r21, r22
  92:	40 02       	muls	r20, r16
  94:	4b 02       	muls	r20, r27

00000096 <__ctors_end>:
  96:	11 24       	eor	r1, r1
  98:	1f be       	out	0x3f, r1	; 63
  9a:	cf ef       	ldi	r28, 0xFF	; 255
  9c:	d8 e0       	ldi	r29, 0x08	; 8
  9e:	de bf       	out	0x3e, r29	; 62
  a0:	cd bf       	out	0x3d, r28	; 61

000000a2 <__do_copy_data>:
  a2:	11 e0       	ldi	r17, 0x01	; 1
  a4:	a0 e0       	ldi	r26, 0x00	; 0
  a6:	b1 e0       	ldi	r27, 0x01	; 1
  a8:	e0 e5       	ldi	r30, 0x50	; 80
  aa:	f5 e0       	ldi	r31, 0x05	; 5
  ac:	02 c0       	rjmp	.+4      	; 0xb2 <__do_copy_data+0x10>
  ae:	05 90       	lpm	r0, Z+
  b0:	0d 92       	st	X+, r0
  b2:	a6 30       	cpi	r26, 0x06	; 6
  b4:	b1 07       	cpc	r27, r17
  b6:	d9 f7       	brne	.-10     	; 0xae <__do_copy_data+0xc>

000000b8 <__do_clear_bss>:
  b8:	21 e0       	ldi	r18, 0x01	; 1
  ba:	a6 e0       	ldi	r26, 0x06	; 6
  bc:	b1 e0       	ldi	r27, 0x01	; 1
  be:	01 c0       	rjmp	.+2      	; 0xc2 <.do_clear_bss_start>

000000c0 <.do_clear_bss_loop>:
  c0:	1d 92       	st	X+, r1

000000c2 <.do_clear_bss_start>:
  c2:	aa 30       	cpi	r26, 0x0A	; 10
  c4:	b2 07       	cpc	r27, r18
  c6:	e1 f7       	brne	.-8      	; 0xc0 <.do_clear_bss_loop>
  c8:	0e 94 19 01 	call	0x232	; 0x232 <main>
  cc:	0c 94 a6 02 	jmp	0x54c	; 0x54c <_exit>

000000d0 <__bad_interrupt>:
  d0:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d4 <ADC_init>:
#include <avr/io.h>
#include <avr/interrupt.h>
#include <util/delay.h>
#include <stdint.h>

void ADC_init(uint8_t justi, uint8_t V_ref, uint8_t canal, uint8_t interrupt, uint8_t prescaler){
  d4:	0f 93       	push	r16
	ADMUX = 0;
  d6:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f807c>
	if (!justi){
  da:	81 11       	cpse	r24, r1
  dc:	06 c0       	rjmp	.+12     	; 0xea <ADC_init+0x16>
		ADMUX &= ~(1<<ADLAR);
  de:	ac e7       	ldi	r26, 0x7C	; 124
  e0:	b0 e0       	ldi	r27, 0x00	; 0
  e2:	8c 91       	ld	r24, X
  e4:	8f 7d       	andi	r24, 0xDF	; 223
  e6:	8c 93       	st	X, r24
  e8:	05 c0       	rjmp	.+10     	; 0xf4 <ADC_init+0x20>
	}
	else {
		ADMUX |= (1<<ADLAR);
  ea:	ac e7       	ldi	r26, 0x7C	; 124
  ec:	b0 e0       	ldi	r27, 0x00	; 0
  ee:	8c 91       	ld	r24, X
  f0:	80 62       	ori	r24, 0x20	; 32
  f2:	8c 93       	st	X, r24
	}
	
	switch (V_ref){
  f4:	61 30       	cpi	r22, 0x01	; 1
  f6:	19 f0       	breq	.+6      	; 0xfe <ADC_init+0x2a>
  f8:	65 30       	cpi	r22, 0x05	; 5
  fa:	39 f0       	breq	.+14     	; 0x10a <ADC_init+0x36>
  fc:	0b c0       	rjmp	.+22     	; 0x114 <ADC_init+0x40>
		case 1:
		ADMUX |= (1<<REFS0)|(1<<REFS1);
  fe:	ac e7       	ldi	r26, 0x7C	; 124
 100:	b0 e0       	ldi	r27, 0x00	; 0
 102:	8c 91       	ld	r24, X
 104:	80 6c       	ori	r24, 0xC0	; 192
 106:	8c 93       	st	X, r24
		break;
 108:	05 c0       	rjmp	.+10     	; 0x114 <ADC_init+0x40>
		case 5:
		ADMUX |= (1<<REFS0);
 10a:	ac e7       	ldi	r26, 0x7C	; 124
 10c:	b0 e0       	ldi	r27, 0x00	; 0
 10e:	8c 91       	ld	r24, X
 110:	80 64       	ori	r24, 0x40	; 64
 112:	8c 93       	st	X, r24
		default:
		break;
	}
	
	switch(canal){
 114:	50 e0       	ldi	r21, 0x00	; 0
 116:	48 30       	cpi	r20, 0x08	; 8
 118:	51 05       	cpc	r21, r1
 11a:	78 f5       	brcc	.+94     	; 0x17a <ADC_init+0xa6>
 11c:	fa 01       	movw	r30, r20
 11e:	ec 5c       	subi	r30, 0xCC	; 204
 120:	ff 4f       	sbci	r31, 0xFF	; 255
 122:	0c 94 a0 02 	jmp	0x540	; 0x540 <__tablejump2__>
		case 0:
		break;
		case 1:
		ADMUX |= (1<<MUX0);
 126:	ec e7       	ldi	r30, 0x7C	; 124
 128:	f0 e0       	ldi	r31, 0x00	; 0
 12a:	80 81       	ld	r24, Z
 12c:	81 60       	ori	r24, 0x01	; 1
 12e:	80 83       	st	Z, r24
		break;
 130:	29 c0       	rjmp	.+82     	; 0x184 <ADC_init+0xb0>
		case 2:
		ADMUX |= (1<<MUX1);
 132:	ec e7       	ldi	r30, 0x7C	; 124
 134:	f0 e0       	ldi	r31, 0x00	; 0
 136:	80 81       	ld	r24, Z
 138:	82 60       	ori	r24, 0x02	; 2
 13a:	80 83       	st	Z, r24
		break;
 13c:	23 c0       	rjmp	.+70     	; 0x184 <ADC_init+0xb0>
		case 3:
		ADMUX |= (1<<MUX0)|(1<<MUX1);
 13e:	ec e7       	ldi	r30, 0x7C	; 124
 140:	f0 e0       	ldi	r31, 0x00	; 0
 142:	80 81       	ld	r24, Z
 144:	83 60       	ori	r24, 0x03	; 3
 146:	80 83       	st	Z, r24
		break;
 148:	1d c0       	rjmp	.+58     	; 0x184 <ADC_init+0xb0>
		case 4:
		ADMUX |= (1<<MUX2);
 14a:	ec e7       	ldi	r30, 0x7C	; 124
 14c:	f0 e0       	ldi	r31, 0x00	; 0
 14e:	80 81       	ld	r24, Z
 150:	84 60       	ori	r24, 0x04	; 4
 152:	80 83       	st	Z, r24
		break;
 154:	17 c0       	rjmp	.+46     	; 0x184 <ADC_init+0xb0>
		case 5:
		ADMUX |= (1<<MUX0)|(1<<MUX2);
 156:	ec e7       	ldi	r30, 0x7C	; 124
 158:	f0 e0       	ldi	r31, 0x00	; 0
 15a:	80 81       	ld	r24, Z
 15c:	85 60       	ori	r24, 0x05	; 5
 15e:	80 83       	st	Z, r24
		break;
 160:	11 c0       	rjmp	.+34     	; 0x184 <ADC_init+0xb0>
		case 6:
		ADMUX |= (1<<MUX2)|(1<<MUX1);
 162:	ec e7       	ldi	r30, 0x7C	; 124
 164:	f0 e0       	ldi	r31, 0x00	; 0
 166:	80 81       	ld	r24, Z
 168:	86 60       	ori	r24, 0x06	; 6
 16a:	80 83       	st	Z, r24
		break;
 16c:	0b c0       	rjmp	.+22     	; 0x184 <ADC_init+0xb0>
		case 7:
		ADMUX |= (1<<MUX0)|(1<<MUX1)|(1<<MUX2);
 16e:	ec e7       	ldi	r30, 0x7C	; 124
 170:	f0 e0       	ldi	r31, 0x00	; 0
 172:	80 81       	ld	r24, Z
 174:	87 60       	ori	r24, 0x07	; 7
 176:	80 83       	st	Z, r24
		break;
 178:	05 c0       	rjmp	.+10     	; 0x184 <ADC_init+0xb0>
		default:
		ADMUX |= (1<<MUX2)|(1<<MUX1);
 17a:	ec e7       	ldi	r30, 0x7C	; 124
 17c:	f0 e0       	ldi	r31, 0x00	; 0
 17e:	80 81       	ld	r24, Z
 180:	86 60       	ori	r24, 0x06	; 6
 182:	80 83       	st	Z, r24
		break;
	}
		//ADMUX |= (1<<REFS0)|(1<<ADLAR);    // 5V de referencia - Justificación a la izquierda - canal 0
	
	ADCSRA = 0;
 184:	10 92 7a 00 	sts	0x007A, r1	; 0x80007a <__TEXT_REGION_LENGTH__+0x7f807a>
	if (!interrupt){
 188:	21 11       	cpse	r18, r1
 18a:	06 c0       	rjmp	.+12     	; 0x198 <ADC_init+0xc4>
		ADCSRA &= ~(1<<ADIE);
 18c:	ea e7       	ldi	r30, 0x7A	; 122
 18e:	f0 e0       	ldi	r31, 0x00	; 0
 190:	80 81       	ld	r24, Z
 192:	87 7f       	andi	r24, 0xF7	; 247
 194:	80 83       	st	Z, r24
 196:	05 c0       	rjmp	.+10     	; 0x1a2 <ADC_init+0xce>
	}
	else {
		ADCSRA |= (1<<ADIE);	//	Habilitar interrupciones
 198:	ea e7       	ldi	r30, 0x7A	; 122
 19a:	f0 e0       	ldi	r31, 0x00	; 0
 19c:	80 81       	ld	r24, Z
 19e:	88 60       	ori	r24, 0x08	; 8
 1a0:	80 83       	st	Z, r24
	}
	
	switch (prescaler){
 1a2:	00 31       	cpi	r16, 0x10	; 16
 1a4:	d9 f0       	breq	.+54     	; 0x1dc <ADC_init+0x108>
 1a6:	38 f4       	brcc	.+14     	; 0x1b6 <ADC_init+0xe2>
 1a8:	04 30       	cpi	r16, 0x04	; 4
 1aa:	61 f0       	breq	.+24     	; 0x1c4 <ADC_init+0xf0>
 1ac:	08 30       	cpi	r16, 0x08	; 8
 1ae:	81 f0       	breq	.+32     	; 0x1d0 <ADC_init+0xfc>
 1b0:	02 30       	cpi	r16, 0x02	; 2
 1b2:	61 f5       	brne	.+88     	; 0x20c <ADC_init+0x138>
 1b4:	30 c0       	rjmp	.+96     	; 0x216 <ADC_init+0x142>
 1b6:	00 34       	cpi	r16, 0x40	; 64
 1b8:	e9 f0       	breq	.+58     	; 0x1f4 <ADC_init+0x120>
 1ba:	00 38       	cpi	r16, 0x80	; 128
 1bc:	09 f1       	breq	.+66     	; 0x200 <ADC_init+0x12c>
 1be:	00 32       	cpi	r16, 0x20	; 32
 1c0:	29 f5       	brne	.+74     	; 0x20c <ADC_init+0x138>
 1c2:	12 c0       	rjmp	.+36     	; 0x1e8 <ADC_init+0x114>
		case 2:
		break;
		case 4:
		ADCSRA |= (1<<ADPS1);
 1c4:	ea e7       	ldi	r30, 0x7A	; 122
 1c6:	f0 e0       	ldi	r31, 0x00	; 0
 1c8:	80 81       	ld	r24, Z
 1ca:	82 60       	ori	r24, 0x02	; 2
 1cc:	80 83       	st	Z, r24
		break;
 1ce:	23 c0       	rjmp	.+70     	; 0x216 <ADC_init+0x142>
		case 8:
		ADCSRA |= (1<<ADPS1)|(1<<ADPS0);
 1d0:	ea e7       	ldi	r30, 0x7A	; 122
 1d2:	f0 e0       	ldi	r31, 0x00	; 0
 1d4:	80 81       	ld	r24, Z
 1d6:	83 60       	ori	r24, 0x03	; 3
 1d8:	80 83       	st	Z, r24
		break;
 1da:	1d c0       	rjmp	.+58     	; 0x216 <ADC_init+0x142>
		case 16:
		ADCSRA |= (1<<ADPS2);
 1dc:	ea e7       	ldi	r30, 0x7A	; 122
 1de:	f0 e0       	ldi	r31, 0x00	; 0
 1e0:	80 81       	ld	r24, Z
 1e2:	84 60       	ori	r24, 0x04	; 4
 1e4:	80 83       	st	Z, r24
		break;
 1e6:	17 c0       	rjmp	.+46     	; 0x216 <ADC_init+0x142>
		case 32:
		ADCSRA |= (1<<ADPS2)| (1<<ADPS0);
 1e8:	ea e7       	ldi	r30, 0x7A	; 122
 1ea:	f0 e0       	ldi	r31, 0x00	; 0
 1ec:	80 81       	ld	r24, Z
 1ee:	85 60       	ori	r24, 0x05	; 5
 1f0:	80 83       	st	Z, r24
		break;
 1f2:	11 c0       	rjmp	.+34     	; 0x216 <ADC_init+0x142>
		case 64:
		ADCSRA |= (1<<ADPS1) |(1<<ADPS2);
 1f4:	ea e7       	ldi	r30, 0x7A	; 122
 1f6:	f0 e0       	ldi	r31, 0x00	; 0
 1f8:	80 81       	ld	r24, Z
 1fa:	86 60       	ori	r24, 0x06	; 6
 1fc:	80 83       	st	Z, r24
		break;
 1fe:	0b c0       	rjmp	.+22     	; 0x216 <ADC_init+0x142>
		case 128:
		ADCSRA |= (1<<ADPS1)|(1<<ADPS0)|(1<<ADPS2);
 200:	ea e7       	ldi	r30, 0x7A	; 122
 202:	f0 e0       	ldi	r31, 0x00	; 0
 204:	80 81       	ld	r24, Z
 206:	87 60       	ori	r24, 0x07	; 7
 208:	80 83       	st	Z, r24
		break;
 20a:	05 c0       	rjmp	.+10     	; 0x216 <ADC_init+0x142>
		default:
		ADCSRA |= (1<<ADPS1)|(1<<ADPS0)|(1<<ADPS2);
 20c:	ea e7       	ldi	r30, 0x7A	; 122
 20e:	f0 e0       	ldi	r31, 0x00	; 0
 210:	80 81       	ld	r24, Z
 212:	87 60       	ori	r24, 0x07	; 7
 214:	80 83       	st	Z, r24
		break;
	}
	
	
	//ADCSRA |= (1<<ADIE)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0); //Interrupciones - Prescaler 128
	ADCSRA |= (1<<ADEN)|(1<<ADSC); //Habilitar ADC e iniciar conversión
 216:	ea e7       	ldi	r30, 0x7A	; 122
 218:	f0 e0       	ldi	r31, 0x00	; 0
 21a:	80 81       	ld	r24, Z
 21c:	80 6c       	ori	r24, 0xC0	; 192
 21e:	80 83       	st	Z, r24
 220:	0f 91       	pop	r16
 222:	08 95       	ret

00000224 <setup>:

//************Funciones************


void setup(){
    cli();
 224:	f8 94       	cli
    //CLKPR = (1<< CLKPCE);
    //CLKPR |= (1<<CLKPS2);    //1Mhz
    
    UCSR0B = 0;                //Comunicación serial
 226:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
	
	//Puerto C como entrada y pullup deshabilitado.
	DDRC=0x00;
 22a:	17 b8       	out	0x07, r1	; 7
	PORTC=0x00;
 22c:	18 b8       	out	0x08, r1	; 8
	


    sei();
 22e:	78 94       	sei
 230:	08 95       	ret

00000232 <main>:
volatile uint8_t valorADC = 0;
volatile uint16_t DUT = 0;

int main()
{
    setup();
 232:	0e 94 12 01 	call	0x224	; 0x224 <setup>
    
    while (1) 
    {
		canal_ADC=1;
 236:	81 e0       	ldi	r24, 0x01	; 1
 238:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <canal_ADC>
		ADC_init(1,5,canal_ADC,1,prescaler_ADC);
 23c:	40 91 09 01 	lds	r20, 0x0109	; 0x800109 <canal_ADC>
 240:	00 91 03 01 	lds	r16, 0x0103	; 0x800103 <prescaler_ADC>
 244:	21 e0       	ldi	r18, 0x01	; 1
 246:	65 e0       	ldi	r22, 0x05	; 5
 248:	0e 94 6a 00 	call	0xd4	; 0xd4 <ADC_init>
		initPWM1(canal_ADC, 0, mode_PWM, prescaler_PWM, periodo);
 24c:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <canal_ADC>
 250:	00 91 00 01 	lds	r16, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 254:	10 91 01 01 	lds	r17, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 258:	20 91 04 01 	lds	r18, 0x0104	; 0x800104 <prescaler_PWM>
 25c:	30 91 05 01 	lds	r19, 0x0105	; 0x800105 <prescaler_PWM+0x1>
 260:	40 91 02 01 	lds	r20, 0x0102	; 0x800102 <mode_PWM>
 264:	60 e0       	ldi	r22, 0x00	; 0
 266:	0e 94 b4 01 	call	0x368	; 0x368 <initPWM1>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 26a:	2f ef       	ldi	r18, 0xFF	; 255
 26c:	89 e6       	ldi	r24, 0x69	; 105
 26e:	98 e1       	ldi	r25, 0x18	; 24
 270:	21 50       	subi	r18, 0x01	; 1
 272:	80 40       	sbci	r24, 0x00	; 0
 274:	90 40       	sbci	r25, 0x00	; 0
 276:	e1 f7       	brne	.-8      	; 0x270 <main+0x3e>
 278:	00 c0       	rjmp	.+0      	; 0x27a <main+0x48>
 27a:	00 00       	nop
       _delay_ms(500);  // Pequeño retardo para estabilidad
		
		
		canal_ADC=0;
 27c:	10 92 09 01 	sts	0x0109, r1	; 0x800109 <canal_ADC>
		ADC_init(1,5,canal_ADC,1,prescaler_ADC);
 280:	40 91 09 01 	lds	r20, 0x0109	; 0x800109 <canal_ADC>
 284:	00 91 03 01 	lds	r16, 0x0103	; 0x800103 <prescaler_ADC>
 288:	21 e0       	ldi	r18, 0x01	; 1
 28a:	65 e0       	ldi	r22, 0x05	; 5
 28c:	81 e0       	ldi	r24, 0x01	; 1
 28e:	0e 94 6a 00 	call	0xd4	; 0xd4 <ADC_init>
		initPWM1(canal_ADC, 0, mode_PWM, prescaler_PWM, periodo);
 292:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <canal_ADC>
 296:	00 91 00 01 	lds	r16, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 29a:	10 91 01 01 	lds	r17, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
 29e:	20 91 04 01 	lds	r18, 0x0104	; 0x800104 <prescaler_PWM>
 2a2:	30 91 05 01 	lds	r19, 0x0105	; 0x800105 <prescaler_PWM+0x1>
 2a6:	40 91 02 01 	lds	r20, 0x0102	; 0x800102 <mode_PWM>
 2aa:	60 e0       	ldi	r22, 0x00	; 0
 2ac:	0e 94 b4 01 	call	0x368	; 0x368 <initPWM1>
 2b0:	2f ef       	ldi	r18, 0xFF	; 255
 2b2:	89 e6       	ldi	r24, 0x69	; 105
 2b4:	98 e1       	ldi	r25, 0x18	; 24
 2b6:	21 50       	subi	r18, 0x01	; 1
 2b8:	80 40       	sbci	r24, 0x00	; 0
 2ba:	90 40       	sbci	r25, 0x00	; 0
 2bc:	e1 f7       	brne	.-8      	; 0x2b6 <main+0x84>
 2be:	00 c0       	rjmp	.+0      	; 0x2c0 <main+0x8e>
 2c0:	00 00       	nop
 2c2:	b9 cf       	rjmp	.-142    	; 0x236 <main+0x4>

000002c4 <__vector_21>:
    sei();
}


//************Interrupciones************
ISR(ADC_vect){
 2c4:	1f 92       	push	r1
 2c6:	0f 92       	push	r0
 2c8:	0f b6       	in	r0, 0x3f	; 63
 2ca:	0f 92       	push	r0
 2cc:	11 24       	eor	r1, r1
 2ce:	2f 93       	push	r18
 2d0:	3f 93       	push	r19
 2d2:	4f 93       	push	r20
 2d4:	5f 93       	push	r21
 2d6:	6f 93       	push	r22
 2d8:	7f 93       	push	r23
 2da:	8f 93       	push	r24
 2dc:	9f 93       	push	r25
 2de:	af 93       	push	r26
 2e0:	bf 93       	push	r27
 2e2:	ef 93       	push	r30
 2e4:	ff 93       	push	r31
	
	//Actualizamos el valor del Dutty cycle
    valorADC = ADCH;        // Leemos solo ADCH por justificación izquierda
 2e6:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
 2ea:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <valorADC>
	DUT = DutyCycle(valorADC);
 2ee:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <valorADC>
 2f2:	0e 94 ad 01 	call	0x35a	; 0x35a <DutyCycle>
 2f6:	90 93 07 01 	sts	0x0107, r25	; 0x800107 <__data_end+0x1>
 2fa:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <__data_end>
	switch(canal_ADC){
 2fe:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <canal_ADC>
 302:	88 23       	and	r24, r24
 304:	19 f0       	breq	.+6      	; 0x30c <__vector_21+0x48>
 306:	81 30       	cpi	r24, 0x01	; 1
 308:	51 f0       	breq	.+20     	; 0x31e <__vector_21+0x5a>
 30a:	11 c0       	rjmp	.+34     	; 0x32e <__vector_21+0x6a>
		case 0:
		OCR1B = DUT;            // Actualizamos el duty cycle 
 30c:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__data_end>
 310:	90 91 07 01 	lds	r25, 0x0107	; 0x800107 <__data_end+0x1>
 314:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__TEXT_REGION_LENGTH__+0x7f808b>
 318:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7f808a>
		break;
 31c:	08 c0       	rjmp	.+16     	; 0x32e <__vector_21+0x6a>
		case 1:
		OCR1A = DUT;			// Actualizamos el duty cycle
 31e:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__data_end>
 322:	90 91 07 01 	lds	r25, 0x0107	; 0x800107 <__data_end+0x1>
 326:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
 32a:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
	
	
	
	
	//Iniciamos la conversión 
    ADCSRA |= (1<<ADSC);    // Iniciamos nueva conversión
 32e:	ea e7       	ldi	r30, 0x7A	; 122
 330:	f0 e0       	ldi	r31, 0x00	; 0
 332:	80 81       	ld	r24, Z
 334:	80 64       	ori	r24, 0x40	; 64
 336:	80 83       	st	Z, r24
 338:	ff 91       	pop	r31
 33a:	ef 91       	pop	r30
 33c:	bf 91       	pop	r27
 33e:	af 91       	pop	r26
 340:	9f 91       	pop	r25
 342:	8f 91       	pop	r24
 344:	7f 91       	pop	r23
 346:	6f 91       	pop	r22
 348:	5f 91       	pop	r21
 34a:	4f 91       	pop	r20
 34c:	3f 91       	pop	r19
 34e:	2f 91       	pop	r18
 350:	0f 90       	pop	r0
 352:	0f be       	out	0x3f, r0	; 63
 354:	0f 90       	pop	r0
 356:	1f 90       	pop	r1
 358:	18 95       	reti

0000035a <DutyCycle>:
#include <avr/interrupt.h>
#include <util/delay.h>
#include <stdint.h>

uint16_t DutyCycle(uint8_t lec_ADC){
	return (1010UL + lec_ADC * (4000UL/255));
 35a:	2f e0       	ldi	r18, 0x0F	; 15
 35c:	82 9f       	mul	r24, r18
 35e:	c0 01       	movw	r24, r0
 360:	11 24       	eor	r1, r1
}
 362:	8e 50       	subi	r24, 0x0E	; 14
 364:	9c 4f       	sbci	r25, 0xFC	; 252
 366:	08 95       	ret

00000368 <initPWM1>:

void initPWM1(uint8_t compare, uint8_t inv, uint8_t mode, uint16_t prescaler, uint16_t periodo) {
 368:	0f 93       	push	r16
 36a:	1f 93       	push	r17
	TCCR1A = 0;
 36c:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
	TCCR1B = 0;
 370:	10 92 81 00 	sts	0x0081, r1	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
	DDRB = 0;
 374:	14 b8       	out	0x04, r1	; 4
	PORTB=0;
 376:	15 b8       	out	0x05, r1	; 5
	
	//OCR1B
	if (compare==0){
 378:	81 11       	cpse	r24, r1
 37a:	0e c0       	rjmp	.+28     	; 0x398 <initPWM1+0x30>
		if (inv==0) {
 37c:	61 11       	cpse	r22, r1
 37e:	06 c0       	rjmp	.+12     	; 0x38c <initPWM1+0x24>
			TCCR1A |= (1<<COM1B1);	//No invertido
 380:	a0 e8       	ldi	r26, 0x80	; 128
 382:	b0 e0       	ldi	r27, 0x00	; 0
 384:	8c 91       	ld	r24, X
 386:	80 62       	ori	r24, 0x20	; 32
 388:	8c 93       	st	X, r24
 38a:	15 c0       	rjmp	.+42     	; 0x3b6 <initPWM1+0x4e>
		}
		else {
			TCCR1A |= (1<<COM1B1) | (1<<COM1B0); 
 38c:	a0 e8       	ldi	r26, 0x80	; 128
 38e:	b0 e0       	ldi	r27, 0x00	; 0
 390:	8c 91       	ld	r24, X
 392:	80 63       	ori	r24, 0x30	; 48
 394:	8c 93       	st	X, r24
 396:	0f c0       	rjmp	.+30     	; 0x3b6 <initPWM1+0x4e>
		}
	}
	//OCR1A
	else if (compare==1) {
 398:	81 30       	cpi	r24, 0x01	; 1
 39a:	69 f4       	brne	.+26     	; 0x3b6 <initPWM1+0x4e>
		if (inv==0) {
 39c:	61 11       	cpse	r22, r1
 39e:	06 c0       	rjmp	.+12     	; 0x3ac <initPWM1+0x44>
			TCCR1A |= (1<<COM1A1);
 3a0:	a0 e8       	ldi	r26, 0x80	; 128
 3a2:	b0 e0       	ldi	r27, 0x00	; 0
 3a4:	8c 91       	ld	r24, X
 3a6:	80 68       	ori	r24, 0x80	; 128
 3a8:	8c 93       	st	X, r24
 3aa:	05 c0       	rjmp	.+10     	; 0x3b6 <initPWM1+0x4e>
		}
		else {
			TCCR1A |= (1<<COM1A1) | (1<<COM1A0);
 3ac:	a0 e8       	ldi	r26, 0x80	; 128
 3ae:	b0 e0       	ldi	r27, 0x00	; 0
 3b0:	8c 91       	ld	r24, X
 3b2:	80 6c       	ori	r24, 0xC0	; 192
 3b4:	8c 93       	st	X, r24
		}
	}
	
	
	switch (mode)
 3b6:	50 e0       	ldi	r21, 0x00	; 0
 3b8:	fa 01       	movw	r30, r20
 3ba:	31 97       	sbiw	r30, 0x01	; 1
 3bc:	ef 30       	cpi	r30, 0x0F	; 15
 3be:	f1 05       	cpc	r31, r1
 3c0:	08 f0       	brcs	.+2      	; 0x3c4 <initPWM1+0x5c>
 3c2:	74 c0       	rjmp	.+232    	; 0x4ac <__EEPROM_REGION_LENGTH__+0xac>
 3c4:	e4 5c       	subi	r30, 0xC4	; 196
 3c6:	ff 4f       	sbci	r31, 0xFF	; 255
 3c8:	0c 94 a0 02 	jmp	0x540	; 0x540 <__tablejump2__>
	{
		case 1:	 //PWM Phase correct 8 bits
		TCCR1A |= (1<<WGM10);						
 3cc:	e0 e8       	ldi	r30, 0x80	; 128
 3ce:	f0 e0       	ldi	r31, 0x00	; 0
 3d0:	80 81       	ld	r24, Z
 3d2:	81 60       	ori	r24, 0x01	; 1
 3d4:	80 83       	st	Z, r24
		break;
 3d6:	74 c0       	rjmp	.+232    	; 0x4c0 <__EEPROM_REGION_LENGTH__+0xc0>
		
		case 2:	//PWM Phase correct 9 bits		
		TCCR1A |= (1<<WGM11);
 3d8:	e0 e8       	ldi	r30, 0x80	; 128
 3da:	f0 e0       	ldi	r31, 0x00	; 0
 3dc:	80 81       	ld	r24, Z
 3de:	82 60       	ori	r24, 0x02	; 2
 3e0:	80 83       	st	Z, r24
		break;
 3e2:	6e c0       	rjmp	.+220    	; 0x4c0 <__EEPROM_REGION_LENGTH__+0xc0>
		
		case 3:	//PWM Phase correct 10 bits
		TCCR1A |= (1<<WGM11) | (1<<WGM10);     
 3e4:	e0 e8       	ldi	r30, 0x80	; 128
 3e6:	f0 e0       	ldi	r31, 0x00	; 0
 3e8:	80 81       	ld	r24, Z
 3ea:	83 60       	ori	r24, 0x03	; 3
 3ec:	80 83       	st	Z, r24
		break;
 3ee:	68 c0       	rjmp	.+208    	; 0x4c0 <__EEPROM_REGION_LENGTH__+0xc0>
		
		case 5:	//PWM Fast 8 bits
		TCCR1A |=  (1<<WGM10);
 3f0:	e0 e8       	ldi	r30, 0x80	; 128
 3f2:	f0 e0       	ldi	r31, 0x00	; 0
 3f4:	80 81       	ld	r24, Z
 3f6:	81 60       	ori	r24, 0x01	; 1
 3f8:	80 83       	st	Z, r24
		TCCR1B |= (1<<WGM12);
 3fa:	e1 e8       	ldi	r30, 0x81	; 129
 3fc:	f0 e0       	ldi	r31, 0x00	; 0
 3fe:	80 81       	ld	r24, Z
 400:	88 60       	ori	r24, 0x08	; 8
 402:	80 83       	st	Z, r24
		break;
 404:	5d c0       	rjmp	.+186    	; 0x4c0 <__EEPROM_REGION_LENGTH__+0xc0>
		
		case 6: //PWM Fast 9 bits
		TCCR1A |= (1<<WGM11);
 406:	e0 e8       	ldi	r30, 0x80	; 128
 408:	f0 e0       	ldi	r31, 0x00	; 0
 40a:	80 81       	ld	r24, Z
 40c:	82 60       	ori	r24, 0x02	; 2
 40e:	80 83       	st	Z, r24
		TCCR1B |= (1<<WGM12);
 410:	e1 e8       	ldi	r30, 0x81	; 129
 412:	f0 e0       	ldi	r31, 0x00	; 0
 414:	80 81       	ld	r24, Z
 416:	88 60       	ori	r24, 0x08	; 8
 418:	80 83       	st	Z, r24
		break;
 41a:	52 c0       	rjmp	.+164    	; 0x4c0 <__EEPROM_REGION_LENGTH__+0xc0>
		
		case 7: //PWM Fast 10 bits
		TCCR1A |= (1<<WGM11) | (1<<WGM10);
 41c:	e0 e8       	ldi	r30, 0x80	; 128
 41e:	f0 e0       	ldi	r31, 0x00	; 0
 420:	80 81       	ld	r24, Z
 422:	83 60       	ori	r24, 0x03	; 3
 424:	80 83       	st	Z, r24
		TCCR1B |= (1<<WGM12);
 426:	e1 e8       	ldi	r30, 0x81	; 129
 428:	f0 e0       	ldi	r31, 0x00	; 0
 42a:	80 81       	ld	r24, Z
 42c:	88 60       	ori	r24, 0x08	; 8
 42e:	80 83       	st	Z, r24
		break;
 430:	47 c0       	rjmp	.+142    	; 0x4c0 <__EEPROM_REGION_LENGTH__+0xc0>
		
		case 8: //PWM Phase and frecuency correct TOP=ICR1 
		TCCR1B |= (1<<WGM13);
 432:	e1 e8       	ldi	r30, 0x81	; 129
 434:	f0 e0       	ldi	r31, 0x00	; 0
 436:	80 81       	ld	r24, Z
 438:	80 61       	ori	r24, 0x10	; 16
 43a:	80 83       	st	Z, r24
		break;
 43c:	41 c0       	rjmp	.+130    	; 0x4c0 <__EEPROM_REGION_LENGTH__+0xc0>
		
		case 9:	//PWM Phase and frecuency correct TOP=OCR1A 
		TCCR1B |= (1<<WGM13);
 43e:	e1 e8       	ldi	r30, 0x81	; 129
 440:	f0 e0       	ldi	r31, 0x00	; 0
 442:	80 81       	ld	r24, Z
 444:	80 61       	ori	r24, 0x10	; 16
 446:	80 83       	st	Z, r24
		TCCR1A |= (1<<WGM10);
 448:	e0 e8       	ldi	r30, 0x80	; 128
 44a:	f0 e0       	ldi	r31, 0x00	; 0
 44c:	80 81       	ld	r24, Z
 44e:	81 60       	ori	r24, 0x01	; 1
 450:	80 83       	st	Z, r24
		break;
 452:	36 c0       	rjmp	.+108    	; 0x4c0 <__EEPROM_REGION_LENGTH__+0xc0>
		
		case 10: //PWM Phase correct TOP=ICR1 
		TCCR1B |= (1<<WGM13);
 454:	e1 e8       	ldi	r30, 0x81	; 129
 456:	f0 e0       	ldi	r31, 0x00	; 0
 458:	80 81       	ld	r24, Z
 45a:	80 61       	ori	r24, 0x10	; 16
 45c:	80 83       	st	Z, r24
		TCCR1A |= (1<<WGM11);
 45e:	e0 e8       	ldi	r30, 0x80	; 128
 460:	f0 e0       	ldi	r31, 0x00	; 0
 462:	80 81       	ld	r24, Z
 464:	82 60       	ori	r24, 0x02	; 2
 466:	80 83       	st	Z, r24
		break;
 468:	2b c0       	rjmp	.+86     	; 0x4c0 <__EEPROM_REGION_LENGTH__+0xc0>
		
		case 11: //PWM Phase correct TOP=OCR1A 
		TCCR1A |= (1<<WGM11) | (1<<WGM10);
 46a:	e0 e8       	ldi	r30, 0x80	; 128
 46c:	f0 e0       	ldi	r31, 0x00	; 0
 46e:	80 81       	ld	r24, Z
 470:	83 60       	ori	r24, 0x03	; 3
 472:	80 83       	st	Z, r24
		TCCR1B |= (1<<WGM13);
 474:	e1 e8       	ldi	r30, 0x81	; 129
 476:	f0 e0       	ldi	r31, 0x00	; 0
 478:	80 81       	ld	r24, Z
 47a:	80 61       	ori	r24, 0x10	; 16
 47c:	80 83       	st	Z, r24
		break;
 47e:	20 c0       	rjmp	.+64     	; 0x4c0 <__EEPROM_REGION_LENGTH__+0xc0>
		
		case 14: //PWM Fast TOP=ICR1
		TCCR1A |= (1<<WGM11);
 480:	e0 e8       	ldi	r30, 0x80	; 128
 482:	f0 e0       	ldi	r31, 0x00	; 0
 484:	80 81       	ld	r24, Z
 486:	82 60       	ori	r24, 0x02	; 2
 488:	80 83       	st	Z, r24
		TCCR1B |= (1<<WGM12) | (1<<WGM13);
 48a:	e1 e8       	ldi	r30, 0x81	; 129
 48c:	f0 e0       	ldi	r31, 0x00	; 0
 48e:	80 81       	ld	r24, Z
 490:	88 61       	ori	r24, 0x18	; 24
 492:	80 83       	st	Z, r24
		break;
 494:	15 c0       	rjmp	.+42     	; 0x4c0 <__EEPROM_REGION_LENGTH__+0xc0>
		
		case 15: //PWM Fast TOP=OCR1A 
		TCCR1A |= (1<<WGM11) | (1<<WGM10);
 496:	e0 e8       	ldi	r30, 0x80	; 128
 498:	f0 e0       	ldi	r31, 0x00	; 0
 49a:	80 81       	ld	r24, Z
 49c:	83 60       	ori	r24, 0x03	; 3
 49e:	80 83       	st	Z, r24
		TCCR1B |= (1<<WGM12) | (1<<WGM13);
 4a0:	e1 e8       	ldi	r30, 0x81	; 129
 4a2:	f0 e0       	ldi	r31, 0x00	; 0
 4a4:	80 81       	ld	r24, Z
 4a6:	88 61       	ori	r24, 0x18	; 24
 4a8:	80 83       	st	Z, r24
		break;
 4aa:	0a c0       	rjmp	.+20     	; 0x4c0 <__EEPROM_REGION_LENGTH__+0xc0>
		
		default:	
		TCCR1A |= (1<<WGM11);
 4ac:	e0 e8       	ldi	r30, 0x80	; 128
 4ae:	f0 e0       	ldi	r31, 0x00	; 0
 4b0:	80 81       	ld	r24, Z
 4b2:	82 60       	ori	r24, 0x02	; 2
 4b4:	80 83       	st	Z, r24
		TCCR1B |= (1<<WGM12) | (1<<WGM13);
 4b6:	e1 e8       	ldi	r30, 0x81	; 129
 4b8:	f0 e0       	ldi	r31, 0x00	; 0
 4ba:	80 81       	ld	r24, Z
 4bc:	88 61       	ori	r24, 0x18	; 24
 4be:	80 83       	st	Z, r24
		break;
	}
	
	switch (prescaler){
 4c0:	20 34       	cpi	r18, 0x40	; 64
 4c2:	31 05       	cpc	r19, r1
 4c4:	e1 f0       	breq	.+56     	; 0x4fe <__EEPROM_REGION_LENGTH__+0xfe>
 4c6:	38 f4       	brcc	.+14     	; 0x4d6 <__EEPROM_REGION_LENGTH__+0xd6>
 4c8:	21 30       	cpi	r18, 0x01	; 1
 4ca:	31 05       	cpc	r19, r1
 4cc:	61 f0       	breq	.+24     	; 0x4e6 <__EEPROM_REGION_LENGTH__+0xe6>
 4ce:	28 30       	cpi	r18, 0x08	; 8
 4d0:	31 05       	cpc	r19, r1
 4d2:	79 f0       	breq	.+30     	; 0x4f2 <__EEPROM_REGION_LENGTH__+0xf2>
 4d4:	26 c0       	rjmp	.+76     	; 0x522 <__EEPROM_REGION_LENGTH__+0x122>
 4d6:	21 15       	cp	r18, r1
 4d8:	81 e0       	ldi	r24, 0x01	; 1
 4da:	38 07       	cpc	r19, r24
 4dc:	b1 f0       	breq	.+44     	; 0x50a <__EEPROM_REGION_LENGTH__+0x10a>
 4de:	21 15       	cp	r18, r1
 4e0:	34 40       	sbci	r19, 0x04	; 4
 4e2:	c9 f0       	breq	.+50     	; 0x516 <__EEPROM_REGION_LENGTH__+0x116>
 4e4:	1e c0       	rjmp	.+60     	; 0x522 <__EEPROM_REGION_LENGTH__+0x122>
		case 1:
		TCCR1B |= (1<<CS10);
 4e6:	e1 e8       	ldi	r30, 0x81	; 129
 4e8:	f0 e0       	ldi	r31, 0x00	; 0
 4ea:	80 81       	ld	r24, Z
 4ec:	81 60       	ori	r24, 0x01	; 1
 4ee:	80 83       	st	Z, r24
		break;
 4f0:	1d c0       	rjmp	.+58     	; 0x52c <__EEPROM_REGION_LENGTH__+0x12c>
		case 8:
		TCCR1B |= (1<<CS11);
 4f2:	e1 e8       	ldi	r30, 0x81	; 129
 4f4:	f0 e0       	ldi	r31, 0x00	; 0
 4f6:	80 81       	ld	r24, Z
 4f8:	82 60       	ori	r24, 0x02	; 2
 4fa:	80 83       	st	Z, r24
		break;
 4fc:	17 c0       	rjmp	.+46     	; 0x52c <__EEPROM_REGION_LENGTH__+0x12c>
		case 64:
		TCCR1B |= (1<<CS10)|(1<<CS11);
 4fe:	e1 e8       	ldi	r30, 0x81	; 129
 500:	f0 e0       	ldi	r31, 0x00	; 0
 502:	80 81       	ld	r24, Z
 504:	83 60       	ori	r24, 0x03	; 3
 506:	80 83       	st	Z, r24
		break;
 508:	11 c0       	rjmp	.+34     	; 0x52c <__EEPROM_REGION_LENGTH__+0x12c>
		case 256:
		TCCR1B |= (1<<CS12);
 50a:	e1 e8       	ldi	r30, 0x81	; 129
 50c:	f0 e0       	ldi	r31, 0x00	; 0
 50e:	80 81       	ld	r24, Z
 510:	84 60       	ori	r24, 0x04	; 4
 512:	80 83       	st	Z, r24
		break;
 514:	0b c0       	rjmp	.+22     	; 0x52c <__EEPROM_REGION_LENGTH__+0x12c>
		case 1024:
		TCCR1B |= (1<<CS10)|(1<<CS12);
 516:	e1 e8       	ldi	r30, 0x81	; 129
 518:	f0 e0       	ldi	r31, 0x00	; 0
 51a:	80 81       	ld	r24, Z
 51c:	85 60       	ori	r24, 0x05	; 5
 51e:	80 83       	st	Z, r24
		break;
 520:	05 c0       	rjmp	.+10     	; 0x52c <__EEPROM_REGION_LENGTH__+0x12c>
		default:
		TCCR1B &= ~((1<<CS10)|(1<<CS12)|(1<<CS11));
 522:	e1 e8       	ldi	r30, 0x81	; 129
 524:	f0 e0       	ldi	r31, 0x00	; 0
 526:	80 81       	ld	r24, Z
 528:	88 7f       	andi	r24, 0xF8	; 248
 52a:	80 83       	st	Z, r24
	// Prescaler de 1024 (Frecuencia PWM = 50Hz)
	TCCR1B |= (1<<CS11);
	//OCR1B =1010;
	//OCR1B =4990;*/
	
	ICR1 = periodo;   // TOP value para 50Hz
 52c:	10 93 87 00 	sts	0x0087, r17	; 0x800087 <__TEXT_REGION_LENGTH__+0x7f8087>
 530:	00 93 86 00 	sts	0x0086, r16	; 0x800086 <__TEXT_REGION_LENGTH__+0x7f8086>
	
	DDRB |= (1 << DDB2)|(1 << DDB3)|(1 << DDB1);  // Configura PB2 (OC1B) como salida
 534:	84 b1       	in	r24, 0x04	; 4
 536:	8e 60       	ori	r24, 0x0E	; 14
 538:	84 b9       	out	0x04, r24	; 4
 53a:	1f 91       	pop	r17
 53c:	0f 91       	pop	r16
 53e:	08 95       	ret

00000540 <__tablejump2__>:
 540:	ee 0f       	add	r30, r30
 542:	ff 1f       	adc	r31, r31
 544:	05 90       	lpm	r0, Z+
 546:	f4 91       	lpm	r31, Z
 548:	e0 2d       	mov	r30, r0
 54a:	09 94       	ijmp

0000054c <_exit>:
 54c:	f8 94       	cli

0000054e <__stop_program>:
 54e:	ff cf       	rjmp	.-2      	; 0x54e <__stop_program>
