# Reading pref.tcl
# //  Questa Sim-64
# //  Version 2021.3_1 linux_x86_64 Aug 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project Async
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.FIFO_tb
# vsim -voptargs="+acc" work.FIFO_tb 
# Start time: 14:56:46 on Jan 04,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'wr_q2_ptr'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/fifo_empty File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'rd_ptr'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/fifo_empty File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rd_addr'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/fifo_empty File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 18
add wave -position insertpoint sim:/FIFO_tb/fifo/*
run -all
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
quit -sim
# End time: 15:05:25 on Jan 04,2025, Elapsed time: 0:08:39
# Errors: 0, Warnings: 8
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.FIFO_tb
# vsim -voptargs="+acc" work.FIFO_tb 
# Start time: 15:07:01 on Jan 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'wr_q2_ptr'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/fifo_empty File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'rd_ptr'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/fifo_empty File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rd_addr'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/fifo_empty File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 18
add wave -position insertpoint sim:/FIFO_tb/fifo/*
run -all
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# Compile of FIFO_rd_empty.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'wr_q2_ptr'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/fifo_empty File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'rd_ptr'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/fifo_empty File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rd_addr'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/fifo_empty File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 18
run -all
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'wr_q2_ptr'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/fifo_empty File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'rd_ptr'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/fifo_empty File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rd_addr'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/fifo_empty File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 18
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
add wave -position insertpoint sim:/FIFO_tb/*
run -all
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'wr_q2_ptr'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/fifo_empty File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (4) for port 'rd_ptr'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/fifo_empty File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rd_addr'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/fifo_empty File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 18
# Error opening /u/satyajit/ECE571-F24/Asyc_FIFO/dut/(vsim-3015) [PCDPC] - Port size (2) does not match connection size 
# Path name '/u/satyajit/ECE571-F24/Asyc_FIFO/dut/(vsim-3015) [PCDPC] - Port size (2) does not match connection size ' doesn't exist.
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv failed with 4 errors.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 1 failed with 4 errors.
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
# 
# 
# $time, Data read, Mem[x] = x 
# 
# $time, Data written, Mem[x] = x 
# 
# $time, Mem[          0] = x 
#  
# $time, Mem[          1] = x 
#  
# $time, Mem[          2] = x 
#  
# $time, Mem[          3] = x 
#  
# $time, Mem[          4] = x 
#  
# $time, Mem[          5] = x 
#  
# $time, Mem[          6] = x 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[x] = x 
# 
# $time, Data written, Mem[x] = x 
# 
# $time, Mem[          0] = x 
#  
# $time, Mem[          1] = x 
#  
# $time, Mem[          2] = x 
#  
# $time, Mem[          3] = x 
#  
# $time, Mem[          4] = x 
#  
# $time, Mem[          5] = x 
#  
# $time, Mem[          6] = x 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[x] = x 
# 
# $time, Data written, Mem[x] = x 
# 
# $time, Mem[          0] = x 
#  
# $time, Mem[          1] = x 
#  
# $time, Mem[          2] = x 
#  
# $time, Mem[          3] = x 
#  
# $time, Mem[          4] = x 
#  
# $time, Mem[          5] = x 
#  
# $time, Mem[          6] = x 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[x] = x 
# 
# $time, Data written, Mem[x] = x 
# 
# $time, Mem[          0] = x 
#  
# $time, Mem[          1] = x 
#  
# $time, Mem[          2] = x 
#  
# $time, Mem[          3] = x 
#  
# $time, Mem[          4] = x 
#  
# $time, Mem[          5] = x 
#  
# $time, Mem[          6] = x 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[0] = x 
# 
# $time, Data written, Mem[0] = x 
# 
# $time, Mem[          0] = x 
#  
# $time, Mem[          1] = x 
#  
# $time, Mem[          2] = x 
#  
# $time, Mem[          3] = x 
#  
# $time, Mem[          4] = x 
#  
# $time, Mem[          5] = x 
#  
# $time, Mem[          6] = x 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[0] = 0 
# 
# $time, Data written, Mem[0] = 0 
# 
# $time, Mem[          0] = 0 
#  
# $time, Mem[          1] = x 
#  
# $time, Mem[          2] = x 
#  
# $time, Mem[          3] = x 
#  
# $time, Mem[          4] = x 
#  
# $time, Mem[          5] = x 
#  
# $time, Mem[          6] = x 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[0] = 0 
# 
# $time, Data written, Mem[0] = 0 
# 
# $time, Mem[          0] = 0 
#  
# $time, Mem[          1] = x 
#  
# $time, Mem[          2] = x 
#  
# $time, Mem[          3] = x 
#  
# $time, Mem[          4] = x 
#  
# $time, Mem[          5] = x 
#  
# $time, Mem[          6] = x 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[0] = 0 
# 
# $time, Data written, Mem[0] = 0 
# 
# $time, Mem[          0] = 0 
#  
# $time, Mem[          1] = x 
#  
# $time, Mem[          2] = x 
#  
# $time, Mem[          3] = x 
#  
# $time, Mem[          4] = x 
#  
# $time, Mem[          5] = x 
#  
# $time, Mem[          6] = x 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[0] = 0 
# 
# $time, Data written, Mem[0] = 0 
# 
# $time, Mem[          0] = 0 
#  
# $time, Mem[          1] = x 
#  
# $time, Mem[          2] = x 
#  
# $time, Mem[          3] = x 
#  
# $time, Mem[          4] = x 
#  
# $time, Mem[          5] = x 
#  
# $time, Mem[          6] = x 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[0] = 0 
# 
# $time, Data written, Mem[1] = x 
# 
# $time, Mem[          0] = 0 
#  
# $time, Mem[          1] = x 
#  
# $time, Mem[          2] = x 
#  
# $time, Mem[          3] = x 
#  
# $time, Mem[          4] = x 
#  
# $time, Mem[          5] = x 
#  
# $time, Mem[          6] = x 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[0] = 0 
# 
# $time, Data written, Mem[1] = 0 
# 
# $time, Mem[          0] = 0 
#  
# $time, Mem[          1] = 0 
#  
# $time, Mem[          2] = x 
#  
# $time, Mem[          3] = x 
#  
# $time, Mem[          4] = x 
#  
# $time, Mem[          5] = x 
#  
# $time, Mem[          6] = x 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[0] = 0 
# 
# $time, Data written, Mem[2] = x 
# 
# $time, Mem[          0] = 0 
#  
# $time, Mem[          1] = 38 
#  
# $time, Mem[          2] = x 
#  
# $time, Mem[          3] = x 
#  
# $time, Mem[          4] = x 
#  
# $time, Mem[          5] = x 
#  
# $time, Mem[          6] = x 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[0] = 0 
# 
# $time, Data written, Mem[2] = 38 
# 
# $time, Mem[          0] = 0 
#  
# $time, Mem[          1] = 38 
#  
# $time, Mem[          2] = 38 
#  
# $time, Mem[          3] = x 
#  
# $time, Mem[          4] = x 
#  
# $time, Mem[          5] = x 
#  
# $time, Mem[          6] = x 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[0] = 0 
# 
# $time, Data written, Mem[3] = x 
# 
# $time, Mem[          0] = 0 
#  
# $time, Mem[          1] = 38 
#  
# $time, Mem[          2] = 86 
#  
# $time, Mem[          3] = x 
#  
# $time, Mem[          4] = x 
#  
# $time, Mem[          5] = x 
#  
# $time, Mem[          6] = x 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[0] = 0 
# 
# $time, Data written, Mem[3] = 86 
# 
# $time, Mem[          0] = 0 
#  
# $time, Mem[          1] = 38 
#  
# $time, Mem[          2] = 86 
#  
# $time, Mem[          3] = 86 
#  
# $time, Mem[          4] = x 
#  
# $time, Mem[          5] = x 
#  
# $time, Mem[          6] = x 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[1] = 38 
# 
# $time, Data written, Mem[4] = x 
# 
# $time, Mem[          0] = 0 
#  
# $time, Mem[          1] = 38 
#  
# $time, Mem[          2] = 86 
#  
# $time, Mem[          3] = 5c 
#  
# $time, Mem[          4] = x 
#  
# $time, Mem[          5] = x 
#  
# $time, Mem[          6] = x 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[1] = 38 
# 
# $time, Data written, Mem[4] = 5c 
# 
# $time, Mem[          0] = 0 
#  
# $time, Mem[          1] = 38 
#  
# $time, Mem[          2] = 86 
#  
# $time, Mem[          3] = 5c 
#  
# $time, Mem[          4] = 5c 
#  
# $time, Mem[          5] = x 
#  
# $time, Mem[          6] = x 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[2] = 86 
# 
# $time, Data written, Mem[5] = x 
# 
# $time, Mem[          0] = 0 
#  
# $time, Mem[          1] = 38 
#  
# $time, Mem[          2] = 86 
#  
# $time, Mem[          3] = 5c 
#  
# $time, Mem[          4] = ce 
#  
# $time, Mem[          5] = x 
#  
# $time, Mem[          6] = x 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[2] = 86 
# 
# $time, Data written, Mem[5] = ce 
# 
# $time, Mem[          0] = 0 
#  
# $time, Mem[          1] = 38 
#  
# $time, Mem[          2] = 86 
#  
# $time, Mem[          3] = 5c 
#  
# $time, Mem[          4] = ce 
#  
# $time, Mem[          5] = ce 
#  
# $time, Mem[          6] = x 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[3] = 5c 
# 
# $time, Data written, Mem[6] = x 
# 
# $time, Mem[          0] = 0 
#  
# $time, Mem[          1] = 38 
#  
# $time, Mem[          2] = 86 
#  
# $time, Mem[          3] = 5c 
#  
# $time, Mem[          4] = ce 
#  
# $time, Mem[          5] = c7 
#  
# $time, Mem[          6] = x 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[3] = 5c 
# 
# $time, Data written, Mem[6] = c7 
# 
# $time, Mem[          0] = 0 
#  
# $time, Mem[          1] = 38 
#  
# $time, Mem[          2] = 86 
#  
# $time, Mem[          3] = 5c 
#  
# $time, Mem[          4] = ce 
#  
# $time, Mem[          5] = c7 
#  
# $time, Mem[          6] = c7 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[4] = ce 
# 
# $time, Data written, Mem[7] = x 
# 
# $time, Mem[          0] = 0 
#  
# $time, Mem[          1] = 38 
#  
# $time, Mem[          2] = 86 
#  
# $time, Mem[          3] = 5c 
#  
# $time, Mem[          4] = ce 
#  
# $time, Mem[          5] = c7 
#  
# $time, Mem[          6] = c6 
#  
# $time, Mem[          7] = x 
#  
# 
# 
# $time, Data read, Mem[4] = ce 
# 
# $time, Data written, Mem[7] = c6 
# 
# $time, Mem[          0] = 0 
#  
# $time, Mem[          1] = 38 
#  
# $time, Mem[          2] = 86 
#  
# $time, Mem[          3] = 5c 
#  
# $time, Mem[          4] = ce 
#  
# $time, Mem[          5] = c7 
#  
# $time, Mem[          6] = c6 
#  
# $time, Mem[          7] = c6 
#  
# 
# 
# $time, Data read, Mem[5] = c7 
# 
# $time, Data written, Mem[0] = 0 
# 
# $time, Mem[          0] = 0 
#  
# $time, Mem[          1] = 38 
#  
# $time, Mem[          2] = 86 
#  
# $time, Mem[          3] = 5c 
#  
# $time, Mem[          4] = ce 
#  
# $time, Mem[          5] = c7 
#  
# $time, Mem[          6] = c6 
#  
# $time, Mem[          7] = f3 
#  
# 
# 
# $time, Data read, Mem[5] = c7 
# 
# $time, Data written, Mem[0] = f3 
# 
# $time, Mem[          0] = f3 
#  
# $time, Mem[          1] = 38 
#  
# $time, Mem[          2] = 86 
#  
# $time, Mem[          3] = 5c 
#  
# $time, Mem[          4] = ce 
#  
# $time, Mem[          5] = c7 
#  
# $time, Mem[          6] = c6 
#  
# $time, Mem[          7] = f3 
#  
# 
# 
# $time, Data read, Mem[6] = c6 
# 
# $time, Data written, Mem[0] = f3 
# 
# $time, Mem[          0] = f3 
#  
# $time, Mem[          1] = 38 
#  
# $time, Mem[          2] = 86 
#  
# $time, Mem[          3] = 5c 
#  
# $time, Mem[          4] = ce 
#  
# $time, Mem[          5] = c7 
#  
# $time, Mem[          6] = c6 
#  
# $time, Mem[          7] = f3 
#  
# 
# 
# $time, Data read, Mem[6] = c6 
# 
# $time, Data written, Mem[0] = f3 
# 
# $time, Mem[          0] = f3 
#  
# $time, Mem[          1] = 38 
#  
# $time, Mem[          2] = 86 
#  
# $time, Mem[          3] = 5c 
#  
# $time, Mem[          4] = ce 
#  
# $time, Mem[          5] = c7 
#  
# $time, Mem[          6] = c6 
#  
# $time, Mem[          7] = f3 
#  
# 
# 
# $time, Data read, Mem[7] = f3 
# 
# $time, Data written, Mem[1] = 38 
# 
# $time, Mem[          0] = 5f 
#  
# $time, Mem[          1] = 38 
#  
# $time, Mem[          2] = 86 
#  
# $time, Mem[          3] = 5c 
#  
# $time, Mem[          4] = ce 
#  
# $time, Mem[          5] = c7 
#  
# $time, Mem[          6] = c6 
#  
# $time, Mem[          7] = f3 
#  
# 
# 
# $time, Data read, Mem[7] = f3 
# 
# $time, Data written, Mem[1] = 5f 
# 
# $time, Mem[          0] = 5f 
#  
# $time, Mem[          1] = 5f 
#  
# $time, Mem[          2] = 86 
#  
# $time, Mem[          3] = 5c 
#  
# $time, Mem[          4] = ce 
#  
# $time, Mem[          5] = c7 
#  
# $time, Mem[          6] = c6 
#  
# $time, Mem[          7] = f3 
#  
# 
# 
# $time, Data read, Mem[7] = f3 
# 
# $time, Data written, Mem[2] = 86 
# 
# $time, Mem[          0] = 5f 
#  
# $time, Mem[          1] = 47 
#  
# $time, Mem[          2] = 86 
#  
# $time, Mem[          3] = 5c 
#  
# $time, Mem[          4] = ce 
#  
# $time, Mem[          5] = c7 
#  
# $time, Mem[          6] = c6 
#  
# $time, Mem[          7] = f3 
#  
# 
# 
# $time, Data read, Mem[7] = f3 
# 
# $time, Data written, Mem[3] = 5c 
# 
# $time, Mem[          0] = 5f 
#  
# $time, Mem[          1] = 47 
#  
# $time, Mem[          2] = 89 
#  
# $time, Mem[          3] = 5c 
#  
# $time, Mem[          4] = ce 
#  
# $time, Mem[          5] = c7 
#  
# $time, Mem[          6] = c6 
#  
# $time, Mem[          7] = f3 
#  
# 
# 
# $time, Data read, Mem[7] = f3 
# 
# $time, Data written, Mem[4] = ce 
# 
# $time, Mem[          0] = 5f 
#  
# $time, Mem[          1] = 47 
#  
# $time, Mem[          2] = 89 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = ce 
#  
# $time, Mem[          5] = c7 
#  
# $time, Mem[          6] = c6 
#  
# $time, Mem[          7] = f3 
#  
# 
# 
# $time, Data read, Mem[7] = f3 
# 
# $time, Data written, Mem[5] = c7 
# 
# $time, Mem[          0] = 5f 
#  
# $time, Mem[          1] = 47 
#  
# $time, Mem[          2] = 89 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = c7 
#  
# $time, Mem[          6] = c6 
#  
# $time, Mem[          7] = f3 
#  
# 
# 
# $time, Data read, Mem[7] = f3 
# 
# $time, Data written, Mem[6] = c6 
# 
# $time, Mem[          0] = 5f 
#  
# $time, Mem[          1] = 47 
#  
# $time, Mem[          2] = 89 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = c6 
#  
# $time, Mem[          7] = f3 
#  
# 
# 
# $time, Data read, Mem[7] = f3 
# 
# $time, Data written, Mem[7] = f3 
# 
# $time, Mem[          0] = 5f 
#  
# $time, Mem[          1] = 47 
#  
# $time, Mem[          2] = 89 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = f3 
#  
# 
# 
# $time, Data read, Mem[7] = 6e 
# 
# $time, Data written, Mem[0] = 5f 
# 
# $time, Mem[          0] = 5f 
#  
# $time, Mem[          1] = 47 
#  
# $time, Mem[          2] = 89 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[7] = 6e 
# 
# $time, Data written, Mem[1] = 47 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = 47 
#  
# $time, Mem[          2] = 89 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[7] = 6e 
# 
# $time, Data written, Mem[1] = 47 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = 47 
#  
# $time, Mem[          2] = 89 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[7] = 6e 
# 
# $time, Data written, Mem[1] = 47 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = 47 
#  
# $time, Mem[          2] = 89 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[0] = 8f 
# 
# $time, Data written, Mem[2] = 89 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = 89 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[0] = 8f 
# 
# $time, Data written, Mem[2] = e3 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = e3 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[1] = e3 
# 
# $time, Data written, Mem[2] = e3 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = e3 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[1] = e3 
# 
# $time, Data written, Mem[2] = e3 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = e3 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[2] = e3 
# 
# $time, Data written, Mem[2] = e3 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = e3 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[2] = e3 
# 
# $time, Data written, Mem[2] = e3 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = e3 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[3] = 7e 
# 
# $time, Data written, Mem[2] = e3 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = e3 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[3] = 7e 
# 
# $time, Data written, Mem[2] = e3 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = e3 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[4] = 45 
# 
# $time, Data written, Mem[2] = e3 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = e3 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[4] = 45 
# 
# $time, Data written, Mem[2] = e3 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = e3 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[5] = 5d 
# 
# $time, Data written, Mem[2] = e3 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = e3 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[5] = 5d 
# 
# $time, Data written, Mem[2] = e3 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = e3 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[6] = 91 
# 
# $time, Data written, Mem[2] = e3 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = e3 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[6] = 91 
# 
# $time, Data written, Mem[2] = e3 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = e3 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[7] = 6e 
# 
# $time, Data written, Mem[2] = e3 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = e3 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[7] = 6e 
# 
# $time, Data written, Mem[2] = e3 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = e3 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[0] = 8f 
# 
# $time, Data written, Mem[2] = e3 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = e3 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[0] = 8f 
# 
# $time, Data written, Mem[2] = e3 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = e3 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[1] = e3 
# 
# $time, Data written, Mem[2] = e3 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = e3 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[1] = e3 
# 
# $time, Data written, Mem[2] = e3 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = e3 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[2] = e3 
# 
# $time, Data written, Mem[2] = e3 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = e3 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# 
# 
# $time, Data read, Mem[2] = e3 
# 
# $time, Data written, Mem[2] = e3 
# 
# $time, Mem[          0] = 8f 
#  
# $time, Mem[          1] = e3 
#  
# $time, Mem[          2] = e3 
#  
# $time, Mem[          3] = 7e 
#  
# $time, Mem[          4] = 45 
#  
# $time, Mem[          5] = 5d 
#  
# $time, Mem[          6] = 91 
#  
# $time, Mem[          7] = 6e 
#  
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv failed with 3 errors.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 1 failed with 3 errors.
# Compile of fifo_memory.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
#                 5000
# 
# Data read, Mem[x] = x 
# 
#                 5000Data written, Mem[x] = x 
# 
#                 5000Mem[0] = x 
#  
#                 5000Mem[1] = x 
#  
#                 5000Mem[2] = x 
#  
#                 5000Mem[3] = x 
#  
#                 5000Mem[4] = x 
#  
#                 5000Mem[5] = x 
#  
#                 5000Mem[6] = x 
#  
#                 5000Mem[7] = x 
#  
#                15000
# 
# Data read, Mem[x] = x 
# 
#                15000Data written, Mem[x] = x 
# 
#                15000Mem[0] = x 
#  
#                15000Mem[1] = x 
#  
#                15000Mem[2] = x 
#  
#                15000Mem[3] = x 
#  
#                15000Mem[4] = x 
#  
#                15000Mem[5] = x 
#  
#                15000Mem[6] = x 
#  
#                15000Mem[7] = x 
#  
#                25000
# 
# Data read, Mem[x] = x 
# 
#                25000Data written, Mem[x] = x 
# 
#                25000Mem[0] = x 
#  
#                25000Mem[1] = x 
#  
#                25000Mem[2] = x 
#  
#                25000Mem[3] = x 
#  
#                25000Mem[4] = x 
#  
#                25000Mem[5] = x 
#  
#                25000Mem[6] = x 
#  
#                25000Mem[7] = x 
#  
#                35000
# 
# Data read, Mem[x] = x 
# 
#                35000Data written, Mem[x] = x 
# 
#                35000Mem[0] = x 
#  
#                35000Mem[1] = x 
#  
#                35000Mem[2] = x 
#  
#                35000Mem[3] = x 
#  
#                35000Mem[4] = x 
#  
#                35000Mem[5] = x 
#  
#                35000Mem[6] = x 
#  
#                35000Mem[7] = x 
#  
#                45000
# 
# Data read, Mem[0] = x 
# 
#                45000Data written, Mem[0] = x 
# 
#                45000Mem[0] = x 
#  
#                45000Mem[1] = x 
#  
#                45000Mem[2] = x 
#  
#                45000Mem[3] = x 
#  
#                45000Mem[4] = x 
#  
#                45000Mem[5] = x 
#  
#                45000Mem[6] = x 
#  
#                45000Mem[7] = x 
#  
#                55000
# 
# Data read, Mem[0] = 0 
# 
#                55000Data written, Mem[0] = 0 
# 
#                55000Mem[0] = 0 
#  
#                55000Mem[1] = x 
#  
#                55000Mem[2] = x 
#  
#                55000Mem[3] = x 
#  
#                55000Mem[4] = x 
#  
#                55000Mem[5] = x 
#  
#                55000Mem[6] = x 
#  
#                55000Mem[7] = x 
#  
#                65000
# 
# Data read, Mem[0] = 0 
# 
#                65000Data written, Mem[0] = 0 
# 
#                65000Mem[0] = 0 
#  
#                65000Mem[1] = x 
#  
#                65000Mem[2] = x 
#  
#                65000Mem[3] = x 
#  
#                65000Mem[4] = x 
#  
#                65000Mem[5] = x 
#  
#                65000Mem[6] = x 
#  
#                65000Mem[7] = x 
#  
#                75000
# 
# Data read, Mem[0] = 0 
# 
#                75000Data written, Mem[0] = 0 
# 
#                75000Mem[0] = 0 
#  
#                75000Mem[1] = x 
#  
#                75000Mem[2] = x 
#  
#                75000Mem[3] = x 
#  
#                75000Mem[4] = x 
#  
#                75000Mem[5] = x 
#  
#                75000Mem[6] = x 
#  
#                75000Mem[7] = x 
#  
#                85000
# 
# Data read, Mem[0] = 0 
# 
#                85000Data written, Mem[0] = 0 
# 
#                85000Mem[0] = 0 
#  
#                85000Mem[1] = x 
#  
#                85000Mem[2] = x 
#  
#                85000Mem[3] = x 
#  
#                85000Mem[4] = x 
#  
#                85000Mem[5] = x 
#  
#                85000Mem[6] = x 
#  
#                85000Mem[7] = x 
#  
#                95000
# 
# Data read, Mem[0] = 0 
# 
#                95000Data written, Mem[1] = x 
# 
#                95000Mem[0] = 0 
#  
#                95000Mem[1] = x 
#  
#                95000Mem[2] = x 
#  
#                95000Mem[3] = x 
#  
#                95000Mem[4] = x 
#  
#                95000Mem[5] = x 
#  
#                95000Mem[6] = x 
#  
#                95000Mem[7] = x 
#  
#               105000
# 
# Data read, Mem[0] = 0 
# 
#               105000Data written, Mem[1] = 0 
# 
#               105000Mem[0] = 0 
#  
#               105000Mem[1] = 0 
#  
#               105000Mem[2] = x 
#  
#               105000Mem[3] = x 
#  
#               105000Mem[4] = x 
#  
#               105000Mem[5] = x 
#  
#               105000Mem[6] = x 
#  
#               105000Mem[7] = x 
#  
#               115000
# 
# Data read, Mem[0] = 0 
# 
#               115000Data written, Mem[2] = x 
# 
#               115000Mem[0] = 0 
#  
#               115000Mem[1] = 38 
#  
#               115000Mem[2] = x 
#  
#               115000Mem[3] = x 
#  
#               115000Mem[4] = x 
#  
#               115000Mem[5] = x 
#  
#               115000Mem[6] = x 
#  
#               115000Mem[7] = x 
#  
#               125000
# 
# Data read, Mem[0] = 0 
# 
#               125000Data written, Mem[2] = 38 
# 
#               125000Mem[0] = 0 
#  
#               125000Mem[1] = 38 
#  
#               125000Mem[2] = 38 
#  
#               125000Mem[3] = x 
#  
#               125000Mem[4] = x 
#  
#               125000Mem[5] = x 
#  
#               125000Mem[6] = x 
#  
#               125000Mem[7] = x 
#  
#               135000
# 
# Data read, Mem[0] = 0 
# 
#               135000Data written, Mem[3] = x 
# 
#               135000Mem[0] = 0 
#  
#               135000Mem[1] = 38 
#  
#               135000Mem[2] = 86 
#  
#               135000Mem[3] = x 
#  
#               135000Mem[4] = x 
#  
#               135000Mem[5] = x 
#  
#               135000Mem[6] = x 
#  
#               135000Mem[7] = x 
#  
#               145000
# 
# Data read, Mem[0] = 0 
# 
#               145000Data written, Mem[3] = 86 
# 
#               145000Mem[0] = 0 
#  
#               145000Mem[1] = 38 
#  
#               145000Mem[2] = 86 
#  
#               145000Mem[3] = 86 
#  
#               145000Mem[4] = x 
#  
#               145000Mem[5] = x 
#  
#               145000Mem[6] = x 
#  
#               145000Mem[7] = x 
#  
#               155000
# 
# Data read, Mem[1] = 38 
# 
#               155000Data written, Mem[4] = x 
# 
#               155000Mem[0] = 0 
#  
#               155000Mem[1] = 38 
#  
#               155000Mem[2] = 86 
#  
#               155000Mem[3] = 5c 
#  
#               155000Mem[4] = x 
#  
#               155000Mem[5] = x 
#  
#               155000Mem[6] = x 
#  
#               155000Mem[7] = x 
#  
#               165000
# 
# Data read, Mem[1] = 38 
# 
#               165000Data written, Mem[4] = 5c 
# 
#               165000Mem[0] = 0 
#  
#               165000Mem[1] = 38 
#  
#               165000Mem[2] = 86 
#  
#               165000Mem[3] = 5c 
#  
#               165000Mem[4] = 5c 
#  
#               165000Mem[5] = x 
#  
#               165000Mem[6] = x 
#  
#               165000Mem[7] = x 
#  
#               175000
# 
# Data read, Mem[2] = 86 
# 
#               175000Data written, Mem[5] = x 
# 
#               175000Mem[0] = 0 
#  
#               175000Mem[1] = 38 
#  
#               175000Mem[2] = 86 
#  
#               175000Mem[3] = 5c 
#  
#               175000Mem[4] = ce 
#  
#               175000Mem[5] = x 
#  
#               175000Mem[6] = x 
#  
#               175000Mem[7] = x 
#  
#               185000
# 
# Data read, Mem[2] = 86 
# 
#               185000Data written, Mem[5] = ce 
# 
#               185000Mem[0] = 0 
#  
#               185000Mem[1] = 38 
#  
#               185000Mem[2] = 86 
#  
#               185000Mem[3] = 5c 
#  
#               185000Mem[4] = ce 
#  
#               185000Mem[5] = ce 
#  
#               185000Mem[6] = x 
#  
#               185000Mem[7] = x 
#  
#               195000
# 
# Data read, Mem[3] = 5c 
# 
#               195000Data written, Mem[6] = x 
# 
#               195000Mem[0] = 0 
#  
#               195000Mem[1] = 38 
#  
#               195000Mem[2] = 86 
#  
#               195000Mem[3] = 5c 
#  
#               195000Mem[4] = ce 
#  
#               195000Mem[5] = c7 
#  
#               195000Mem[6] = x 
#  
#               195000Mem[7] = x 
#  
#               205000
# 
# Data read, Mem[3] = 5c 
# 
#               205000Data written, Mem[6] = c7 
# 
#               205000Mem[0] = 0 
#  
#               205000Mem[1] = 38 
#  
#               205000Mem[2] = 86 
#  
#               205000Mem[3] = 5c 
#  
#               205000Mem[4] = ce 
#  
#               205000Mem[5] = c7 
#  
#               205000Mem[6] = c7 
#  
#               205000Mem[7] = x 
#  
#               215000
# 
# Data read, Mem[4] = ce 
# 
#               215000Data written, Mem[7] = x 
# 
#               215000Mem[0] = 0 
#  
#               215000Mem[1] = 38 
#  
#               215000Mem[2] = 86 
#  
#               215000Mem[3] = 5c 
#  
#               215000Mem[4] = ce 
#  
#               215000Mem[5] = c7 
#  
#               215000Mem[6] = c6 
#  
#               215000Mem[7] = x 
#  
#               225000
# 
# Data read, Mem[4] = ce 
# 
#               225000Data written, Mem[7] = c6 
# 
#               225000Mem[0] = 0 
#  
#               225000Mem[1] = 38 
#  
#               225000Mem[2] = 86 
#  
#               225000Mem[3] = 5c 
#  
#               225000Mem[4] = ce 
#  
#               225000Mem[5] = c7 
#  
#               225000Mem[6] = c6 
#  
#               225000Mem[7] = c6 
#  
#               235000
# 
# Data read, Mem[5] = c7 
# 
#               235000Data written, Mem[0] = 0 
# 
#               235000Mem[0] = 0 
#  
#               235000Mem[1] = 38 
#  
#               235000Mem[2] = 86 
#  
#               235000Mem[3] = 5c 
#  
#               235000Mem[4] = ce 
#  
#               235000Mem[5] = c7 
#  
#               235000Mem[6] = c6 
#  
#               235000Mem[7] = f3 
#  
#               245000
# 
# Data read, Mem[5] = c7 
# 
#               245000Data written, Mem[0] = f3 
# 
#               245000Mem[0] = f3 
#  
#               245000Mem[1] = 38 
#  
#               245000Mem[2] = 86 
#  
#               245000Mem[3] = 5c 
#  
#               245000Mem[4] = ce 
#  
#               245000Mem[5] = c7 
#  
#               245000Mem[6] = c6 
#  
#               245000Mem[7] = f3 
#  
#               255000
# 
# Data read, Mem[6] = c6 
# 
#               255000Data written, Mem[0] = f3 
# 
#               255000Mem[0] = f3 
#  
#               255000Mem[1] = 38 
#  
#               255000Mem[2] = 86 
#  
#               255000Mem[3] = 5c 
#  
#               255000Mem[4] = ce 
#  
#               255000Mem[5] = c7 
#  
#               255000Mem[6] = c6 
#  
#               255000Mem[7] = f3 
#  
#               265000
# 
# Data read, Mem[6] = c6 
# 
#               265000Data written, Mem[0] = f3 
# 
#               265000Mem[0] = f3 
#  
#               265000Mem[1] = 38 
#  
#               265000Mem[2] = 86 
#  
#               265000Mem[3] = 5c 
#  
#               265000Mem[4] = ce 
#  
#               265000Mem[5] = c7 
#  
#               265000Mem[6] = c6 
#  
#               265000Mem[7] = f3 
#  
#               275000
# 
# Data read, Mem[7] = f3 
# 
#               275000Data written, Mem[1] = 38 
# 
#               275000Mem[0] = 5f 
#  
#               275000Mem[1] = 38 
#  
#               275000Mem[2] = 86 
#  
#               275000Mem[3] = 5c 
#  
#               275000Mem[4] = ce 
#  
#               275000Mem[5] = c7 
#  
#               275000Mem[6] = c6 
#  
#               275000Mem[7] = f3 
#  
#               285000
# 
# Data read, Mem[7] = f3 
# 
#               285000Data written, Mem[1] = 5f 
# 
#               285000Mem[0] = 5f 
#  
#               285000Mem[1] = 5f 
#  
#               285000Mem[2] = 86 
#  
#               285000Mem[3] = 5c 
#  
#               285000Mem[4] = ce 
#  
#               285000Mem[5] = c7 
#  
#               285000Mem[6] = c6 
#  
#               285000Mem[7] = f3 
#  
#               295000
# 
# Data read, Mem[7] = f3 
# 
#               295000Data written, Mem[2] = 86 
# 
#               295000Mem[0] = 5f 
#  
#               295000Mem[1] = 47 
#  
#               295000Mem[2] = 86 
#  
#               295000Mem[3] = 5c 
#  
#               295000Mem[4] = ce 
#  
#               295000Mem[5] = c7 
#  
#               295000Mem[6] = c6 
#  
#               295000Mem[7] = f3 
#  
#               305000
# 
# Data read, Mem[7] = f3 
# 
#               305000Data written, Mem[3] = 5c 
# 
#               305000Mem[0] = 5f 
#  
#               305000Mem[1] = 47 
#  
#               305000Mem[2] = 89 
#  
#               305000Mem[3] = 5c 
#  
#               305000Mem[4] = ce 
#  
#               305000Mem[5] = c7 
#  
#               305000Mem[6] = c6 
#  
#               305000Mem[7] = f3 
#  
#               315000
# 
# Data read, Mem[7] = f3 
# 
#               315000Data written, Mem[4] = ce 
# 
#               315000Mem[0] = 5f 
#  
#               315000Mem[1] = 47 
#  
#               315000Mem[2] = 89 
#  
#               315000Mem[3] = 7e 
#  
#               315000Mem[4] = ce 
#  
#               315000Mem[5] = c7 
#  
#               315000Mem[6] = c6 
#  
#               315000Mem[7] = f3 
#  
#               325000
# 
# Data read, Mem[7] = f3 
# 
#               325000Data written, Mem[5] = c7 
# 
#               325000Mem[0] = 5f 
#  
#               325000Mem[1] = 47 
#  
#               325000Mem[2] = 89 
#  
#               325000Mem[3] = 7e 
#  
#               325000Mem[4] = 45 
#  
#               325000Mem[5] = c7 
#  
#               325000Mem[6] = c6 
#  
#               325000Mem[7] = f3 
#  
#               335000
# 
# Data read, Mem[7] = f3 
# 
#               335000Data written, Mem[6] = c6 
# 
#               335000Mem[0] = 5f 
#  
#               335000Mem[1] = 47 
#  
#               335000Mem[2] = 89 
#  
#               335000Mem[3] = 7e 
#  
#               335000Mem[4] = 45 
#  
#               335000Mem[5] = 5d 
#  
#               335000Mem[6] = c6 
#  
#               335000Mem[7] = f3 
#  
#               345000
# 
# Data read, Mem[7] = f3 
# 
#               345000Data written, Mem[7] = f3 
# 
#               345000Mem[0] = 5f 
#  
#               345000Mem[1] = 47 
#  
#               345000Mem[2] = 89 
#  
#               345000Mem[3] = 7e 
#  
#               345000Mem[4] = 45 
#  
#               345000Mem[5] = 5d 
#  
#               345000Mem[6] = 91 
#  
#               345000Mem[7] = f3 
#  
#               355000
# 
# Data read, Mem[7] = 6e 
# 
#               355000Data written, Mem[0] = 5f 
# 
#               355000Mem[0] = 5f 
#  
#               355000Mem[1] = 47 
#  
#               355000Mem[2] = 89 
#  
#               355000Mem[3] = 7e 
#  
#               355000Mem[4] = 45 
#  
#               355000Mem[5] = 5d 
#  
#               355000Mem[6] = 91 
#  
#               355000Mem[7] = 6e 
#  
#               365000
# 
# Data read, Mem[7] = 6e 
# 
#               365000Data written, Mem[1] = 47 
# 
#               365000Mem[0] = 8f 
#  
#               365000Mem[1] = 47 
#  
#               365000Mem[2] = 89 
#  
#               365000Mem[3] = 7e 
#  
#               365000Mem[4] = 45 
#  
#               365000Mem[5] = 5d 
#  
#               365000Mem[6] = 91 
#  
#               365000Mem[7] = 6e 
#  
#               375000
# 
# Data read, Mem[7] = 6e 
# 
#               375000Data written, Mem[1] = 47 
# 
#               375000Mem[0] = 8f 
#  
#               375000Mem[1] = 47 
#  
#               375000Mem[2] = 89 
#  
#               375000Mem[3] = 7e 
#  
#               375000Mem[4] = 45 
#  
#               375000Mem[5] = 5d 
#  
#               375000Mem[6] = 91 
#  
#               375000Mem[7] = 6e 
#  
#               385000
# 
# Data read, Mem[7] = 6e 
# 
#               385000Data written, Mem[1] = 47 
# 
#               385000Mem[0] = 8f 
#  
#               385000Mem[1] = 47 
#  
#               385000Mem[2] = 89 
#  
#               385000Mem[3] = 7e 
#  
#               385000Mem[4] = 45 
#  
#               385000Mem[5] = 5d 
#  
#               385000Mem[6] = 91 
#  
#               385000Mem[7] = 6e 
#  
#               395000
# 
# Data read, Mem[0] = 8f 
# 
#               395000Data written, Mem[2] = 89 
# 
#               395000Mem[0] = 8f 
#  
#               395000Mem[1] = e3 
#  
#               395000Mem[2] = 89 
#  
#               395000Mem[3] = 7e 
#  
#               395000Mem[4] = 45 
#  
#               395000Mem[5] = 5d 
#  
#               395000Mem[6] = 91 
#  
#               395000Mem[7] = 6e 
#  
#               405000
# 
# Data read, Mem[0] = 8f 
# 
#               405000Data written, Mem[2] = e3 
# 
#               405000Mem[0] = 8f 
#  
#               405000Mem[1] = e3 
#  
#               405000Mem[2] = e3 
#  
#               405000Mem[3] = 7e 
#  
#               405000Mem[4] = 45 
#  
#               405000Mem[5] = 5d 
#  
#               405000Mem[6] = 91 
#  
#               405000Mem[7] = 6e 
#  
#               415000
# 
# Data read, Mem[1] = e3 
# 
#               415000Data written, Mem[2] = e3 
# 
#               415000Mem[0] = 8f 
#  
#               415000Mem[1] = e3 
#  
#               415000Mem[2] = e3 
#  
#               415000Mem[3] = 7e 
#  
#               415000Mem[4] = 45 
#  
#               415000Mem[5] = 5d 
#  
#               415000Mem[6] = 91 
#  
#               415000Mem[7] = 6e 
#  
#               425000
# 
# Data read, Mem[1] = e3 
# 
#               425000Data written, Mem[2] = e3 
# 
#               425000Mem[0] = 8f 
#  
#               425000Mem[1] = e3 
#  
#               425000Mem[2] = e3 
#  
#               425000Mem[3] = 7e 
#  
#               425000Mem[4] = 45 
#  
#               425000Mem[5] = 5d 
#  
#               425000Mem[6] = 91 
#  
#               425000Mem[7] = 6e 
#  
#               435000
# 
# Data read, Mem[2] = e3 
# 
#               435000Data written, Mem[2] = e3 
# 
#               435000Mem[0] = 8f 
#  
#               435000Mem[1] = e3 
#  
#               435000Mem[2] = e3 
#  
#               435000Mem[3] = 7e 
#  
#               435000Mem[4] = 45 
#  
#               435000Mem[5] = 5d 
#  
#               435000Mem[6] = 91 
#  
#               435000Mem[7] = 6e 
#  
#               445000
# 
# Data read, Mem[2] = e3 
# 
#               445000Data written, Mem[2] = e3 
# 
#               445000Mem[0] = 8f 
#  
#               445000Mem[1] = e3 
#  
#               445000Mem[2] = e3 
#  
#               445000Mem[3] = 7e 
#  
#               445000Mem[4] = 45 
#  
#               445000Mem[5] = 5d 
#  
#               445000Mem[6] = 91 
#  
#               445000Mem[7] = 6e 
#  
#               455000
# 
# Data read, Mem[3] = 7e 
# 
#               455000Data written, Mem[2] = e3 
# 
#               455000Mem[0] = 8f 
#  
#               455000Mem[1] = e3 
#  
#               455000Mem[2] = e3 
#  
#               455000Mem[3] = 7e 
#  
#               455000Mem[4] = 45 
#  
#               455000Mem[5] = 5d 
#  
#               455000Mem[6] = 91 
#  
#               455000Mem[7] = 6e 
#  
#               465000
# 
# Data read, Mem[3] = 7e 
# 
#               465000Data written, Mem[2] = e3 
# 
#               465000Mem[0] = 8f 
#  
#               465000Mem[1] = e3 
#  
#               465000Mem[2] = e3 
#  
#               465000Mem[3] = 7e 
#  
#               465000Mem[4] = 45 
#  
#               465000Mem[5] = 5d 
#  
#               465000Mem[6] = 91 
#  
#               465000Mem[7] = 6e 
#  
#               475000
# 
# Data read, Mem[4] = 45 
# 
#               475000Data written, Mem[2] = e3 
# 
#               475000Mem[0] = 8f 
#  
#               475000Mem[1] = e3 
#  
#               475000Mem[2] = e3 
#  
#               475000Mem[3] = 7e 
#  
#               475000Mem[4] = 45 
#  
#               475000Mem[5] = 5d 
#  
#               475000Mem[6] = 91 
#  
#               475000Mem[7] = 6e 
#  
#               485000
# 
# Data read, Mem[4] = 45 
# 
#               485000Data written, Mem[2] = e3 
# 
#               485000Mem[0] = 8f 
#  
#               485000Mem[1] = e3 
#  
#               485000Mem[2] = e3 
#  
#               485000Mem[3] = 7e 
#  
#               485000Mem[4] = 45 
#  
#               485000Mem[5] = 5d 
#  
#               485000Mem[6] = 91 
#  
#               485000Mem[7] = 6e 
#  
#               495000
# 
# Data read, Mem[5] = 5d 
# 
#               495000Data written, Mem[2] = e3 
# 
#               495000Mem[0] = 8f 
#  
#               495000Mem[1] = e3 
#  
#               495000Mem[2] = e3 
#  
#               495000Mem[3] = 7e 
#  
#               495000Mem[4] = 45 
#  
#               495000Mem[5] = 5d 
#  
#               495000Mem[6] = 91 
#  
#               495000Mem[7] = 6e 
#  
#               505000
# 
# Data read, Mem[5] = 5d 
# 
#               505000Data written, Mem[2] = e3 
# 
#               505000Mem[0] = 8f 
#  
#               505000Mem[1] = e3 
#  
#               505000Mem[2] = e3 
#  
#               505000Mem[3] = 7e 
#  
#               505000Mem[4] = 45 
#  
#               505000Mem[5] = 5d 
#  
#               505000Mem[6] = 91 
#  
#               505000Mem[7] = 6e 
#  
#               515000
# 
# Data read, Mem[6] = 91 
# 
#               515000Data written, Mem[2] = e3 
# 
#               515000Mem[0] = 8f 
#  
#               515000Mem[1] = e3 
#  
#               515000Mem[2] = e3 
#  
#               515000Mem[3] = 7e 
#  
#               515000Mem[4] = 45 
#  
#               515000Mem[5] = 5d 
#  
#               515000Mem[6] = 91 
#  
#               515000Mem[7] = 6e 
#  
#               525000
# 
# Data read, Mem[6] = 91 
# 
#               525000Data written, Mem[2] = e3 
# 
#               525000Mem[0] = 8f 
#  
#               525000Mem[1] = e3 
#  
#               525000Mem[2] = e3 
#  
#               525000Mem[3] = 7e 
#  
#               525000Mem[4] = 45 
#  
#               525000Mem[5] = 5d 
#  
#               525000Mem[6] = 91 
#  
#               525000Mem[7] = 6e 
#  
#               535000
# 
# Data read, Mem[7] = 6e 
# 
#               535000Data written, Mem[2] = e3 
# 
#               535000Mem[0] = 8f 
#  
#               535000Mem[1] = e3 
#  
#               535000Mem[2] = e3 
#  
#               535000Mem[3] = 7e 
#  
#               535000Mem[4] = 45 
#  
#               535000Mem[5] = 5d 
#  
#               535000Mem[6] = 91 
#  
#               535000Mem[7] = 6e 
#  
#               545000
# 
# Data read, Mem[7] = 6e 
# 
#               545000Data written, Mem[2] = e3 
# 
#               545000Mem[0] = 8f 
#  
#               545000Mem[1] = e3 
#  
#               545000Mem[2] = e3 
#  
#               545000Mem[3] = 7e 
#  
#               545000Mem[4] = 45 
#  
#               545000Mem[5] = 5d 
#  
#               545000Mem[6] = 91 
#  
#               545000Mem[7] = 6e 
#  
#               555000
# 
# Data read, Mem[0] = 8f 
# 
#               555000Data written, Mem[2] = e3 
# 
#               555000Mem[0] = 8f 
#  
#               555000Mem[1] = e3 
#  
#               555000Mem[2] = e3 
#  
#               555000Mem[3] = 7e 
#  
#               555000Mem[4] = 45 
#  
#               555000Mem[5] = 5d 
#  
#               555000Mem[6] = 91 
#  
#               555000Mem[7] = 6e 
#  
#               565000
# 
# Data read, Mem[0] = 8f 
# 
#               565000Data written, Mem[2] = e3 
# 
#               565000Mem[0] = 8f 
#  
#               565000Mem[1] = e3 
#  
#               565000Mem[2] = e3 
#  
#               565000Mem[3] = 7e 
#  
#               565000Mem[4] = 45 
#  
#               565000Mem[5] = 5d 
#  
#               565000Mem[6] = 91 
#  
#               565000Mem[7] = 6e 
#  
#               575000
# 
# Data read, Mem[1] = e3 
# 
#               575000Data written, Mem[2] = e3 
# 
#               575000Mem[0] = 8f 
#  
#               575000Mem[1] = e3 
#  
#               575000Mem[2] = e3 
#  
#               575000Mem[3] = 7e 
#  
#               575000Mem[4] = 45 
#  
#               575000Mem[5] = 5d 
#  
#               575000Mem[6] = 91 
#  
#               575000Mem[7] = 6e 
#  
#               585000
# 
# Data read, Mem[1] = e3 
# 
#               585000Data written, Mem[2] = e3 
# 
#               585000Mem[0] = 8f 
#  
#               585000Mem[1] = e3 
#  
#               585000Mem[2] = e3 
#  
#               585000Mem[3] = 7e 
#  
#               585000Mem[4] = 45 
#  
#               585000Mem[5] = 5d 
#  
#               585000Mem[6] = 91 
#  
#               585000Mem[7] = 6e 
#  
#               595000
# 
# Data read, Mem[2] = e3 
# 
#               595000Data written, Mem[2] = e3 
# 
#               595000Mem[0] = 8f 
#  
#               595000Mem[1] = e3 
#  
#               595000Mem[2] = e3 
#  
#               595000Mem[3] = 7e 
#  
#               595000Mem[4] = 45 
#  
#               595000Mem[5] = 5d 
#  
#               595000Mem[6] = 91 
#  
#               595000Mem[7] = 6e 
#  
#               605000
# 
# Data read, Mem[2] = e3 
# 
#               605000Data written, Mem[2] = e3 
# 
#               605000Mem[0] = 8f 
#  
#               605000Mem[1] = e3 
#  
#               605000Mem[2] = e3 
#  
#               605000Mem[3] = 7e 
#  
#               605000Mem[4] = 45 
#  
#               605000Mem[5] = 5d 
#  
#               605000Mem[6] = 91 
#  
#               605000Mem[7] = 6e 
#  
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# Causality operation skipped due to absence of debug database file
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
#                 5000
# 
# Data read, Mem[x] = x 
# 
#                 5000Data written, Mem[x] = x 
# 
#                 5000Mem[0] = x 
#  
#                 5000Mem[1] = x 
#  
#                 5000Mem[2] = x 
#  
#                 5000Mem[3] = x 
#  
#                 5000Mem[4] = x 
#  
#                 5000Mem[5] = x 
#  
#                 5000Mem[6] = x 
#  
#                 5000Mem[7] = x 
#  
#                15000
# 
# Data read, Mem[x] = x 
# 
#                15000Data written, Mem[x] = x 
# 
#                15000Mem[0] = x 
#  
#                15000Mem[1] = x 
#  
#                15000Mem[2] = x 
#  
#                15000Mem[3] = x 
#  
#                15000Mem[4] = x 
#  
#                15000Mem[5] = x 
#  
#                15000Mem[6] = x 
#  
#                15000Mem[7] = x 
#  
#                25000
# 
# Data read, Mem[x] = x 
# 
#                25000Data written, Mem[x] = x 
# 
#                25000Mem[0] = x 
#  
#                25000Mem[1] = x 
#  
#                25000Mem[2] = x 
#  
#                25000Mem[3] = x 
#  
#                25000Mem[4] = x 
#  
#                25000Mem[5] = x 
#  
#                25000Mem[6] = x 
#  
#                25000Mem[7] = x 
#  
#                35000
# 
# Data read, Mem[x] = x 
# 
#                35000Data written, Mem[x] = x 
# 
#                35000Mem[0] = x 
#  
#                35000Mem[1] = x 
#  
#                35000Mem[2] = x 
#  
#                35000Mem[3] = x 
#  
#                35000Mem[4] = x 
#  
#                35000Mem[5] = x 
#  
#                35000Mem[6] = x 
#  
#                35000Mem[7] = x 
#  
#                45000
# 
# Data read, Mem[0] = x 
# 
#                45000Data written, Mem[0] = x 
# 
#                45000Mem[0] = x 
#  
#                45000Mem[1] = x 
#  
#                45000Mem[2] = x 
#  
#                45000Mem[3] = x 
#  
#                45000Mem[4] = x 
#  
#                45000Mem[5] = x 
#  
#                45000Mem[6] = x 
#  
#                45000Mem[7] = x 
#  
#                55000
# 
# Data read, Mem[0] = x 
# 
#                55000Data written, Mem[0] = x 
# 
#                55000Mem[0] = x 
#  
#                55000Mem[1] = x 
#  
#                55000Mem[2] = x 
#  
#                55000Mem[3] = x 
#  
#                55000Mem[4] = x 
#  
#                55000Mem[5] = x 
#  
#                55000Mem[6] = x 
#  
#                55000Mem[7] = x 
#  
#                65000
# 
# Data read, Mem[0] = x 
# 
#                65000Data written, Mem[0] = x 
# 
#                65000Mem[0] = x 
#  
#                65000Mem[1] = x 
#  
#                65000Mem[2] = x 
#  
#                65000Mem[3] = x 
#  
#                65000Mem[4] = x 
#  
#                65000Mem[5] = x 
#  
#                65000Mem[6] = x 
#  
#                65000Mem[7] = x 
#  
#                75000
# 
# Data read, Mem[0] = x 
# 
#                75000Data written, Mem[0] = x 
# 
#                75000Mem[0] = x 
#  
#                75000Mem[1] = x 
#  
#                75000Mem[2] = x 
#  
#                75000Mem[3] = x 
#  
#                75000Mem[4] = x 
#  
#                75000Mem[5] = x 
#  
#                75000Mem[6] = x 
#  
#                75000Mem[7] = x 
#  
#                85000
# 
# Data read, Mem[0] = x 
# 
#                85000Data written, Mem[0] = x 
# 
#                85000Mem[0] = x 
#  
#                85000Mem[1] = x 
#  
#                85000Mem[2] = x 
#  
#                85000Mem[3] = x 
#  
#                85000Mem[4] = x 
#  
#                85000Mem[5] = x 
#  
#                85000Mem[6] = x 
#  
#                85000Mem[7] = x 
#  
#                95000
# 
# Data read, Mem[0] = 0 
# 
#                95000Data written, Mem[1] = x 
# 
#                95000Mem[0] = 0 
#  
#                95000Mem[1] = x 
#  
#                95000Mem[2] = x 
#  
#                95000Mem[3] = x 
#  
#                95000Mem[4] = x 
#  
#                95000Mem[5] = x 
#  
#                95000Mem[6] = x 
#  
#                95000Mem[7] = x 
#  
#               105000
# 
# Data read, Mem[0] = 0 
# 
#               105000Data written, Mem[1] = x 
# 
#               105000Mem[0] = 0 
#  
#               105000Mem[1] = x 
#  
#               105000Mem[2] = x 
#  
#               105000Mem[3] = x 
#  
#               105000Mem[4] = x 
#  
#               105000Mem[5] = x 
#  
#               105000Mem[6] = x 
#  
#               105000Mem[7] = x 
#  
#               115000
# 
# Data read, Mem[0] = 0 
# 
#               115000Data written, Mem[2] = x 
# 
#               115000Mem[0] = 0 
#  
#               115000Mem[1] = 38 
#  
#               115000Mem[2] = x 
#  
#               115000Mem[3] = x 
#  
#               115000Mem[4] = x 
#  
#               115000Mem[5] = x 
#  
#               115000Mem[6] = x 
#  
#               115000Mem[7] = x 
#  
#               125000
# 
# Data read, Mem[0] = 0 
# 
#               125000Data written, Mem[2] = x 
# 
#               125000Mem[0] = 0 
#  
#               125000Mem[1] = 38 
#  
#               125000Mem[2] = x 
#  
#               125000Mem[3] = x 
#  
#               125000Mem[4] = x 
#  
#               125000Mem[5] = x 
#  
#               125000Mem[6] = x 
#  
#               125000Mem[7] = x 
#  
#               135000
# 
# Data read, Mem[0] = 0 
# 
#               135000Data written, Mem[3] = x 
# 
#               135000Mem[0] = 0 
#  
#               135000Mem[1] = 38 
#  
#               135000Mem[2] = 86 
#  
#               135000Mem[3] = x 
#  
#               135000Mem[4] = x 
#  
#               135000Mem[5] = x 
#  
#               135000Mem[6] = x 
#  
#               135000Mem[7] = x 
#  
#               145000
# 
# Data read, Mem[0] = 0 
# 
#               145000Data written, Mem[3] = x 
# 
#               145000Mem[0] = 0 
#  
#               145000Mem[1] = 38 
#  
#               145000Mem[2] = 86 
#  
#               145000Mem[3] = x 
#  
#               145000Mem[4] = x 
#  
#               145000Mem[5] = x 
#  
#               145000Mem[6] = x 
#  
#               145000Mem[7] = x 
#  
#               155000
# 
# Data read, Mem[1] = 38 
# 
#               155000Data written, Mem[4] = x 
# 
#               155000Mem[0] = 0 
#  
#               155000Mem[1] = 38 
#  
#               155000Mem[2] = 86 
#  
#               155000Mem[3] = 5c 
#  
#               155000Mem[4] = x 
#  
#               155000Mem[5] = x 
#  
#               155000Mem[6] = x 
#  
#               155000Mem[7] = x 
#  
#               165000
# 
# Data read, Mem[1] = 38 
# 
#               165000Data written, Mem[4] = x 
# 
#               165000Mem[0] = 0 
#  
#               165000Mem[1] = 38 
#  
#               165000Mem[2] = 86 
#  
#               165000Mem[3] = 5c 
#  
#               165000Mem[4] = x 
#  
#               165000Mem[5] = x 
#  
#               165000Mem[6] = x 
#  
#               165000Mem[7] = x 
#  
#               175000
# 
# Data read, Mem[2] = 86 
# 
#               175000Data written, Mem[5] = x 
# 
#               175000Mem[0] = 0 
#  
#               175000Mem[1] = 38 
#  
#               175000Mem[2] = 86 
#  
#               175000Mem[3] = 5c 
#  
#               175000Mem[4] = ce 
#  
#               175000Mem[5] = x 
#  
#               175000Mem[6] = x 
#  
#               175000Mem[7] = x 
#  
#               185000
# 
# Data read, Mem[2] = 86 
# 
#               185000Data written, Mem[5] = x 
# 
#               185000Mem[0] = 0 
#  
#               185000Mem[1] = 38 
#  
#               185000Mem[2] = 86 
#  
#               185000Mem[3] = 5c 
#  
#               185000Mem[4] = ce 
#  
#               185000Mem[5] = x 
#  
#               185000Mem[6] = x 
#  
#               185000Mem[7] = x 
#  
#               195000
# 
# Data read, Mem[3] = 5c 
# 
#               195000Data written, Mem[6] = x 
# 
#               195000Mem[0] = 0 
#  
#               195000Mem[1] = 38 
#  
#               195000Mem[2] = 86 
#  
#               195000Mem[3] = 5c 
#  
#               195000Mem[4] = ce 
#  
#               195000Mem[5] = c7 
#  
#               195000Mem[6] = x 
#  
#               195000Mem[7] = x 
#  
#               205000
# 
# Data read, Mem[3] = 5c 
# 
#               205000Data written, Mem[6] = x 
# 
#               205000Mem[0] = 0 
#  
#               205000Mem[1] = 38 
#  
#               205000Mem[2] = 86 
#  
#               205000Mem[3] = 5c 
#  
#               205000Mem[4] = ce 
#  
#               205000Mem[5] = c7 
#  
#               205000Mem[6] = x 
#  
#               205000Mem[7] = x 
#  
#               215000
# 
# Data read, Mem[4] = ce 
# 
#               215000Data written, Mem[7] = x 
# 
#               215000Mem[0] = 0 
#  
#               215000Mem[1] = 38 
#  
#               215000Mem[2] = 86 
#  
#               215000Mem[3] = 5c 
#  
#               215000Mem[4] = ce 
#  
#               215000Mem[5] = c7 
#  
#               215000Mem[6] = c6 
#  
#               215000Mem[7] = x 
#  
#               225000
# 
# Data read, Mem[4] = ce 
# 
#               225000Data written, Mem[7] = x 
# 
#               225000Mem[0] = 0 
#  
#               225000Mem[1] = 38 
#  
#               225000Mem[2] = 86 
#  
#               225000Mem[3] = 5c 
#  
#               225000Mem[4] = ce 
#  
#               225000Mem[5] = c7 
#  
#               225000Mem[6] = c6 
#  
#               225000Mem[7] = x 
#  
#               235000
# 
# Data read, Mem[5] = c7 
# 
#               235000Data written, Mem[0] = 0 
# 
#               235000Mem[0] = 0 
#  
#               235000Mem[1] = 38 
#  
#               235000Mem[2] = 86 
#  
#               235000Mem[3] = 5c 
#  
#               235000Mem[4] = ce 
#  
#               235000Mem[5] = c7 
#  
#               235000Mem[6] = c6 
#  
#               235000Mem[7] = f3 
#  
#               245000
# 
# Data read, Mem[5] = c7 
# 
#               245000Data written, Mem[0] = 0 
# 
#               245000Mem[0] = 0 
#  
#               245000Mem[1] = 38 
#  
#               245000Mem[2] = 86 
#  
#               245000Mem[3] = 5c 
#  
#               245000Mem[4] = ce 
#  
#               245000Mem[5] = c7 
#  
#               245000Mem[6] = c6 
#  
#               245000Mem[7] = f3 
#  
#               255000
# 
# Data read, Mem[6] = c6 
# 
#               255000Data written, Mem[0] = 0 
# 
#               255000Mem[0] = 0 
#  
#               255000Mem[1] = 38 
#  
#               255000Mem[2] = 86 
#  
#               255000Mem[3] = 5c 
#  
#               255000Mem[4] = ce 
#  
#               255000Mem[5] = c7 
#  
#               255000Mem[6] = c6 
#  
#               255000Mem[7] = f3 
#  
#               265000
# 
# Data read, Mem[6] = c6 
# 
#               265000Data written, Mem[0] = 0 
# 
#               265000Mem[0] = 0 
#  
#               265000Mem[1] = 38 
#  
#               265000Mem[2] = 86 
#  
#               265000Mem[3] = 5c 
#  
#               265000Mem[4] = ce 
#  
#               265000Mem[5] = c7 
#  
#               265000Mem[6] = c6 
#  
#               265000Mem[7] = f3 
#  
#               275000
# 
# Data read, Mem[7] = f3 
# 
#               275000Data written, Mem[1] = 38 
# 
#               275000Mem[0] = 5f 
#  
#               275000Mem[1] = 38 
#  
#               275000Mem[2] = 86 
#  
#               275000Mem[3] = 5c 
#  
#               275000Mem[4] = ce 
#  
#               275000Mem[5] = c7 
#  
#               275000Mem[6] = c6 
#  
#               275000Mem[7] = f3 
#  
#               285000
# 
# Data read, Mem[7] = f3 
# 
#               285000Data written, Mem[1] = 38 
# 
#               285000Mem[0] = 5f 
#  
#               285000Mem[1] = 38 
#  
#               285000Mem[2] = 86 
#  
#               285000Mem[3] = 5c 
#  
#               285000Mem[4] = ce 
#  
#               285000Mem[5] = c7 
#  
#               285000Mem[6] = c6 
#  
#               285000Mem[7] = f3 
#  
#               295000
# 
# Data read, Mem[7] = f3 
# 
#               295000Data written, Mem[2] = 86 
# 
#               295000Mem[0] = 5f 
#  
#               295000Mem[1] = 47 
#  
#               295000Mem[2] = 86 
#  
#               295000Mem[3] = 5c 
#  
#               295000Mem[4] = ce 
#  
#               295000Mem[5] = c7 
#  
#               295000Mem[6] = c6 
#  
#               295000Mem[7] = f3 
#  
#               305000
# 
# Data read, Mem[7] = f3 
# 
#               305000Data written, Mem[3] = 5c 
# 
#               305000Mem[0] = 5f 
#  
#               305000Mem[1] = 47 
#  
#               305000Mem[2] = 89 
#  
#               305000Mem[3] = 5c 
#  
#               305000Mem[4] = ce 
#  
#               305000Mem[5] = c7 
#  
#               305000Mem[6] = c6 
#  
#               305000Mem[7] = f3 
#  
#               315000
# 
# Data read, Mem[7] = f3 
# 
#               315000Data written, Mem[4] = ce 
# 
#               315000Mem[0] = 5f 
#  
#               315000Mem[1] = 47 
#  
#               315000Mem[2] = 89 
#  
#               315000Mem[3] = 7e 
#  
#               315000Mem[4] = ce 
#  
#               315000Mem[5] = c7 
#  
#               315000Mem[6] = c6 
#  
#               315000Mem[7] = f3 
#  
#               325000
# 
# Data read, Mem[7] = f3 
# 
#               325000Data written, Mem[5] = c7 
# 
#               325000Mem[0] = 5f 
#  
#               325000Mem[1] = 47 
#  
#               325000Mem[2] = 89 
#  
#               325000Mem[3] = 7e 
#  
#               325000Mem[4] = 45 
#  
#               325000Mem[5] = c7 
#  
#               325000Mem[6] = c6 
#  
#               325000Mem[7] = f3 
#  
#               335000
# 
# Data read, Mem[7] = f3 
# 
#               335000Data written, Mem[6] = c6 
# 
#               335000Mem[0] = 5f 
#  
#               335000Mem[1] = 47 
#  
#               335000Mem[2] = 89 
#  
#               335000Mem[3] = 7e 
#  
#               335000Mem[4] = 45 
#  
#               335000Mem[5] = 5d 
#  
#               335000Mem[6] = c6 
#  
#               335000Mem[7] = f3 
#  
#               345000
# 
# Data read, Mem[7] = f3 
# 
#               345000Data written, Mem[7] = f3 
# 
#               345000Mem[0] = 5f 
#  
#               345000Mem[1] = 47 
#  
#               345000Mem[2] = 89 
#  
#               345000Mem[3] = 7e 
#  
#               345000Mem[4] = 45 
#  
#               345000Mem[5] = 5d 
#  
#               345000Mem[6] = 91 
#  
#               345000Mem[7] = f3 
#  
#               355000
# 
# Data read, Mem[7] = 6e 
# 
#               355000Data written, Mem[0] = 5f 
# 
#               355000Mem[0] = 5f 
#  
#               355000Mem[1] = 47 
#  
#               355000Mem[2] = 89 
#  
#               355000Mem[3] = 7e 
#  
#               355000Mem[4] = 45 
#  
#               355000Mem[5] = 5d 
#  
#               355000Mem[6] = 91 
#  
#               355000Mem[7] = 6e 
#  
#               365000
# 
# Data read, Mem[7] = 6e 
# 
#               365000Data written, Mem[1] = 47 
# 
#               365000Mem[0] = 8f 
#  
#               365000Mem[1] = 47 
#  
#               365000Mem[2] = 89 
#  
#               365000Mem[3] = 7e 
#  
#               365000Mem[4] = 45 
#  
#               365000Mem[5] = 5d 
#  
#               365000Mem[6] = 91 
#  
#               365000Mem[7] = 6e 
#  
#               375000
# 
# Data read, Mem[7] = 6e 
# 
#               375000Data written, Mem[1] = 47 
# 
#               375000Mem[0] = 8f 
#  
#               375000Mem[1] = 47 
#  
#               375000Mem[2] = 89 
#  
#               375000Mem[3] = 7e 
#  
#               375000Mem[4] = 45 
#  
#               375000Mem[5] = 5d 
#  
#               375000Mem[6] = 91 
#  
#               375000Mem[7] = 6e 
#  
#               385000
# 
# Data read, Mem[7] = 6e 
# 
#               385000Data written, Mem[1] = 47 
# 
#               385000Mem[0] = 8f 
#  
#               385000Mem[1] = 47 
#  
#               385000Mem[2] = 89 
#  
#               385000Mem[3] = 7e 
#  
#               385000Mem[4] = 45 
#  
#               385000Mem[5] = 5d 
#  
#               385000Mem[6] = 91 
#  
#               385000Mem[7] = 6e 
#  
#               395000
# 
# Data read, Mem[0] = 8f 
# 
#               395000Data written, Mem[2] = 89 
# 
#               395000Mem[0] = 8f 
#  
#               395000Mem[1] = e3 
#  
#               395000Mem[2] = 89 
#  
#               395000Mem[3] = 7e 
#  
#               395000Mem[4] = 45 
#  
#               395000Mem[5] = 5d 
#  
#               395000Mem[6] = 91 
#  
#               395000Mem[7] = 6e 
#  
#               405000
# 
# Data read, Mem[0] = 8f 
# 
#               405000Data written, Mem[2] = 89 
# 
#               405000Mem[0] = 8f 
#  
#               405000Mem[1] = e3 
#  
#               405000Mem[2] = 89 
#  
#               405000Mem[3] = 7e 
#  
#               405000Mem[4] = 45 
#  
#               405000Mem[5] = 5d 
#  
#               405000Mem[6] = 91 
#  
#               405000Mem[7] = 6e 
#  
#               415000
# 
# Data read, Mem[1] = e3 
# 
#               415000Data written, Mem[2] = 89 
# 
#               415000Mem[0] = 8f 
#  
#               415000Mem[1] = e3 
#  
#               415000Mem[2] = 89 
#  
#               415000Mem[3] = 7e 
#  
#               415000Mem[4] = 45 
#  
#               415000Mem[5] = 5d 
#  
#               415000Mem[6] = 91 
#  
#               415000Mem[7] = 6e 
#  
#               425000
# 
# Data read, Mem[1] = e3 
# 
#               425000Data written, Mem[2] = 89 
# 
#               425000Mem[0] = 8f 
#  
#               425000Mem[1] = e3 
#  
#               425000Mem[2] = 89 
#  
#               425000Mem[3] = 7e 
#  
#               425000Mem[4] = 45 
#  
#               425000Mem[5] = 5d 
#  
#               425000Mem[6] = 91 
#  
#               425000Mem[7] = 6e 
#  
#               435000
# 
# Data read, Mem[2] = 89 
# 
#               435000Data written, Mem[2] = 89 
# 
#               435000Mem[0] = 8f 
#  
#               435000Mem[1] = e3 
#  
#               435000Mem[2] = 89 
#  
#               435000Mem[3] = 7e 
#  
#               435000Mem[4] = 45 
#  
#               435000Mem[5] = 5d 
#  
#               435000Mem[6] = 91 
#  
#               435000Mem[7] = 6e 
#  
#               445000
# 
# Data read, Mem[2] = 89 
# 
#               445000Data written, Mem[2] = 89 
# 
#               445000Mem[0] = 8f 
#  
#               445000Mem[1] = e3 
#  
#               445000Mem[2] = 89 
#  
#               445000Mem[3] = 7e 
#  
#               445000Mem[4] = 45 
#  
#               445000Mem[5] = 5d 
#  
#               445000Mem[6] = 91 
#  
#               445000Mem[7] = 6e 
#  
#               455000
# 
# Data read, Mem[3] = 7e 
# 
#               455000Data written, Mem[2] = 89 
# 
#               455000Mem[0] = 8f 
#  
#               455000Mem[1] = e3 
#  
#               455000Mem[2] = 89 
#  
#               455000Mem[3] = 7e 
#  
#               455000Mem[4] = 45 
#  
#               455000Mem[5] = 5d 
#  
#               455000Mem[6] = 91 
#  
#               455000Mem[7] = 6e 
#  
#               465000
# 
# Data read, Mem[3] = 7e 
# 
#               465000Data written, Mem[2] = 89 
# 
#               465000Mem[0] = 8f 
#  
#               465000Mem[1] = e3 
#  
#               465000Mem[2] = 89 
#  
#               465000Mem[3] = 7e 
#  
#               465000Mem[4] = 45 
#  
#               465000Mem[5] = 5d 
#  
#               465000Mem[6] = 91 
#  
#               465000Mem[7] = 6e 
#  
#               475000
# 
# Data read, Mem[4] = 45 
# 
#               475000Data written, Mem[2] = 89 
# 
#               475000Mem[0] = 8f 
#  
#               475000Mem[1] = e3 
#  
#               475000Mem[2] = 89 
#  
#               475000Mem[3] = 7e 
#  
#               475000Mem[4] = 45 
#  
#               475000Mem[5] = 5d 
#  
#               475000Mem[6] = 91 
#  
#               475000Mem[7] = 6e 
#  
#               485000
# 
# Data read, Mem[4] = 45 
# 
#               485000Data written, Mem[2] = 89 
# 
#               485000Mem[0] = 8f 
#  
#               485000Mem[1] = e3 
#  
#               485000Mem[2] = 89 
#  
#               485000Mem[3] = 7e 
#  
#               485000Mem[4] = 45 
#  
#               485000Mem[5] = 5d 
#  
#               485000Mem[6] = 91 
#  
#               485000Mem[7] = 6e 
#  
#               495000
# 
# Data read, Mem[5] = 5d 
# 
#               495000Data written, Mem[2] = 89 
# 
#               495000Mem[0] = 8f 
#  
#               495000Mem[1] = e3 
#  
#               495000Mem[2] = 89 
#  
#               495000Mem[3] = 7e 
#  
#               495000Mem[4] = 45 
#  
#               495000Mem[5] = 5d 
#  
#               495000Mem[6] = 91 
#  
#               495000Mem[7] = 6e 
#  
#               505000
# 
# Data read, Mem[5] = 5d 
# 
#               505000Data written, Mem[2] = 89 
# 
#               505000Mem[0] = 8f 
#  
#               505000Mem[1] = e3 
#  
#               505000Mem[2] = 89 
#  
#               505000Mem[3] = 7e 
#  
#               505000Mem[4] = 45 
#  
#               505000Mem[5] = 5d 
#  
#               505000Mem[6] = 91 
#  
#               505000Mem[7] = 6e 
#  
#               515000
# 
# Data read, Mem[6] = 91 
# 
#               515000Data written, Mem[2] = 89 
# 
#               515000Mem[0] = 8f 
#  
#               515000Mem[1] = e3 
#  
#               515000Mem[2] = 89 
#  
#               515000Mem[3] = 7e 
#  
#               515000Mem[4] = 45 
#  
#               515000Mem[5] = 5d 
#  
#               515000Mem[6] = 91 
#  
#               515000Mem[7] = 6e 
#  
#               525000
# 
# Data read, Mem[6] = 91 
# 
#               525000Data written, Mem[2] = 89 
# 
#               525000Mem[0] = 8f 
#  
#               525000Mem[1] = e3 
#  
#               525000Mem[2] = 89 
#  
#               525000Mem[3] = 7e 
#  
#               525000Mem[4] = 45 
#  
#               525000Mem[5] = 5d 
#  
#               525000Mem[6] = 91 
#  
#               525000Mem[7] = 6e 
#  
#               535000
# 
# Data read, Mem[7] = 6e 
# 
#               535000Data written, Mem[2] = 89 
# 
#               535000Mem[0] = 8f 
#  
#               535000Mem[1] = e3 
#  
#               535000Mem[2] = 89 
#  
#               535000Mem[3] = 7e 
#  
#               535000Mem[4] = 45 
#  
#               535000Mem[5] = 5d 
#  
#               535000Mem[6] = 91 
#  
#               535000Mem[7] = 6e 
#  
#               545000
# 
# Data read, Mem[7] = 6e 
# 
#               545000Data written, Mem[2] = 89 
# 
#               545000Mem[0] = 8f 
#  
#               545000Mem[1] = e3 
#  
#               545000Mem[2] = 89 
#  
#               545000Mem[3] = 7e 
#  
#               545000Mem[4] = 45 
#  
#               545000Mem[5] = 5d 
#  
#               545000Mem[6] = 91 
#  
#               545000Mem[7] = 6e 
#  
#               555000
# 
# Data read, Mem[0] = 8f 
# 
#               555000Data written, Mem[2] = 89 
# 
#               555000Mem[0] = 8f 
#  
#               555000Mem[1] = e3 
#  
#               555000Mem[2] = 89 
#  
#               555000Mem[3] = 7e 
#  
#               555000Mem[4] = 45 
#  
#               555000Mem[5] = 5d 
#  
#               555000Mem[6] = 91 
#  
#               555000Mem[7] = 6e 
#  
#               565000
# 
# Data read, Mem[0] = 8f 
# 
#               565000Data written, Mem[2] = 89 
# 
#               565000Mem[0] = 8f 
#  
#               565000Mem[1] = e3 
#  
#               565000Mem[2] = 89 
#  
#               565000Mem[3] = 7e 
#  
#               565000Mem[4] = 45 
#  
#               565000Mem[5] = 5d 
#  
#               565000Mem[6] = 91 
#  
#               565000Mem[7] = 6e 
#  
#               575000
# 
# Data read, Mem[1] = e3 
# 
#               575000Data written, Mem[2] = 89 
# 
#               575000Mem[0] = 8f 
#  
#               575000Mem[1] = e3 
#  
#               575000Mem[2] = 89 
#  
#               575000Mem[3] = 7e 
#  
#               575000Mem[4] = 45 
#  
#               575000Mem[5] = 5d 
#  
#               575000Mem[6] = 91 
#  
#               575000Mem[7] = 6e 
#  
#               585000
# 
# Data read, Mem[1] = e3 
# 
#               585000Data written, Mem[2] = 89 
# 
#               585000Mem[0] = 8f 
#  
#               585000Mem[1] = e3 
#  
#               585000Mem[2] = 89 
#  
#               585000Mem[3] = 7e 
#  
#               585000Mem[4] = 45 
#  
#               585000Mem[5] = 5d 
#  
#               585000Mem[6] = 91 
#  
#               585000Mem[7] = 6e 
#  
#               595000
# 
# Data read, Mem[2] = 89 
# 
#               595000Data written, Mem[2] = 89 
# 
#               595000Mem[0] = 8f 
#  
#               595000Mem[1] = e3 
#  
#               595000Mem[2] = 89 
#  
#               595000Mem[3] = 7e 
#  
#               595000Mem[4] = 45 
#  
#               595000Mem[5] = 5d 
#  
#               595000Mem[6] = 91 
#  
#               595000Mem[7] = 6e 
#  
#               605000
# 
# Data read, Mem[2] = 89 
# 
#               605000Data written, Mem[2] = 89 
# 
#               605000Mem[0] = 8f 
#  
#               605000Mem[1] = e3 
#  
#               605000Mem[2] = 89 
#  
#               605000Mem[3] = 7e 
#  
#               605000Mem[4] = 45 
#  
#               605000Mem[5] = 5d 
#  
#               605000Mem[6] = 91 
#  
#               605000Mem[7] = 6e 
#  
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = x 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = x 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = x 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = x 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = x 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = x 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = x 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = x 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[0] = 0 
# 
#               265000 Mem[0] = 0 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[1] = 38 
# 
#               285000 Mem[0] = 5f 
#  
#               285000 Mem[1] = 38 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[2] = 86 
# 
#               295000 Mem[0] = 5f 
#  
#               295000 Mem[1] = 47 
#  
#               295000 Mem[2] = 86 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[3] = 5c 
# 
#               305000 Mem[0] = 5f 
#  
#               305000 Mem[1] = 47 
#  
#               305000 Mem[2] = 89 
#  
#               305000 Mem[3] = 5c 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[4] = ce 
# 
#               315000 Mem[0] = 5f 
#  
#               315000 Mem[1] = 47 
#  
#               315000 Mem[2] = 89 
#  
#               315000 Mem[3] = 7e 
#  
#               315000 Mem[4] = ce 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[5] = c7 
# 
#               325000 Mem[0] = 5f 
#  
#               325000 Mem[1] = 47 
#  
#               325000 Mem[2] = 89 
#  
#               325000 Mem[3] = 7e 
#  
#               325000 Mem[4] = 45 
#  
#               325000 Mem[5] = c7 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               335000 Data read, Mem[7] = f3 
# 
#               335000 Data written, Mem[6] = c6 
# 
#               335000 Mem[0] = 5f 
#  
#               335000 Mem[1] = 47 
#  
#               335000 Mem[2] = 89 
#  
#               335000 Mem[3] = 7e 
#  
#               335000 Mem[4] = 45 
#  
#               335000 Mem[5] = 5d 
#  
#               335000 Mem[6] = c6 
#  
#               335000 Mem[7] = f3 
#  
# 
# 
#               345000 Data read, Mem[7] = f3 
# 
#               345000 Data written, Mem[7] = f3 
# 
#               345000 Mem[0] = 5f 
#  
#               345000 Mem[1] = 47 
#  
#               345000 Mem[2] = 89 
#  
#               345000 Mem[3] = 7e 
#  
#               345000 Mem[4] = 45 
#  
#               345000 Mem[5] = 5d 
#  
#               345000 Mem[6] = 91 
#  
#               345000 Mem[7] = f3 
#  
# 
# 
#               355000 Data read, Mem[7] = 6e 
# 
#               355000 Data written, Mem[0] = 5f 
# 
#               355000 Mem[0] = 5f 
#  
#               355000 Mem[1] = 47 
#  
#               355000 Mem[2] = 89 
#  
#               355000 Mem[3] = 7e 
#  
#               355000 Mem[4] = 45 
#  
#               355000 Mem[5] = 5d 
#  
#               355000 Mem[6] = 91 
#  
#               355000 Mem[7] = 6e 
#  
# 
# 
#               385000 Data read, Mem[7] = 6e 
# 
#               385000 Data written, Mem[1] = 47 
# 
#               385000 Mem[0] = 8f 
#  
#               385000 Mem[1] = 47 
#  
#               385000 Mem[2] = 89 
#  
#               385000 Mem[3] = 7e 
#  
#               385000 Mem[4] = 45 
#  
#               385000 Mem[5] = 5d 
#  
#               385000 Mem[6] = 91 
#  
#               385000 Mem[7] = 6e 
#  
# 
# 
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = 0 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = 38 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = 86 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = 5c 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = ce 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = c7 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = c6 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = f3 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[0] = 5f 
# 
#               265000 Mem[0] = 0 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[1] = 47 
# 
#               285000 Mem[0] = 5f 
#  
#               285000 Mem[1] = 38 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[2] = 89 
# 
#               295000 Mem[0] = 5f 
#  
#               295000 Mem[1] = 47 
#  
#               295000 Mem[2] = 86 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[3] = 7e 
# 
#               305000 Mem[0] = 5f 
#  
#               305000 Mem[1] = 47 
#  
#               305000 Mem[2] = 89 
#  
#               305000 Mem[3] = 5c 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[4] = 45 
# 
#               315000 Mem[0] = 5f 
#  
#               315000 Mem[1] = 47 
#  
#               315000 Mem[2] = 89 
#  
#               315000 Mem[3] = 7e 
#  
#               315000 Mem[4] = ce 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[5] = 5d 
# 
#               325000 Mem[0] = 5f 
#  
#               325000 Mem[1] = 47 
#  
#               325000 Mem[2] = 89 
#  
#               325000 Mem[3] = 7e 
#  
#               325000 Mem[4] = 45 
#  
#               325000 Mem[5] = c7 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               335000 Data read, Mem[7] = f3 
# 
#               335000 Data written, Mem[6] = 91 
# 
#               335000 Mem[0] = 5f 
#  
#               335000 Mem[1] = 47 
#  
#               335000 Mem[2] = 89 
#  
#               335000 Mem[3] = 7e 
#  
#               335000 Mem[4] = 45 
#  
#               335000 Mem[5] = 5d 
#  
#               335000 Mem[6] = c6 
#  
#               335000 Mem[7] = f3 
#  
# 
# 
#               345000 Data read, Mem[7] = f3 
# 
#               345000 Data written, Mem[7] = 6e 
# 
#               345000 Mem[0] = 5f 
#  
#               345000 Mem[1] = 47 
#  
#               345000 Mem[2] = 89 
#  
#               345000 Mem[3] = 7e 
#  
#               345000 Mem[4] = 45 
#  
#               345000 Mem[5] = 5d 
#  
#               345000 Mem[6] = 91 
#  
#               345000 Mem[7] = f3 
#  
# 
# 
#               355000 Data read, Mem[7] = 6e 
# 
#               355000 Data written, Mem[0] = 8f 
# 
#               355000 Mem[0] = 5f 
#  
#               355000 Mem[1] = 47 
#  
#               355000 Mem[2] = 89 
#  
#               355000 Mem[3] = 7e 
#  
#               355000 Mem[4] = 45 
#  
#               355000 Mem[5] = 5d 
#  
#               355000 Mem[6] = 91 
#  
#               355000 Mem[7] = 6e 
#  
# 
# 
#               385000 Data read, Mem[7] = 6e 
# 
#               385000 Data written, Mem[1] = e3 
# 
#               385000 Mem[0] = 8f 
#  
#               385000 Mem[1] = 47 
#  
#               385000 Mem[2] = 89 
#  
#               385000 Mem[3] = 7e 
#  
#               385000 Mem[4] = 45 
#  
#               385000 Mem[5] = 5d 
#  
#               385000 Mem[6] = 91 
#  
#               385000 Mem[7] = 6e 
#  
# 
# 
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = 0 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = 38 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = 86 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = 5c 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = ce 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = c7 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = c6 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = f3 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               245000 Data read, Mem[5] = c7 
# 
#               245000 Data written, Mem[0] = c3 
# 
#               245000 Mem[0] = 0 
#  
#               245000 Mem[1] = 38 
#  
#               245000 Mem[2] = 86 
#  
#               245000 Mem[3] = 5c 
#  
#               245000 Mem[4] = ce 
#  
#               245000 Mem[5] = c7 
#  
#               245000 Mem[6] = c6 
#  
#               245000 Mem[7] = f3 
#  
# 
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[1] = 5f 
# 
#               265000 Mem[0] = c3 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[2] = 47 
# 
#               285000 Mem[0] = c3 
#  
#               285000 Mem[1] = 5f 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[3] = 89 
# 
#               295000 Mem[0] = c3 
#  
#               295000 Mem[1] = 5f 
#  
#               295000 Mem[2] = 47 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[4] = 7e 
# 
#               305000 Mem[0] = c3 
#  
#               305000 Mem[1] = 5f 
#  
#               305000 Mem[2] = 47 
#  
#               305000 Mem[3] = 89 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[5] = 45 
# 
#               315000 Mem[0] = c3 
#  
#               315000 Mem[1] = 5f 
#  
#               315000 Mem[2] = 47 
#  
#               315000 Mem[3] = 89 
#  
#               315000 Mem[4] = 7e 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[6] = 5d 
# 
#               325000 Mem[0] = c3 
#  
#               325000 Mem[1] = 5f 
#  
#               325000 Mem[2] = 47 
#  
#               325000 Mem[3] = 89 
#  
#               325000 Mem[4] = 7e 
#  
#               325000 Mem[5] = 45 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               335000 Data read, Mem[7] = f3 
# 
#               335000 Data written, Mem[7] = 91 
# 
#               335000 Mem[0] = c3 
#  
#               335000 Mem[1] = 5f 
#  
#               335000 Mem[2] = 47 
#  
#               335000 Mem[3] = 89 
#  
#               335000 Mem[4] = 7e 
#  
#               335000 Mem[5] = 45 
#  
#               335000 Mem[6] = 5d 
#  
#               335000 Mem[7] = f3 
#  
# 
# 
#               345000 Data read, Mem[7] = 91 
# 
#               345000 Data written, Mem[0] = 6e 
# 
#               345000 Mem[0] = c3 
#  
#               345000 Mem[1] = 5f 
#  
#               345000 Mem[2] = 47 
#  
#               345000 Mem[3] = 89 
#  
#               345000 Mem[4] = 7e 
#  
#               345000 Mem[5] = 45 
#  
#               345000 Mem[6] = 5d 
#  
#               345000 Mem[7] = 91 
#  
# 
# 
#               355000 Data read, Mem[7] = 91 
# 
#               355000 Data written, Mem[1] = 8f 
# 
#               355000 Mem[0] = 6e 
#  
#               355000 Mem[1] = 5f 
#  
#               355000 Mem[2] = 47 
#  
#               355000 Mem[3] = 89 
#  
#               355000 Mem[4] = 7e 
#  
#               355000 Mem[5] = 45 
#  
#               355000 Mem[6] = 5d 
#  
#               355000 Mem[7] = 91 
#  
# 
# 
#               365000 Data read, Mem[7] = 91 
# 
#               365000 Data written, Mem[2] = 3c 
# 
#               365000 Mem[0] = 6e 
#  
#               365000 Mem[1] = 8f 
#  
#               365000 Mem[2] = 47 
#  
#               365000 Mem[3] = 89 
#  
#               365000 Mem[4] = 7e 
#  
#               365000 Mem[5] = 45 
#  
#               365000 Mem[6] = 5d 
#  
#               365000 Mem[7] = 91 
#  
# 
# 
#               375000 Data read, Mem[7] = 91 
# 
#               375000 Data written, Mem[3] = c9 
# 
#               375000 Mem[0] = 6e 
#  
#               375000 Mem[1] = 8f 
#  
#               375000 Mem[2] = 3c 
#  
#               375000 Mem[3] = 89 
#  
#               375000 Mem[4] = 7e 
#  
#               375000 Mem[5] = 45 
#  
#               375000 Mem[6] = 5d 
#  
#               375000 Mem[7] = 91 
#  
# 
# 
#               385000 Data read, Mem[7] = 91 
# 
#               385000 Data written, Mem[4] = e3 
# 
#               385000 Mem[0] = 6e 
#  
#               385000 Mem[1] = 8f 
#  
#               385000 Mem[2] = 3c 
#  
#               385000 Mem[3] = c9 
#  
#               385000 Mem[4] = 7e 
#  
#               385000 Mem[5] = 45 
#  
#               385000 Mem[6] = 5d 
#  
#               385000 Mem[7] = 91 
#  
# 
# 
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'dq2'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_2FF_Sync.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/r2w File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'din'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_2FF_Sync.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/r2w File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'dq2'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_2FF_Sync.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/w2r File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'din'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_2FF_Sync.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/w2r File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 28
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'dq2'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_2FF_Sync.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/r2w File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'din'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_2FF_Sync.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/r2w File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 23
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'dq2'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_2FF_Sync.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/w2r File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 28
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'din'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_2FF_Sync.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/w2r File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 28
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
# Break in Module ff_sync at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_2FF_Sync.sv line 12
run -all
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = 0 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = 38 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = 86 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = 5c 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = ce 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = c7 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = c6 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = f3 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               245000 Data read, Mem[5] = c7 
# 
#               245000 Data written, Mem[0] = c3 
# 
#               245000 Mem[0] = 0 
#  
#               245000 Mem[1] = 38 
#  
#               245000 Mem[2] = 86 
#  
#               245000 Mem[3] = 5c 
#  
#               245000 Mem[4] = ce 
#  
#               245000 Mem[5] = c7 
#  
#               245000 Mem[6] = c6 
#  
#               245000 Mem[7] = f3 
#  
# 
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[1] = 5f 
# 
#               265000 Mem[0] = c3 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[2] = 47 
# 
#               285000 Mem[0] = c3 
#  
#               285000 Mem[1] = 5f 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[3] = 89 
# 
#               295000 Mem[0] = c3 
#  
#               295000 Mem[1] = 5f 
#  
#               295000 Mem[2] = 47 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[4] = 7e 
# 
#               305000 Mem[0] = c3 
#  
#               305000 Mem[1] = 5f 
#  
#               305000 Mem[2] = 47 
#  
#               305000 Mem[3] = 89 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[5] = 45 
# 
#               315000 Mem[0] = c3 
#  
#               315000 Mem[1] = 5f 
#  
#               315000 Mem[2] = 47 
#  
#               315000 Mem[3] = 89 
#  
#               315000 Mem[4] = 7e 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[6] = 5d 
# 
#               325000 Mem[0] = c3 
#  
#               325000 Mem[1] = 5f 
#  
#               325000 Mem[2] = 47 
#  
#               325000 Mem[3] = 89 
#  
#               325000 Mem[4] = 7e 
#  
#               325000 Mem[5] = 45 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               335000 Data read, Mem[7] = f3 
# 
#               335000 Data written, Mem[7] = 91 
# 
#               335000 Mem[0] = c3 
#  
#               335000 Mem[1] = 5f 
#  
#               335000 Mem[2] = 47 
#  
#               335000 Mem[3] = 89 
#  
#               335000 Mem[4] = 7e 
#  
#               335000 Mem[5] = 45 
#  
#               335000 Mem[6] = 5d 
#  
#               335000 Mem[7] = f3 
#  
# 
# 
#               345000 Data read, Mem[7] = 91 
# 
#               345000 Data written, Mem[0] = 6e 
# 
#               345000 Mem[0] = c3 
#  
#               345000 Mem[1] = 5f 
#  
#               345000 Mem[2] = 47 
#  
#               345000 Mem[3] = 89 
#  
#               345000 Mem[4] = 7e 
#  
#               345000 Mem[5] = 45 
#  
#               345000 Mem[6] = 5d 
#  
#               345000 Mem[7] = 91 
#  
# 
# 
#               355000 Data read, Mem[7] = 91 
# 
#               355000 Data written, Mem[1] = 8f 
# 
#               355000 Mem[0] = 6e 
#  
#               355000 Mem[1] = 5f 
#  
#               355000 Mem[2] = 47 
#  
#               355000 Mem[3] = 89 
#  
#               355000 Mem[4] = 7e 
#  
#               355000 Mem[5] = 45 
#  
#               355000 Mem[6] = 5d 
#  
#               355000 Mem[7] = 91 
#  
# 
# 
#               365000 Data read, Mem[7] = 91 
# 
#               365000 Data written, Mem[2] = 3c 
# 
#               365000 Mem[0] = 6e 
#  
#               365000 Mem[1] = 8f 
#  
#               365000 Mem[2] = 47 
#  
#               365000 Mem[3] = 89 
#  
#               365000 Mem[4] = 7e 
#  
#               365000 Mem[5] = 45 
#  
#               365000 Mem[6] = 5d 
#  
#               365000 Mem[7] = 91 
#  
# 
# 
#               375000 Data read, Mem[7] = 91 
# 
#               375000 Data written, Mem[3] = c9 
# 
#               375000 Mem[0] = 6e 
#  
#               375000 Mem[1] = 8f 
#  
#               375000 Mem[2] = 3c 
#  
#               375000 Mem[3] = 89 
#  
#               375000 Mem[4] = 7e 
#  
#               375000 Mem[5] = 45 
#  
#               375000 Mem[6] = 5d 
#  
#               375000 Mem[7] = 91 
#  
# 
# 
#               385000 Data read, Mem[7] = 91 
# 
#               385000 Data written, Mem[4] = e3 
# 
#               385000 Mem[0] = 6e 
#  
#               385000 Mem[1] = 8f 
#  
#               385000 Mem[2] = 3c 
#  
#               385000 Mem[3] = c9 
#  
#               385000 Mem[4] = 7e 
#  
#               385000 Mem[5] = 45 
#  
#               385000 Mem[6] = 5d 
#  
#               385000 Mem[7] = 91 
#  
# 
# 
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# Compile of FIFO.sv was successful.
# Compile of FIFO.sv was successful.
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = 0 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = 38 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = 86 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = 5c 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = ce 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = c7 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = c6 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = f3 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               245000 Data read, Mem[5] = c7 
# 
#               245000 Data written, Mem[0] = c3 
# 
#               245000 Mem[0] = 0 
#  
#               245000 Mem[1] = 38 
#  
#               245000 Mem[2] = 86 
#  
#               245000 Mem[3] = 5c 
#  
#               245000 Mem[4] = ce 
#  
#               245000 Mem[5] = c7 
#  
#               245000 Mem[6] = c6 
#  
#               245000 Mem[7] = f3 
#  
# 
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[1] = 5f 
# 
#               265000 Mem[0] = c3 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[2] = 47 
# 
#               285000 Mem[0] = c3 
#  
#               285000 Mem[1] = 5f 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[3] = 89 
# 
#               295000 Mem[0] = c3 
#  
#               295000 Mem[1] = 5f 
#  
#               295000 Mem[2] = 47 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[4] = 7e 
# 
#               305000 Mem[0] = c3 
#  
#               305000 Mem[1] = 5f 
#  
#               305000 Mem[2] = 47 
#  
#               305000 Mem[3] = 89 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[5] = 45 
# 
#               315000 Mem[0] = c3 
#  
#               315000 Mem[1] = 5f 
#  
#               315000 Mem[2] = 47 
#  
#               315000 Mem[3] = 89 
#  
#               315000 Mem[4] = 7e 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[6] = 5d 
# 
#               325000 Mem[0] = c3 
#  
#               325000 Mem[1] = 5f 
#  
#               325000 Mem[2] = 47 
#  
#               325000 Mem[3] = 89 
#  
#               325000 Mem[4] = 7e 
#  
#               325000 Mem[5] = 45 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               335000 Data read, Mem[7] = f3 
# 
#               335000 Data written, Mem[7] = 91 
# 
#               335000 Mem[0] = c3 
#  
#               335000 Mem[1] = 5f 
#  
#               335000 Mem[2] = 47 
#  
#               335000 Mem[3] = 89 
#  
#               335000 Mem[4] = 7e 
#  
#               335000 Mem[5] = 45 
#  
#               335000 Mem[6] = 5d 
#  
#               335000 Mem[7] = f3 
#  
# 
# 
#               345000 Data read, Mem[7] = 91 
# 
#               345000 Data written, Mem[0] = 6e 
# 
#               345000 Mem[0] = c3 
#  
#               345000 Mem[1] = 5f 
#  
#               345000 Mem[2] = 47 
#  
#               345000 Mem[3] = 89 
#  
#               345000 Mem[4] = 7e 
#  
#               345000 Mem[5] = 45 
#  
#               345000 Mem[6] = 5d 
#  
#               345000 Mem[7] = 91 
#  
# 
# 
#               355000 Data read, Mem[7] = 91 
# 
#               355000 Data written, Mem[1] = 8f 
# 
#               355000 Mem[0] = 6e 
#  
#               355000 Mem[1] = 5f 
#  
#               355000 Mem[2] = 47 
#  
#               355000 Mem[3] = 89 
#  
#               355000 Mem[4] = 7e 
#  
#               355000 Mem[5] = 45 
#  
#               355000 Mem[6] = 5d 
#  
#               355000 Mem[7] = 91 
#  
# 
# 
#               365000 Data read, Mem[7] = 91 
# 
#               365000 Data written, Mem[2] = 3c 
# 
#               365000 Mem[0] = 6e 
#  
#               365000 Mem[1] = 8f 
#  
#               365000 Mem[2] = 47 
#  
#               365000 Mem[3] = 89 
#  
#               365000 Mem[4] = 7e 
#  
#               365000 Mem[5] = 45 
#  
#               365000 Mem[6] = 5d 
#  
#               365000 Mem[7] = 91 
#  
# 
# 
#               375000 Data read, Mem[7] = 91 
# 
#               375000 Data written, Mem[3] = c9 
# 
#               375000 Mem[0] = 6e 
#  
#               375000 Mem[1] = 8f 
#  
#               375000 Mem[2] = 3c 
#  
#               375000 Mem[3] = 89 
#  
#               375000 Mem[4] = 7e 
#  
#               375000 Mem[5] = 45 
#  
#               375000 Mem[6] = 5d 
#  
#               375000 Mem[7] = 91 
#  
# 
# 
#               385000 Data read, Mem[7] = 91 
# 
#               385000 Data written, Mem[4] = e3 
# 
#               385000 Mem[0] = 6e 
#  
#               385000 Mem[1] = 8f 
#  
#               385000 Mem[2] = 3c 
#  
#               385000 Mem[3] = c9 
#  
#               385000 Mem[4] = 7e 
#  
#               385000 Mem[5] = 45 
#  
#               385000 Mem[6] = 5d 
#  
#               385000 Mem[7] = 91 
#  
# 
# 
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv failed with 1 errors.
# 6 compiles, 1 failed with 1 error.
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
#                 5000
#  Write Full= x
# 
#                15000
#  Write Full= x
# 
#                25000
#  Write Full= x
# 
#                35000
#  Write Full= x
# 
#                40000
#  Write Full= x
# 
#                45000
#  Write Full= 0
# 
#                55000
#  Write Full= 0
# 
#                65000
#  Write Full= 0
# 
#                75000
#  Write Full= 0
# 
#                85000
#  Write Full= 0
# 
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = 0 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#                95000
#  Write Full= 0
# 
#               105000
#  Write Full= 0
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = 38 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               115000
#  Write Full= 0
# 
#               125000
#  Write Full= 0
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = 86 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               135000
#  Write Full= 0
# 
#               145000
#  Write Full= 0
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = 5c 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               155000
#  Write Full= 0
# 
#               165000
#  Write Full= 0
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = ce 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               175000
#  Write Full= 0
# 
#               185000
#  Write Full= 0
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = c7 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               195000
#  Write Full= 0
# 
#               205000
#  Write Full= 0
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = c6 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               215000
#  Write Full= 0
# 
#               225000
#  Write Full= 0
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = f3 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               235000
#  Write Full= 0
# 
#               245000
#  Write Full= 0
# 
#               245000 Data read, Mem[5] = c7 
# 
#               245000 Data written, Mem[0] = c3 
# 
#               245000 Mem[0] = 0 
#  
#               245000 Mem[1] = 38 
#  
#               245000 Mem[2] = 86 
#  
#               245000 Mem[3] = 5c 
#  
#               245000 Mem[4] = ce 
#  
#               245000 Mem[5] = c7 
#  
#               245000 Mem[6] = c6 
#  
#               245000 Mem[7] = f3 
#  
# 
# 
#               255000
#  Write Full= 0
# 
#               265000
#  Write Full= 0
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[1] = 5f 
# 
#               265000 Mem[0] = c3 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               275000
#  Write Full= 0
# 
#               285000
#  Write Full= 0
# 
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[2] = 47 
# 
#               285000 Mem[0] = c3 
#  
#               285000 Mem[1] = 5f 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               295000
#  Write Full= 0
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[3] = 89 
# 
#               295000 Mem[0] = c3 
#  
#               295000 Mem[1] = 5f 
#  
#               295000 Mem[2] = 47 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               305000
#  Write Full= 0
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[4] = 7e 
# 
#               305000 Mem[0] = c3 
#  
#               305000 Mem[1] = 5f 
#  
#               305000 Mem[2] = 47 
#  
#               305000 Mem[3] = 89 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               315000
#  Write Full= 0
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[5] = 45 
# 
#               315000 Mem[0] = c3 
#  
#               315000 Mem[1] = 5f 
#  
#               315000 Mem[2] = 47 
#  
#               315000 Mem[3] = 89 
#  
#               315000 Mem[4] = 7e 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               325000
#  Write Full= 0
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[6] = 5d 
# 
#               325000 Mem[0] = c3 
#  
#               325000 Mem[1] = 5f 
#  
#               325000 Mem[2] = 47 
#  
#               325000 Mem[3] = 89 
#  
#               325000 Mem[4] = 7e 
#  
#               325000 Mem[5] = 45 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               335000
#  Write Full= 0
# 
#               335000 Data read, Mem[7] = f3 
# 
#               335000 Data written, Mem[7] = 91 
# 
#               335000 Mem[0] = c3 
#  
#               335000 Mem[1] = 5f 
#  
#               335000 Mem[2] = 47 
#  
#               335000 Mem[3] = 89 
#  
#               335000 Mem[4] = 7e 
#  
#               335000 Mem[5] = 45 
#  
#               335000 Mem[6] = 5d 
#  
#               335000 Mem[7] = f3 
#  
# 
# 
#               345000
#  Write Full= 0
# 
#               345000 Data read, Mem[7] = 91 
# 
#               345000 Data written, Mem[0] = 6e 
# 
#               345000 Mem[0] = c3 
#  
#               345000 Mem[1] = 5f 
#  
#               345000 Mem[2] = 47 
#  
#               345000 Mem[3] = 89 
#  
#               345000 Mem[4] = 7e 
#  
#               345000 Mem[5] = 45 
#  
#               345000 Mem[6] = 5d 
#  
#               345000 Mem[7] = 91 
#  
# 
# 
#               355000
#  Write Full= 0
# 
#               355000 Data read, Mem[7] = 91 
# 
#               355000 Data written, Mem[1] = 8f 
# 
#               355000 Mem[0] = 6e 
#  
#               355000 Mem[1] = 5f 
#  
#               355000 Mem[2] = 47 
#  
#               355000 Mem[3] = 89 
#  
#               355000 Mem[4] = 7e 
#  
#               355000 Mem[5] = 45 
#  
#               355000 Mem[6] = 5d 
#  
#               355000 Mem[7] = 91 
#  
# 
# 
#               365000
#  Write Full= 0
# 
#               365000 Data read, Mem[7] = 91 
# 
#               365000 Data written, Mem[2] = 3c 
# 
#               365000 Mem[0] = 6e 
#  
#               365000 Mem[1] = 8f 
#  
#               365000 Mem[2] = 47 
#  
#               365000 Mem[3] = 89 
#  
#               365000 Mem[4] = 7e 
#  
#               365000 Mem[5] = 45 
#  
#               365000 Mem[6] = 5d 
#  
#               365000 Mem[7] = 91 
#  
# 
# 
#               375000
#  Write Full= 0
# 
#               375000 Data read, Mem[7] = 91 
# 
#               375000 Data written, Mem[3] = c9 
# 
#               375000 Mem[0] = 6e 
#  
#               375000 Mem[1] = 8f 
#  
#               375000 Mem[2] = 3c 
#  
#               375000 Mem[3] = 89 
#  
#               375000 Mem[4] = 7e 
#  
#               375000 Mem[5] = 45 
#  
#               375000 Mem[6] = 5d 
#  
#               375000 Mem[7] = 91 
#  
# 
# 
#               385000
#  Write Full= 0
# 
#               385000 Data read, Mem[7] = 91 
# 
#               385000 Data written, Mem[4] = e3 
# 
#               385000 Mem[0] = 6e 
#  
#               385000 Mem[1] = 8f 
#  
#               385000 Mem[2] = 3c 
#  
#               385000 Mem[3] = c9 
#  
#               385000 Mem[4] = 7e 
#  
#               385000 Mem[5] = 45 
#  
#               385000 Mem[6] = 5d 
#  
#               385000 Mem[7] = 91 
#  
# 
# 
#               395000
#  Write Full= 0
# 
#               405000
#  Write Full= 0
# 
#               415000
#  Write Full= 0
# 
#               425000
#  Write Full= 0
# 
#               435000
#  Write Full= 0
# 
#               445000
#  Write Full= 0
# 
#               455000
#  Write Full= 0
# 
#               465000
#  Write Full= 0
# 
#               475000
#  Write Full= 0
# 
#               485000
#  Write Full= 0
# 
#               495000
#  Write Full= 0
# 
#               505000
#  Write Full= 0
# 
#               515000
#  Write Full= 0
# 
#               525000
#  Write Full= 0
# 
#               535000
#  Write Full= 0
# 
#               545000
#  Write Full= 0
# 
#               555000
#  Write Full= 0
# 
#               565000
#  Write Full= 0
# 
#               575000
#  Write Full= 0
# 
#               585000
#  Write Full= 0
# 
#               595000
#  Write Full= 0
# 
#               605000
#  Write Full= 0
# 
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
#                 5000
#  Write Full= x
# 
#                 5000
#  wr_gray_next = xxxx, wr_q2_rptr = xxxx 
# 
#                15000
#  Write Full= x
# 
#                15000
#  wr_gray_next = xxxx, wr_q2_rptr = xxxx 
# 
#                25000
#  Write Full= x
# 
#                25000
#  wr_gray_next = xxxx, wr_q2_rptr = xxxx 
# 
#                35000
#  Write Full= x
# 
#                35000
#  wr_gray_next = xxxx, wr_q2_rptr = xxxx 
# 
#                40000
#  Write Full= x
# 
#                40000
#  wr_gray_next = xxxx, wr_q2_rptr = xxxx 
# 
#                45000
#  Write Full= 0
# 
#                45000
#  wr_gray_next = 0000, wr_q2_rptr = 0000 
# 
#                55000
#  Write Full= 0
# 
#                55000
#  wr_gray_next = 0000, wr_q2_rptr = 0000 
# 
#                65000
#  Write Full= 0
# 
#                65000
#  wr_gray_next = 0000, wr_q2_rptr = 0000 
# 
#                75000
#  Write Full= 0
# 
#                75000
#  wr_gray_next = 0000, wr_q2_rptr = 0000 
# 
#                85000
#  Write Full= 0
# 
#                85000
#  wr_gray_next = 0001, wr_q2_rptr = 0000 
# 
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = 0 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#                95000
#  Write Full= 0
# 
#                95000
#  wr_gray_next = 0001, wr_q2_rptr = 0000 
# 
#               105000
#  Write Full= 0
# 
#               105000
#  wr_gray_next = 0011, wr_q2_rptr = 0000 
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = 38 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               115000
#  Write Full= 0
# 
#               115000
#  wr_gray_next = 0011, wr_q2_rptr = 0001 
# 
#               125000
#  Write Full= 0
# 
#               125000
#  wr_gray_next = 0010, wr_q2_rptr = 0001 
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = 86 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               135000
#  Write Full= 0
# 
#               135000
#  wr_gray_next = 0010, wr_q2_rptr = 0011 
# 
#               145000
#  Write Full= 0
# 
#               145000
#  wr_gray_next = 0110, wr_q2_rptr = 0011 
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = 5c 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               155000
#  Write Full= 0
# 
#               155000
#  wr_gray_next = 0110, wr_q2_rptr = 0010 
# 
#               165000
#  Write Full= 0
# 
#               165000
#  wr_gray_next = 0111, wr_q2_rptr = 0010 
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = ce 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               175000
#  Write Full= 0
# 
#               175000
#  wr_gray_next = 0111, wr_q2_rptr = 0110 
# 
#               185000
#  Write Full= 0
# 
#               185000
#  wr_gray_next = 0101, wr_q2_rptr = 0110 
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = c7 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               195000
#  Write Full= 0
# 
#               195000
#  wr_gray_next = 0101, wr_q2_rptr = 0111 
# 
#               205000
#  Write Full= 0
# 
#               205000
#  wr_gray_next = 0100, wr_q2_rptr = 0111 
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = c6 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               215000
#  Write Full= 0
# 
#               215000
#  wr_gray_next = 0100, wr_q2_rptr = 0101 
# 
#               225000
#  Write Full= 0
# 
#               225000
#  wr_gray_next = 1100, wr_q2_rptr = 0101 
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = f3 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               235000
#  Write Full= 0
# 
#               235000
#  wr_gray_next = 1100, wr_q2_rptr = 0100 
# 
#               245000
#  Write Full= 0
# 
#               245000
#  wr_gray_next = 1101, wr_q2_rptr = 0100 
# 
#               245000 Data read, Mem[5] = c7 
# 
#               245000 Data written, Mem[0] = c3 
# 
#               245000 Mem[0] = 0 
#  
#               245000 Mem[1] = 38 
#  
#               245000 Mem[2] = 86 
#  
#               245000 Mem[3] = 5c 
#  
#               245000 Mem[4] = ce 
#  
#               245000 Mem[5] = c7 
#  
#               245000 Mem[6] = c6 
#  
#               245000 Mem[7] = f3 
#  
# 
# 
#               255000
#  Write Full= 0
# 
#               255000
#  wr_gray_next = 1101, wr_q2_rptr = 1100 
# 
#               265000
#  Write Full= 0
# 
#               265000
#  wr_gray_next = 1111, wr_q2_rptr = 1100 
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[1] = 5f 
# 
#               265000 Mem[0] = c3 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               275000
#  Write Full= 0
# 
#               275000
#  wr_gray_next = 1111, wr_q2_rptr = 1101 
# 
#               285000
#  Write Full= 0
# 
#               285000
#  wr_gray_next = 1110, wr_q2_rptr = 1101 
# 
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[2] = 47 
# 
#               285000 Mem[0] = c3 
#  
#               285000 Mem[1] = 5f 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               295000
#  Write Full= 0
# 
#               295000
#  wr_gray_next = 1010, wr_q2_rptr = 1111 
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[3] = 89 
# 
#               295000 Mem[0] = c3 
#  
#               295000 Mem[1] = 5f 
#  
#               295000 Mem[2] = 47 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               305000
#  Write Full= 0
# 
#               305000
#  wr_gray_next = 1011, wr_q2_rptr = 1111 
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[4] = 7e 
# 
#               305000 Mem[0] = c3 
#  
#               305000 Mem[1] = 5f 
#  
#               305000 Mem[2] = 47 
#  
#               305000 Mem[3] = 89 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               315000
#  Write Full= 0
# 
#               315000
#  wr_gray_next = 1001, wr_q2_rptr = 1110 
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[5] = 45 
# 
#               315000 Mem[0] = c3 
#  
#               315000 Mem[1] = 5f 
#  
#               315000 Mem[2] = 47 
#  
#               315000 Mem[3] = 89 
#  
#               315000 Mem[4] = 7e 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               325000
#  Write Full= 0
# 
#               325000
#  wr_gray_next = 1000, wr_q2_rptr = 1110 
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[6] = 5d 
# 
#               325000 Mem[0] = c3 
#  
#               325000 Mem[1] = 5f 
#  
#               325000 Mem[2] = 47 
#  
#               325000 Mem[3] = 89 
#  
#               325000 Mem[4] = 7e 
#  
#               325000 Mem[5] = 45 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               335000
#  Write Full= 0
# 
#               335000
#  wr_gray_next = 0000, wr_q2_rptr = 1011 
# 
#               335000 Data read, Mem[7] = f3 
# 
#               335000 Data written, Mem[7] = 91 
# 
#               335000 Mem[0] = c3 
#  
#               335000 Mem[1] = 5f 
#  
#               335000 Mem[2] = 47 
#  
#               335000 Mem[3] = 89 
#  
#               335000 Mem[4] = 7e 
#  
#               335000 Mem[5] = 45 
#  
#               335000 Mem[6] = 5d 
#  
#               335000 Mem[7] = f3 
#  
# 
# 
#               345000
#  Write Full= 0
# 
#               345000
#  wr_gray_next = 0001, wr_q2_rptr = 1011 
# 
#               345000 Data read, Mem[7] = 91 
# 
#               345000 Data written, Mem[0] = 6e 
# 
#               345000 Mem[0] = c3 
#  
#               345000 Mem[1] = 5f 
#  
#               345000 Mem[2] = 47 
#  
#               345000 Mem[3] = 89 
#  
#               345000 Mem[4] = 7e 
#  
#               345000 Mem[5] = 45 
#  
#               345000 Mem[6] = 5d 
#  
#               345000 Mem[7] = 91 
#  
# 
# 
#               355000
#  Write Full= 0
# 
#               355000
#  wr_gray_next = 0011, wr_q2_rptr = 1000 
# 
#               355000 Data read, Mem[7] = 91 
# 
#               355000 Data written, Mem[1] = 8f 
# 
#               355000 Mem[0] = 6e 
#  
#               355000 Mem[1] = 5f 
#  
#               355000 Mem[2] = 47 
#  
#               355000 Mem[3] = 89 
#  
#               355000 Mem[4] = 7e 
#  
#               355000 Mem[5] = 45 
#  
#               355000 Mem[6] = 5d 
#  
#               355000 Mem[7] = 91 
#  
# 
# 
#               365000
#  Write Full= 0
# 
#               365000
#  wr_gray_next = 0010, wr_q2_rptr = 1000 
# 
#               365000 Data read, Mem[7] = 91 
# 
#               365000 Data written, Mem[2] = 3c 
# 
#               365000 Mem[0] = 6e 
#  
#               365000 Mem[1] = 8f 
#  
#               365000 Mem[2] = 47 
#  
#               365000 Mem[3] = 89 
#  
#               365000 Mem[4] = 7e 
#  
#               365000 Mem[5] = 45 
#  
#               365000 Mem[6] = 5d 
#  
#               365000 Mem[7] = 91 
#  
# 
# 
#               375000
#  Write Full= 0
# 
#               375000
#  wr_gray_next = 0110, wr_q2_rptr = 0001 
# 
#               375000 Data read, Mem[7] = 91 
# 
#               375000 Data written, Mem[3] = c9 
# 
#               375000 Mem[0] = 6e 
#  
#               375000 Mem[1] = 8f 
#  
#               375000 Mem[2] = 3c 
#  
#               375000 Mem[3] = 89 
#  
#               375000 Mem[4] = 7e 
#  
#               375000 Mem[5] = 45 
#  
#               375000 Mem[6] = 5d 
#  
#               375000 Mem[7] = 91 
#  
# 
# 
#               385000
#  Write Full= 0
# 
#               385000
#  wr_gray_next = 0111, wr_q2_rptr = 0001 
# 
#               385000 Data read, Mem[7] = 91 
# 
#               385000 Data written, Mem[4] = e3 
# 
#               385000 Mem[0] = 6e 
#  
#               385000 Mem[1] = 8f 
#  
#               385000 Mem[2] = 3c 
#  
#               385000 Mem[3] = c9 
#  
#               385000 Mem[4] = 7e 
#  
#               385000 Mem[5] = 45 
#  
#               385000 Mem[6] = 5d 
#  
#               385000 Mem[7] = 91 
#  
# 
# 
#               395000
#  Write Full= 0
# 
#               395000
#  wr_gray_next = 0111, wr_q2_rptr = 0010 
# 
#               405000
#  Write Full= 0
# 
#               405000
#  wr_gray_next = 0111, wr_q2_rptr = 0010 
# 
#               415000
#  Write Full= 0
# 
#               415000
#  wr_gray_next = 0111, wr_q2_rptr = 0111 
# 
#               425000
#  Write Full= 0
# 
#               425000
#  wr_gray_next = 0111, wr_q2_rptr = 0111 
# 
#               435000
#  Write Full= 0
# 
#               435000
#  wr_gray_next = 0111, wr_q2_rptr = 0111 
# 
#               445000
#  Write Full= 0
# 
#               445000
#  wr_gray_next = 0111, wr_q2_rptr = 0111 
# 
#               455000
#  Write Full= 0
# 
#               455000
#  wr_gray_next = 0111, wr_q2_rptr = 0111 
# 
#               465000
#  Write Full= 0
# 
#               465000
#  wr_gray_next = 0111, wr_q2_rptr = 0111 
# 
#               475000
#  Write Full= 0
# 
#               475000
#  wr_gray_next = 0111, wr_q2_rptr = 0111 
# 
#               485000
#  Write Full= 0
# 
#               485000
#  wr_gray_next = 0111, wr_q2_rptr = 0111 
# 
#               495000
#  Write Full= 0
# 
#               495000
#  wr_gray_next = 0111, wr_q2_rptr = 0111 
# 
#               505000
#  Write Full= 0
# 
#               505000
#  wr_gray_next = 0111, wr_q2_rptr = 0111 
# 
#               515000
#  Write Full= 0
# 
#               515000
#  wr_gray_next = 0111, wr_q2_rptr = 0111 
# 
#               525000
#  Write Full= 0
# 
#               525000
#  wr_gray_next = 0111, wr_q2_rptr = 0111 
# 
#               535000
#  Write Full= 0
# 
#               535000
#  wr_gray_next = 0111, wr_q2_rptr = 0111 
# 
#               545000
#  Write Full= 0
# 
#               545000
#  wr_gray_next = 0111, wr_q2_rptr = 0111 
# 
#               555000
#  Write Full= 0
# 
#               555000
#  wr_gray_next = 0111, wr_q2_rptr = 0111 
# 
#               565000
#  Write Full= 0
# 
#               565000
#  wr_gray_next = 0111, wr_q2_rptr = 0111 
# 
#               575000
#  Write Full= 0
# 
#               575000
#  wr_gray_next = 0111, wr_q2_rptr = 0111 
# 
#               585000
#  Write Full= 0
# 
#               585000
#  wr_gray_next = 0111, wr_q2_rptr = 0111 
# 
#               595000
#  Write Full= 0
# 
#               595000
#  wr_gray_next = 0111, wr_q2_rptr = 0111 
# 
#               605000
#  Write Full= 0
# 
#               605000
#  wr_gray_next = 0111, wr_q2_rptr = 0111 
# 
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
#                 5000
#  Write Full= x
# 
#                 5000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                15000
#  Write Full= x
# 
#                15000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                25000
#  Write Full= x
# 
#                25000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                35000
#  Write Full= x
# 
#                35000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                40000
#  Write Full= x
# 
#                40000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                45000
#  Write Full= 0
# 
#                45000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                55000
#  Write Full= 0
# 
#                55000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                65000
#  Write Full= 0
# 
#                65000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                75000
#  Write Full= 0
# 
#                75000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                85000
#  Write Full= 0
# 
#                85000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = 0 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#                95000
#  Write Full= 0
# 
#                95000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#               105000
#  Write Full= 0
# 
#               105000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = 38 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               115000
#  Write Full= 0
# 
#               115000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0001 
# 
#               125000
#  Write Full= 0
# 
#               125000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0001 
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = 86 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               135000
#  Write Full= 0
# 
#               135000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0011 
# 
#               145000
#  Write Full= 0
# 
#               145000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0011 
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = 5c 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               155000
#  Write Full= 0
# 
#               155000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0010 
# 
#               165000
#  Write Full= 0
# 
#               165000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0010 
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = ce 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               175000
#  Write Full= 0
# 
#               175000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0110 
# 
#               185000
#  Write Full= 0
# 
#               185000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0110 
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = c7 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               195000
#  Write Full= 0
# 
#               195000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0111 
# 
#               205000
#  Write Full= 0
# 
#               205000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0111 
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = c6 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               215000
#  Write Full= 0
# 
#               215000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0101 
# 
#               225000
#  Write Full= 0
# 
#               225000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0101 
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = f3 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               235000
#  Write Full= 0
# 
#               235000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0100 
# 
#               245000
#  Write Full= 0
# 
#               245000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0100 
# 
#               245000 Data read, Mem[5] = c7 
# 
#               245000 Data written, Mem[0] = c3 
# 
#               245000 Mem[0] = 0 
#  
#               245000 Mem[1] = 38 
#  
#               245000 Mem[2] = 86 
#  
#               245000 Mem[3] = 5c 
#  
#               245000 Mem[4] = ce 
#  
#               245000 Mem[5] = c7 
#  
#               245000 Mem[6] = c6 
#  
#               245000 Mem[7] = f3 
#  
# 
# 
#               255000
#  Write Full= 0
# 
#               255000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 1100 
# 
#               265000
#  Write Full= 0
# 
#               265000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 1100 
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[1] = 5f 
# 
#               265000 Mem[0] = c3 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               275000
#  Write Full= 0
# 
#               275000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 1101 
# 
#               285000
#  Write Full= 0
# 
#               285000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 1101 
# 
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[2] = 47 
# 
#               285000 Mem[0] = c3 
#  
#               285000 Mem[1] = 5f 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               295000
#  Write Full= 0
# 
#               295000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 1111 
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[3] = 89 
# 
#               295000 Mem[0] = c3 
#  
#               295000 Mem[1] = 5f 
#  
#               295000 Mem[2] = 47 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               305000
#  Write Full= 0
# 
#               305000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 1111 
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[4] = 7e 
# 
#               305000 Mem[0] = c3 
#  
#               305000 Mem[1] = 5f 
#  
#               305000 Mem[2] = 47 
#  
#               305000 Mem[3] = 89 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               315000
#  Write Full= 0
# 
#               315000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1110 
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[5] = 45 
# 
#               315000 Mem[0] = c3 
#  
#               315000 Mem[1] = 5f 
#  
#               315000 Mem[2] = 47 
#  
#               315000 Mem[3] = 89 
#  
#               315000 Mem[4] = 7e 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               325000
#  Write Full= 0
# 
#               325000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1110 
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[6] = 5d 
# 
#               325000 Mem[0] = c3 
#  
#               325000 Mem[1] = 5f 
#  
#               325000 Mem[2] = 47 
#  
#               325000 Mem[3] = 89 
#  
#               325000 Mem[4] = 7e 
#  
#               325000 Mem[5] = 45 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               335000
#  Write Full= 0
# 
#               335000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1011 
# 
#               335000 Data read, Mem[7] = f3 
# 
#               335000 Data written, Mem[7] = 91 
# 
#               335000 Mem[0] = c3 
#  
#               335000 Mem[1] = 5f 
#  
#               335000 Mem[2] = 47 
#  
#               335000 Mem[3] = 89 
#  
#               335000 Mem[4] = 7e 
#  
#               335000 Mem[5] = 45 
#  
#               335000 Mem[6] = 5d 
#  
#               335000 Mem[7] = f3 
#  
# 
# 
#               345000
#  Write Full= 0
# 
#               345000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1011 
# 
#               345000 Data read, Mem[7] = 91 
# 
#               345000 Data written, Mem[0] = 6e 
# 
#               345000 Mem[0] = c3 
#  
#               345000 Mem[1] = 5f 
#  
#               345000 Mem[2] = 47 
#  
#               345000 Mem[3] = 89 
#  
#               345000 Mem[4] = 7e 
#  
#               345000 Mem[5] = 45 
#  
#               345000 Mem[6] = 5d 
#  
#               345000 Mem[7] = 91 
#  
# 
# 
#               355000
#  Write Full= 0
# 
#               355000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1000 
# 
#               355000 Data read, Mem[7] = 91 
# 
#               355000 Data written, Mem[1] = 8f 
# 
#               355000 Mem[0] = 6e 
#  
#               355000 Mem[1] = 5f 
#  
#               355000 Mem[2] = 47 
#  
#               355000 Mem[3] = 89 
#  
#               355000 Mem[4] = 7e 
#  
#               355000 Mem[5] = 45 
#  
#               355000 Mem[6] = 5d 
#  
#               355000 Mem[7] = 91 
#  
# 
# 
#               365000
#  Write Full= 0
# 
#               365000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1000 
# 
#               365000 Data read, Mem[7] = 91 
# 
#               365000 Data written, Mem[2] = 3c 
# 
#               365000 Mem[0] = 6e 
#  
#               365000 Mem[1] = 8f 
#  
#               365000 Mem[2] = 47 
#  
#               365000 Mem[3] = 89 
#  
#               365000 Mem[4] = 7e 
#  
#               365000 Mem[5] = 45 
#  
#               365000 Mem[6] = 5d 
#  
#               365000 Mem[7] = 91 
#  
# 
# 
#               375000
#  Write Full= 0
# 
#               375000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0001 
# 
#               375000 Data read, Mem[7] = 91 
# 
#               375000 Data written, Mem[3] = c9 
# 
#               375000 Mem[0] = 6e 
#  
#               375000 Mem[1] = 8f 
#  
#               375000 Mem[2] = 3c 
#  
#               375000 Mem[3] = 89 
#  
#               375000 Mem[4] = 7e 
#  
#               375000 Mem[5] = 45 
#  
#               375000 Mem[6] = 5d 
#  
#               375000 Mem[7] = 91 
#  
# 
# 
#               385000
#  Write Full= 0
# 
#               385000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0001 
# 
#               385000 Data read, Mem[7] = 91 
# 
#               385000 Data written, Mem[4] = e3 
# 
#               385000 Mem[0] = 6e 
#  
#               385000 Mem[1] = 8f 
#  
#               385000 Mem[2] = 3c 
#  
#               385000 Mem[3] = c9 
#  
#               385000 Mem[4] = 7e 
#  
#               385000 Mem[5] = 45 
#  
#               385000 Mem[6] = 5d 
#  
#               385000 Mem[7] = 91 
#  
# 
# 
#               395000
#  Write Full= 0
# 
#               395000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0010 
# 
#               405000
#  Write Full= 0
# 
#               405000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0010 
# 
#               415000
#  Write Full= 0
# 
#               415000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               425000
#  Write Full= 0
# 
#               425000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               435000
#  Write Full= 0
# 
#               435000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               445000
#  Write Full= 0
# 
#               445000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               455000
#  Write Full= 0
# 
#               455000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               465000
#  Write Full= 0
# 
#               465000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               475000
#  Write Full= 0
# 
#               475000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               485000
#  Write Full= 0
# 
#               485000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               495000
#  Write Full= 0
# 
#               495000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               505000
#  Write Full= 0
# 
#               505000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               515000
#  Write Full= 0
# 
#               515000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               525000
#  Write Full= 0
# 
#               525000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               535000
#  Write Full= 0
# 
#               535000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               545000
#  Write Full= 0
# 
#               545000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               555000
#  Write Full= 0
# 
#               555000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               565000
#  Write Full= 0
# 
#               565000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               575000
#  Write Full= 0
# 
#               575000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               585000
#  Write Full= 0
# 
#               585000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               595000
#  Write Full= 0
# 
#               595000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               605000
#  Write Full= 0
# 
#               605000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
 run -all
#                 5000
#  Write Full= x
# 
#                 5000
#  Write Address = xxx
# 
#                 5000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                15000
#  Write Full= x
# 
#                15000
#  Write Address = xxx
# 
#                15000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                25000
#  Write Full= x
# 
#                25000
#  Write Address = xxx
# 
#                25000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                35000
#  Write Full= x
# 
#                35000
#  Write Address = xxx
# 
#                35000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                40000
#  Write Full= x
# 
#                40000
#  Write Address = xxx
# 
#                40000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                45000
#  Write Full= 0
# 
#                45000
#  Write Address = 000
# 
#                45000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                55000
#  Write Full= 0
# 
#                55000
#  Write Address = 000
# 
#                55000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                65000
#  Write Full= 0
# 
#                65000
#  Write Address = 000
# 
#                65000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                75000
#  Write Full= 0
# 
#                75000
#  Write Address = 000
# 
#                75000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                85000
#  Write Full= 0
# 
#                85000
#  Write Address = 000
# 
#                85000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = 0 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#                95000
#  Write Full= 0
# 
#                95000
#  Write Address = 001
# 
#                95000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#               105000
#  Write Full= 0
# 
#               105000
#  Write Address = 001
# 
#               105000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = 38 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               115000
#  Write Full= 0
# 
#               115000
#  Write Address = 010
# 
#               115000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0001 
# 
#               125000
#  Write Full= 0
# 
#               125000
#  Write Address = 010
# 
#               125000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0001 
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = 86 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               135000
#  Write Full= 0
# 
#               135000
#  Write Address = 011
# 
#               135000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0011 
# 
#               145000
#  Write Full= 0
# 
#               145000
#  Write Address = 011
# 
#               145000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0011 
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = 5c 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               155000
#  Write Full= 0
# 
#               155000
#  Write Address = 100
# 
#               155000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0010 
# 
#               165000
#  Write Full= 0
# 
#               165000
#  Write Address = 100
# 
#               165000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0010 
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = ce 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               175000
#  Write Full= 0
# 
#               175000
#  Write Address = 101
# 
#               175000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0110 
# 
#               185000
#  Write Full= 0
# 
#               185000
#  Write Address = 101
# 
#               185000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0110 
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = c7 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               195000
#  Write Full= 0
# 
#               195000
#  Write Address = 110
# 
#               195000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0111 
# 
#               205000
#  Write Full= 0
# 
#               205000
#  Write Address = 110
# 
#               205000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0111 
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = c6 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               215000
#  Write Full= 0
# 
#               215000
#  Write Address = 111
# 
#               215000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0101 
# 
#               225000
#  Write Full= 0
# 
#               225000
#  Write Address = 111
# 
#               225000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0101 
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = f3 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               235000
#  Write Full= 0
# 
#               235000
#  Write Address = 000
# 
#               235000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0100 
# 
#               245000
#  Write Full= 0
# 
#               245000
#  Write Address = 000
# 
#               245000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0100 
# 
#               245000 Data read, Mem[5] = c7 
# 
#               245000 Data written, Mem[0] = c3 
# 
#               245000 Mem[0] = 0 
#  
#               245000 Mem[1] = 38 
#  
#               245000 Mem[2] = 86 
#  
#               245000 Mem[3] = 5c 
#  
#               245000 Mem[4] = ce 
#  
#               245000 Mem[5] = c7 
#  
#               245000 Mem[6] = c6 
#  
#               245000 Mem[7] = f3 
#  
# 
# 
#               255000
#  Write Full= 0
# 
#               255000
#  Write Address = 001
# 
#               255000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 1100 
# 
#               265000
#  Write Full= 0
# 
#               265000
#  Write Address = 001
# 
#               265000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 1100 
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[1] = 5f 
# 
#               265000 Mem[0] = c3 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               275000
#  Write Full= 0
# 
#               275000
#  Write Address = 010
# 
#               275000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 1101 
# 
#               285000
#  Write Full= 0
# 
#               285000
#  Write Address = 010
# 
#               285000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 1101 
# 
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[2] = 47 
# 
#               285000 Mem[0] = c3 
#  
#               285000 Mem[1] = 5f 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               295000
#  Write Full= 0
# 
#               295000
#  Write Address = 011
# 
#               295000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 1111 
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[3] = 89 
# 
#               295000 Mem[0] = c3 
#  
#               295000 Mem[1] = 5f 
#  
#               295000 Mem[2] = 47 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               305000
#  Write Full= 0
# 
#               305000
#  Write Address = 100
# 
#               305000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 1111 
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[4] = 7e 
# 
#               305000 Mem[0] = c3 
#  
#               305000 Mem[1] = 5f 
#  
#               305000 Mem[2] = 47 
#  
#               305000 Mem[3] = 89 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               315000
#  Write Full= 0
# 
#               315000
#  Write Address = 101
# 
#               315000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1110 
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[5] = 45 
# 
#               315000 Mem[0] = c3 
#  
#               315000 Mem[1] = 5f 
#  
#               315000 Mem[2] = 47 
#  
#               315000 Mem[3] = 89 
#  
#               315000 Mem[4] = 7e 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               325000
#  Write Full= 0
# 
#               325000
#  Write Address = 110
# 
#               325000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1110 
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[6] = 5d 
# 
#               325000 Mem[0] = c3 
#  
#               325000 Mem[1] = 5f 
#  
#               325000 Mem[2] = 47 
#  
#               325000 Mem[3] = 89 
#  
#               325000 Mem[4] = 7e 
#  
#               325000 Mem[5] = 45 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               335000
#  Write Full= 0
# 
#               335000
#  Write Address = 111
# 
#               335000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1011 
# 
#               335000 Data read, Mem[7] = f3 
# 
#               335000 Data written, Mem[7] = 91 
# 
#               335000 Mem[0] = c3 
#  
#               335000 Mem[1] = 5f 
#  
#               335000 Mem[2] = 47 
#  
#               335000 Mem[3] = 89 
#  
#               335000 Mem[4] = 7e 
#  
#               335000 Mem[5] = 45 
#  
#               335000 Mem[6] = 5d 
#  
#               335000 Mem[7] = f3 
#  
# 
# 
#               345000
#  Write Full= 0
# 
#               345000
#  Write Address = 000
# 
#               345000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1011 
# 
#               345000 Data read, Mem[7] = 91 
# 
#               345000 Data written, Mem[0] = 6e 
# 
#               345000 Mem[0] = c3 
#  
#               345000 Mem[1] = 5f 
#  
#               345000 Mem[2] = 47 
#  
#               345000 Mem[3] = 89 
#  
#               345000 Mem[4] = 7e 
#  
#               345000 Mem[5] = 45 
#  
#               345000 Mem[6] = 5d 
#  
#               345000 Mem[7] = 91 
#  
# 
# 
#               355000
#  Write Full= 0
# 
#               355000
#  Write Address = 001
# 
#               355000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1000 
# 
#               355000 Data read, Mem[7] = 91 
# 
#               355000 Data written, Mem[1] = 8f 
# 
#               355000 Mem[0] = 6e 
#  
#               355000 Mem[1] = 5f 
#  
#               355000 Mem[2] = 47 
#  
#               355000 Mem[3] = 89 
#  
#               355000 Mem[4] = 7e 
#  
#               355000 Mem[5] = 45 
#  
#               355000 Mem[6] = 5d 
#  
#               355000 Mem[7] = 91 
#  
# 
# 
#               365000
#  Write Full= 0
# 
#               365000
#  Write Address = 010
# 
#               365000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1000 
# 
#               365000 Data read, Mem[7] = 91 
# 
#               365000 Data written, Mem[2] = 3c 
# 
#               365000 Mem[0] = 6e 
#  
#               365000 Mem[1] = 8f 
#  
#               365000 Mem[2] = 47 
#  
#               365000 Mem[3] = 89 
#  
#               365000 Mem[4] = 7e 
#  
#               365000 Mem[5] = 45 
#  
#               365000 Mem[6] = 5d 
#  
#               365000 Mem[7] = 91 
#  
# 
# 
#               375000
#  Write Full= 0
# 
#               375000
#  Write Address = 011
# 
#               375000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0001 
# 
#               375000 Data read, Mem[7] = 91 
# 
#               375000 Data written, Mem[3] = c9 
# 
#               375000 Mem[0] = 6e 
#  
#               375000 Mem[1] = 8f 
#  
#               375000 Mem[2] = 3c 
#  
#               375000 Mem[3] = 89 
#  
#               375000 Mem[4] = 7e 
#  
#               375000 Mem[5] = 45 
#  
#               375000 Mem[6] = 5d 
#  
#               375000 Mem[7] = 91 
#  
# 
# 
#               385000
#  Write Full= 0
# 
#               385000
#  Write Address = 100
# 
#               385000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0001 
# 
#               385000 Data read, Mem[7] = 91 
# 
#               385000 Data written, Mem[4] = e3 
# 
#               385000 Mem[0] = 6e 
#  
#               385000 Mem[1] = 8f 
#  
#               385000 Mem[2] = 3c 
#  
#               385000 Mem[3] = c9 
#  
#               385000 Mem[4] = 7e 
#  
#               385000 Mem[5] = 45 
#  
#               385000 Mem[6] = 5d 
#  
#               385000 Mem[7] = 91 
#  
# 
# 
#               395000
#  Write Full= 0
# 
#               395000
#  Write Address = 101
# 
#               395000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0010 
# 
#               405000
#  Write Full= 0
# 
#               405000
#  Write Address = 101
# 
#               405000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0010 
# 
#               415000
#  Write Full= 0
# 
#               415000
#  Write Address = 101
# 
#               415000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               425000
#  Write Full= 0
# 
#               425000
#  Write Address = 101
# 
#               425000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               435000
#  Write Full= 0
# 
#               435000
#  Write Address = 101
# 
#               435000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               445000
#  Write Full= 0
# 
#               445000
#  Write Address = 101
# 
#               445000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               455000
#  Write Full= 0
# 
#               455000
#  Write Address = 101
# 
#               455000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               465000
#  Write Full= 0
# 
#               465000
#  Write Address = 101
# 
#               465000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               475000
#  Write Full= 0
# 
#               475000
#  Write Address = 101
# 
#               475000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               485000
#  Write Full= 0
# 
#               485000
#  Write Address = 101
# 
#               485000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               495000
#  Write Full= 0
# 
#               495000
#  Write Address = 101
# 
#               495000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               505000
#  Write Full= 0
# 
#               505000
#  Write Address = 101
# 
#               505000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               515000
#  Write Full= 0
# 
#               515000
#  Write Address = 101
# 
#               515000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               525000
#  Write Full= 0
# 
#               525000
#  Write Address = 101
# 
#               525000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               535000
#  Write Full= 0
# 
#               535000
#  Write Address = 101
# 
#               535000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               545000
#  Write Full= 0
# 
#               545000
#  Write Address = 101
# 
#               545000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               555000
#  Write Full= 0
# 
#               555000
#  Write Address = 101
# 
#               555000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               565000
#  Write Full= 0
# 
#               565000
#  Write Address = 101
# 
#               565000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               575000
#  Write Full= 0
# 
#               575000
#  Write Address = 101
# 
#               575000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               585000
#  Write Full= 0
# 
#               585000
#  Write Address = 101
# 
#               585000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               595000
#  Write Full= 0
# 
#               595000
#  Write Address = 101
# 
#               595000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               605000
#  Write Full= 0
# 
#               605000
#  Write Address = 101
# 
#               605000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f 
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
#                 5000
#  Write Full= x
# 
#                 5000
#  Write Address = xxx
# 
#                 5000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                15000
#  Write Full= x
# 
#                15000
#  Write Address = xxx
# 
#                15000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                25000
#  Write Full= x
# 
#                25000
#  Write Address = xxx
# 
#                25000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                35000
#  Write Full= x
# 
#                35000
#  Write Address = xxx
# 
#                35000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                40000
#  Write Full= x
# 
#                40000
#  Write Address = xxx
# 
#                40000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                45000
#  Write Full= 0
# 
#                45000
#  Write Address = 000
# 
#                45000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                55000
#  Write Full= 0
# 
#                55000
#  Write Address = 000
# 
#                55000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                65000
#  Write Full= 0
# 
#                65000
#  Write Address = 000
# 
#                65000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                75000
#  Write Full= 0
# 
#                75000
#  Write Address = 000
# 
#                75000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                85000
#  Write Full= 0
# 
#                85000
#  Write Address = 000
# 
#                85000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = 0 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#                95000
#  Write Full= 0
# 
#                95000
#  Write Address = 001
# 
#                95000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#               105000
#  Write Full= 0
# 
#               105000
#  Write Address = 001
# 
#               105000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = 38 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               115000
#  Write Full= 0
# 
#               115000
#  Write Address = 010
# 
#               115000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0001 
# 
#               125000
#  Write Full= 0
# 
#               125000
#  Write Address = 010
# 
#               125000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0001 
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = 86 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               135000
#  Write Full= 0
# 
#               135000
#  Write Address = 011
# 
#               135000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0011 
# 
#               145000
#  Write Full= 0
# 
#               145000
#  Write Address = 011
# 
#               145000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0011 
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = 5c 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               155000
#  Write Full= 0
# 
#               155000
#  Write Address = 100
# 
#               155000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0010 
# 
#               165000
#  Write Full= 0
# 
#               165000
#  Write Address = 100
# 
#               165000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0010 
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = ce 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               175000
#  Write Full= 0
# 
#               175000
#  Write Address = 101
# 
#               175000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0110 
# 
#               185000
#  Write Full= 0
# 
#               185000
#  Write Address = 101
# 
#               185000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0110 
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = c7 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               195000
#  Write Full= 0
# 
#               195000
#  Write Address = 110
# 
#               195000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0111 
# 
#               205000
#  Write Full= 0
# 
#               205000
#  Write Address = 110
# 
#               205000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0111 
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = c6 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               215000
#  Write Full= 0
# 
#               215000
#  Write Address = 111
# 
#               215000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0101 
# 
#               225000
#  Write Full= 0
# 
#               225000
#  Write Address = 111
# 
#               225000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0101 
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = f3 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               235000
#  Write Full= 0
# 
#               235000
#  Write Address = 000
# 
#               235000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0100 
# 
#               245000
#  Write Full= 0
# 
#               245000
#  Write Address = 000
# 
#               245000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0100 
# 
#               245000 Data read, Mem[5] = c7 
# 
#               245000 Data written, Mem[0] = c3 
# 
#               245000 Mem[0] = 0 
#  
#               245000 Mem[1] = 38 
#  
#               245000 Mem[2] = 86 
#  
#               245000 Mem[3] = 5c 
#  
#               245000 Mem[4] = ce 
#  
#               245000 Mem[5] = c7 
#  
#               245000 Mem[6] = c6 
#  
#               245000 Mem[7] = f3 
#  
# 
# 
#               255000
#  Write Full= 0
# 
#               255000
#  Write Address = 001
# 
#               255000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 1100 
# 
#               265000
#  Write Full= 0
# 
#               265000
#  Write Address = 001
# 
#               265000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 1100 
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[1] = 5f 
# 
#               265000 Mem[0] = c3 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               275000
#  Write Full= 0
# 
#               275000
#  Write Address = 010
# 
#               275000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 1101 
# 
#               285000
#  Write Full= 0
# 
#               285000
#  Write Address = 010
# 
#               285000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 1101 
# 
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[2] = 47 
# 
#               285000 Mem[0] = c3 
#  
#               285000 Mem[1] = 5f 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               295000
#  Write Full= 0
# 
#               295000
#  Write Address = 011
# 
#               295000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 1111 
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[3] = 89 
# 
#               295000 Mem[0] = c3 
#  
#               295000 Mem[1] = 5f 
#  
#               295000 Mem[2] = 47 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               305000
#  Write Full= 0
# 
#               305000
#  Write Address = 100
# 
#               305000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 1111 
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[4] = 7e 
# 
#               305000 Mem[0] = c3 
#  
#               305000 Mem[1] = 5f 
#  
#               305000 Mem[2] = 47 
#  
#               305000 Mem[3] = 89 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               315000
#  Write Full= 0
# 
#               315000
#  Write Address = 101
# 
#               315000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1110 
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[5] = 45 
# 
#               315000 Mem[0] = c3 
#  
#               315000 Mem[1] = 5f 
#  
#               315000 Mem[2] = 47 
#  
#               315000 Mem[3] = 89 
#  
#               315000 Mem[4] = 7e 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               325000
#  Write Full= 0
# 
#               325000
#  Write Address = 110
# 
#               325000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1110 
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[6] = 5d 
# 
#               325000 Mem[0] = c3 
#  
#               325000 Mem[1] = 5f 
#  
#               325000 Mem[2] = 47 
#  
#               325000 Mem[3] = 89 
#  
#               325000 Mem[4] = 7e 
#  
#               325000 Mem[5] = 45 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               335000
#  Write Full= 0
# 
#               335000
#  Write Address = 111
# 
#               335000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1011 
# 
#               335000 Data read, Mem[7] = f3 
# 
#               335000 Data written, Mem[7] = 91 
# 
#               335000 Mem[0] = c3 
#  
#               335000 Mem[1] = 5f 
#  
#               335000 Mem[2] = 47 
#  
#               335000 Mem[3] = 89 
#  
#               335000 Mem[4] = 7e 
#  
#               335000 Mem[5] = 45 
#  
#               335000 Mem[6] = 5d 
#  
#               335000 Mem[7] = f3 
#  
# 
# 
#               345000
#  Write Full= 0
# 
#               345000
#  Write Address = 000
# 
#               345000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1011 
# 
#               345000 Data read, Mem[7] = 91 
# 
#               345000 Data written, Mem[0] = 6e 
# 
#               345000 Mem[0] = c3 
#  
#               345000 Mem[1] = 5f 
#  
#               345000 Mem[2] = 47 
#  
#               345000 Mem[3] = 89 
#  
#               345000 Mem[4] = 7e 
#  
#               345000 Mem[5] = 45 
#  
#               345000 Mem[6] = 5d 
#  
#               345000 Mem[7] = 91 
#  
# 
# 
#               355000
#  Write Full= 0
# 
#               355000
#  Write Address = 001
# 
#               355000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1000 
# 
#               355000 Data read, Mem[7] = 91 
# 
#               355000 Data written, Mem[1] = 8f 
# 
#               355000 Mem[0] = 6e 
#  
#               355000 Mem[1] = 5f 
#  
#               355000 Mem[2] = 47 
#  
#               355000 Mem[3] = 89 
#  
#               355000 Mem[4] = 7e 
#  
#               355000 Mem[5] = 45 
#  
#               355000 Mem[6] = 5d 
#  
#               355000 Mem[7] = 91 
#  
# 
# 
#               365000
#  Write Full= 0
# 
#               365000
#  Write Address = 010
# 
#               365000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1000 
# 
#               365000 Data read, Mem[7] = 91 
# 
#               365000 Data written, Mem[2] = 3c 
# 
#               365000 Mem[0] = 6e 
#  
#               365000 Mem[1] = 8f 
#  
#               365000 Mem[2] = 47 
#  
#               365000 Mem[3] = 89 
#  
#               365000 Mem[4] = 7e 
#  
#               365000 Mem[5] = 45 
#  
#               365000 Mem[6] = 5d 
#  
#               365000 Mem[7] = 91 
#  
# 
# 
#               375000
#  Write Full= 0
# 
#               375000
#  Write Address = 011
# 
#               375000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0001 
# 
#               375000 Data read, Mem[7] = 91 
# 
#               375000 Data written, Mem[3] = c9 
# 
#               375000 Mem[0] = 6e 
#  
#               375000 Mem[1] = 8f 
#  
#               375000 Mem[2] = 3c 
#  
#               375000 Mem[3] = 89 
#  
#               375000 Mem[4] = 7e 
#  
#               375000 Mem[5] = 45 
#  
#               375000 Mem[6] = 5d 
#  
#               375000 Mem[7] = 91 
#  
# 
# 
#               385000
#  Write Full= 0
# 
#               385000
#  Write Address = 100
# 
#               385000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0001 
# 
#               385000 Data read, Mem[7] = 91 
# 
#               385000 Data written, Mem[4] = e3 
# 
#               385000 Mem[0] = 6e 
#  
#               385000 Mem[1] = 8f 
#  
#               385000 Mem[2] = 3c 
#  
#               385000 Mem[3] = c9 
#  
#               385000 Mem[4] = 7e 
#  
#               385000 Mem[5] = 45 
#  
#               385000 Mem[6] = 5d 
#  
#               385000 Mem[7] = 91 
#  
# 
# 
#               395000
#  Write Full= 0
# 
#               395000
#  Write Address = 101
# 
#               395000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0010 
# 
#               405000
#  Write Full= 0
# 
#               405000
#  Write Address = 101
# 
#               405000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0010 
# 
#               415000
#  Write Full= 0
# 
#               415000
#  Write Address = 101
# 
#               415000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               425000
#  Write Full= 0
# 
#               425000
#  Write Address = 101
# 
#               425000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               435000
#  Write Full= 0
# 
#               435000
#  Write Address = 101
# 
#               435000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               445000
#  Write Full= 0
# 
#               445000
#  Write Address = 101
# 
#               445000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               455000
#  Write Full= 0
# 
#               455000
#  Write Address = 101
# 
#               455000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               465000
#  Write Full= 0
# 
#               465000
#  Write Address = 101
# 
#               465000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               475000
#  Write Full= 0
# 
#               475000
#  Write Address = 101
# 
#               475000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               485000
#  Write Full= 0
# 
#               485000
#  Write Address = 101
# 
#               485000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               495000
#  Write Full= 0
# 
#               495000
#  Write Address = 101
# 
#               495000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               505000
#  Write Full= 0
# 
#               505000
#  Write Address = 101
# 
#               505000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               515000
#  Write Full= 0
# 
#               515000
#  Write Address = 101
# 
#               515000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               525000
#  Write Full= 0
# 
#               525000
#  Write Address = 101
# 
#               525000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               535000
#  Write Full= 0
# 
#               535000
#  Write Address = 101
# 
#               535000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               545000
#  Write Full= 0
# 
#               545000
#  Write Address = 101
# 
#               545000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               555000
#  Write Full= 0
# 
#               555000
#  Write Address = 101
# 
#               555000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               565000
#  Write Full= 0
# 
#               565000
#  Write Address = 101
# 
#               565000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               575000
#  Write Full= 0
# 
#               575000
#  Write Address = 101
# 
#               575000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               585000
#  Write Full= 0
# 
#               585000
#  Write Address = 101
# 
#               585000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               595000
#  Write Full= 0
# 
#               595000
#  Write Address = 101
# 
#               595000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               605000
#  Write Full= 0
# 
#               605000
#  Write Address = 101
# 
#               605000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
#                 5000
#  Write Full= x
# 
#                 5000
#  Write Address = xxx
# 
#                 5000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                15000
#  Write Full= x
# 
#                15000
#  Write Address = xxx
# 
#                15000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                25000
#  Write Full= x
# 
#                25000
#  Write Address = xxx
# 
#                25000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                35000
#  Write Full= x
# 
#                35000
#  Write Address = xxx
# 
#                35000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                40000
#  Write Full= 0
# 
#                40000
#  Write Address = 000
# 
#                40000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                45000
#  Write Full= 0
# 
#                45000
#  Write Address = 000
# 
#                45000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                55000
#  Write Full= 0
# 
#                55000
#  Write Address = 000
# 
#                55000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                65000
#  Write Full= 0
# 
#                65000
#  Write Address = 000
# 
#                65000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                75000
#  Write Full= 0
# 
#                75000
#  Write Address = 000
# 
#                75000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = 0 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#                85000
#  Write Full= 0
# 
#                85000
#  Write Address = 001
# 
#                85000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#                95000
#  Write Full= 0
# 
#                95000
#  Write Address = 001
# 
#                95000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = 38 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               105000
#  Write Full= 0
# 
#               105000
#  Write Address = 010
# 
#               105000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0000 
# 
#               115000
#  Write Full= 0
# 
#               115000
#  Write Address = 010
# 
#               115000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0001 
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = 86 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               125000
#  Write Full= 0
# 
#               125000
#  Write Address = 011
# 
#               125000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0001 
# 
#               135000
#  Write Full= 0
# 
#               135000
#  Write Address = 011
# 
#               135000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0011 
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = 5c 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               145000
#  Write Full= 0
# 
#               145000
#  Write Address = 100
# 
#               145000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0011 
# 
#               155000
#  Write Full= 0
# 
#               155000
#  Write Address = 100
# 
#               155000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0010 
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = ce 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               165000
#  Write Full= 0
# 
#               165000
#  Write Address = 101
# 
#               165000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0010 
# 
#               175000
#  Write Full= 0
# 
#               175000
#  Write Address = 101
# 
#               175000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0110 
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = c7 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               185000
#  Write Full= 0
# 
#               185000
#  Write Address = 110
# 
#               185000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0110 
# 
#               195000
#  Write Full= 0
# 
#               195000
#  Write Address = 110
# 
#               195000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0111 
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = c6 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               205000
#  Write Full= 0
# 
#               205000
#  Write Address = 111
# 
#               205000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0111 
# 
#               215000
#  Write Full= 0
# 
#               215000
#  Write Address = 111
# 
#               215000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0101 
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = f3 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               225000
#  Write Full= 0
# 
#               225000
#  Write Address = 000
# 
#               225000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0101 
# 
#               235000
#  Write Full= 0
# 
#               235000
#  Write Address = 000
# 
#               235000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0100 
# 
#               245000 Data read, Mem[5] = c7 
# 
#               245000 Data written, Mem[0] = c3 
# 
#               245000 Mem[0] = 0 
#  
#               245000 Mem[1] = 38 
#  
#               245000 Mem[2] = 86 
#  
#               245000 Mem[3] = 5c 
#  
#               245000 Mem[4] = ce 
#  
#               245000 Mem[5] = c7 
#  
#               245000 Mem[6] = c6 
#  
#               245000 Mem[7] = f3 
#  
# 
# 
#               245000
#  Write Full= 0
# 
#               245000
#  Write Address = 001
# 
#               245000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0100 
# 
#               255000
#  Write Full= 0
# 
#               255000
#  Write Address = 001
# 
#               255000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 1100 
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[1] = 5f 
# 
#               265000 Mem[0] = c3 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               265000
#  Write Full= 0
# 
#               265000
#  Write Address = 010
# 
#               265000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 1100 
# 
#               275000
#  Write Full= 0
# 
#               275000
#  Write Address = 010
# 
#               275000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 1101 
# 
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[2] = 47 
# 
#               285000 Mem[0] = c3 
#  
#               285000 Mem[1] = 5f 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               285000
#  Write Full= 0
# 
#               285000
#  Write Address = 011
# 
#               285000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 1101 
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[3] = 89 
# 
#               295000 Mem[0] = c3 
#  
#               295000 Mem[1] = 5f 
#  
#               295000 Mem[2] = 47 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               295000
#  Write Full= 0
# 
#               295000
#  Write Address = 100
# 
#               295000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 1111 
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[4] = 7e 
# 
#               305000 Mem[0] = c3 
#  
#               305000 Mem[1] = 5f 
#  
#               305000 Mem[2] = 47 
#  
#               305000 Mem[3] = 89 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               305000
#  Write Full= 0
# 
#               305000
#  Write Address = 101
# 
#               305000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[5] = 45 
# 
#               315000 Mem[0] = c3 
#  
#               315000 Mem[1] = 5f 
#  
#               315000 Mem[2] = 47 
#  
#               315000 Mem[3] = 89 
#  
#               315000 Mem[4] = 7e 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               315000
#  Write Full= 0
# 
#               315000
#  Write Address = 110
# 
#               315000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1110 
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[6] = 5d 
# 
#               325000 Mem[0] = c3 
#  
#               325000 Mem[1] = 5f 
#  
#               325000 Mem[2] = 47 
#  
#               325000 Mem[3] = 89 
#  
#               325000 Mem[4] = 7e 
#  
#               325000 Mem[5] = 45 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               325000
#  Write Full= 0
# 
#               325000
#  Write Address = 111
# 
#               325000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1110 
# 
#               335000 Data read, Mem[7] = f3 
# 
#               335000 Data written, Mem[7] = 91 
# 
#               335000 Mem[0] = c3 
#  
#               335000 Mem[1] = 5f 
#  
#               335000 Mem[2] = 47 
#  
#               335000 Mem[3] = 89 
#  
#               335000 Mem[4] = 7e 
#  
#               335000 Mem[5] = 45 
#  
#               335000 Mem[6] = 5d 
#  
#               335000 Mem[7] = f3 
#  
# 
# 
#               335000
#  Write Full= 0
# 
#               335000
#  Write Address = 000
# 
#               335000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1011 
# 
#               345000 Data read, Mem[7] = 91 
# 
#               345000 Data written, Mem[0] = 6e 
# 
#               345000 Mem[0] = c3 
#  
#               345000 Mem[1] = 5f 
#  
#               345000 Mem[2] = 47 
#  
#               345000 Mem[3] = 89 
#  
#               345000 Mem[4] = 7e 
#  
#               345000 Mem[5] = 45 
#  
#               345000 Mem[6] = 5d 
#  
#               345000 Mem[7] = 91 
#  
# 
# 
#               345000
#  Write Full= 0
# 
#               345000
#  Write Address = 001
# 
#               345000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1011 
# 
#               355000 Data read, Mem[7] = 91 
# 
#               355000 Data written, Mem[1] = 8f 
# 
#               355000 Mem[0] = 6e 
#  
#               355000 Mem[1] = 5f 
#  
#               355000 Mem[2] = 47 
#  
#               355000 Mem[3] = 89 
#  
#               355000 Mem[4] = 7e 
#  
#               355000 Mem[5] = 45 
#  
#               355000 Mem[6] = 5d 
#  
#               355000 Mem[7] = 91 
#  
# 
# 
#               355000
#  Write Full= 0
# 
#               355000
#  Write Address = 010
# 
#               355000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1000 
# 
#               365000 Data read, Mem[7] = 91 
# 
#               365000 Data written, Mem[2] = 3c 
# 
#               365000 Mem[0] = 6e 
#  
#               365000 Mem[1] = 8f 
#  
#               365000 Mem[2] = 47 
#  
#               365000 Mem[3] = 89 
#  
#               365000 Mem[4] = 7e 
#  
#               365000 Mem[5] = 45 
#  
#               365000 Mem[6] = 5d 
#  
#               365000 Mem[7] = 91 
#  
# 
# 
#               365000
#  Write Full= 0
# 
#               365000
#  Write Address = 011
# 
#               365000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1000 
# 
#               375000 Data read, Mem[7] = 91 
# 
#               375000 Data written, Mem[3] = c9 
# 
#               375000 Mem[0] = 6e 
#  
#               375000 Mem[1] = 8f 
#  
#               375000 Mem[2] = 3c 
#  
#               375000 Mem[3] = 89 
#  
#               375000 Mem[4] = 7e 
#  
#               375000 Mem[5] = 45 
#  
#               375000 Mem[6] = 5d 
#  
#               375000 Mem[7] = 91 
#  
# 
# 
#               375000
#  Write Full= 0
# 
#               375000
#  Write Address = 100
# 
#               375000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0001 
# 
#               385000 Data read, Mem[7] = 91 
# 
#               385000 Data written, Mem[4] = e3 
# 
#               385000 Mem[0] = 6e 
#  
#               385000 Mem[1] = 8f 
#  
#               385000 Mem[2] = 3c 
#  
#               385000 Mem[3] = c9 
#  
#               385000 Mem[4] = 7e 
#  
#               385000 Mem[5] = 45 
#  
#               385000 Mem[6] = 5d 
#  
#               385000 Mem[7] = 91 
#  
# 
# 
#               385000
#  Write Full= 0
# 
#               385000
#  Write Address = 101
# 
#               385000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0001 
# 
#               395000
#  Write Full= 0
# 
#               395000
#  Write Address = 101
# 
#               395000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0010 
# 
#               405000
#  Write Full= 0
# 
#               405000
#  Write Address = 101
# 
#               405000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0010 
# 
#               415000
#  Write Full= 0
# 
#               415000
#  Write Address = 101
# 
#               415000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               425000
#  Write Full= 0
# 
#               425000
#  Write Address = 101
# 
#               425000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               435000
#  Write Full= 0
# 
#               435000
#  Write Address = 101
# 
#               435000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               445000
#  Write Full= 0
# 
#               445000
#  Write Address = 101
# 
#               445000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               455000
#  Write Full= 0
# 
#               455000
#  Write Address = 101
# 
#               455000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               465000
#  Write Full= 0
# 
#               465000
#  Write Address = 101
# 
#               465000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               475000
#  Write Full= 0
# 
#               475000
#  Write Address = 101
# 
#               475000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               485000
#  Write Full= 0
# 
#               485000
#  Write Address = 101
# 
#               485000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               495000
#  Write Full= 0
# 
#               495000
#  Write Address = 101
# 
#               495000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               505000
#  Write Full= 0
# 
#               505000
#  Write Address = 101
# 
#               505000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               515000
#  Write Full= 0
# 
#               515000
#  Write Address = 101
# 
#               515000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               525000
#  Write Full= 0
# 
#               525000
#  Write Address = 101
# 
#               525000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               535000
#  Write Full= 0
# 
#               535000
#  Write Address = 101
# 
#               535000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               545000
#  Write Full= 0
# 
#               545000
#  Write Address = 101
# 
#               545000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               555000
#  Write Full= 0
# 
#               555000
#  Write Address = 101
# 
#               555000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               565000
#  Write Full= 0
# 
#               565000
#  Write Address = 101
# 
#               565000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               575000
#  Write Full= 0
# 
#               575000
#  Write Address = 101
# 
#               575000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               585000
#  Write Full= 0
# 
#               585000
#  Write Address = 101
# 
#               585000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               595000
#  Write Full= 0
# 
#               595000
#  Write Address = 101
# 
#               595000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               605000
#  Write Full= 0
# 
#               605000
#  Write Address = 101
# 
#               605000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv failed with 1 errors.
# 6 compiles, 1 failed with 1 error.
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
#                 5000
#  Write Full= x
# 
#                 5000
#  Write Address = xxx
# 
#                 5000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                15000
#  Write Full= x
# 
#                15000
#  Write Address = xxx
# 
#                15000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                25000
#  Write Full= x
# 
#                25000
#  Write Address = xxx
# 
#                25000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                35000
#  Write Full= x
# 
#                35000
#  Write Address = xxx
# 
#                35000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                40000
#  Write Full= 0
# 
#                40000
#  Write Address = 000
# 
#                40000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                45000
#  Write Full= 0
# 
#                45000
#  Write Address = 000
# 
#                45000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                55000
#  Write Full= 0
# 
#                55000
#  Write Address = 000
# 
#                55000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                65000
#  Write Full= 0
# 
#                65000
#  Write Address = 000
# 
#                65000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                75000
#  Write Full= 0
# 
#                75000
#  Write Address = 000
# 
#                75000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = 0 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#                85000
#  Write Full= 0
# 
#                85000
#  Write Address = 001
# 
#                85000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#                95000
#  Write Full= 0
# 
#                95000
#  Write Address = 001
# 
#                95000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = 38 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               105000
#  Write Full= 0
# 
#               105000
#  Write Address = 010
# 
#               105000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0000 
# 
#               115000
#  Write Full= 0
# 
#               115000
#  Write Address = 010
# 
#               115000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0001 
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = 86 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               125000
#  Write Full= 0
# 
#               125000
#  Write Address = 011
# 
#               125000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0001 
# 
#               135000
#  Write Full= 0
# 
#               135000
#  Write Address = 011
# 
#               135000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0011 
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = 5c 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               145000
#  Write Full= 0
# 
#               145000
#  Write Address = 100
# 
#               145000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0011 
# 
#               155000
#  Write Full= 0
# 
#               155000
#  Write Address = 100
# 
#               155000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0010 
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = ce 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               165000
#  Write Full= 0
# 
#               165000
#  Write Address = 101
# 
#               165000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0010 
# 
#               175000
#  Write Full= 0
# 
#               175000
#  Write Address = 101
# 
#               175000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0110 
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = c7 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               185000
#  Write Full= 0
# 
#               185000
#  Write Address = 110
# 
#               185000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0110 
# 
#               195000
#  Write Full= 0
# 
#               195000
#  Write Address = 110
# 
#               195000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0111 
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = c6 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               205000
#  Write Full= 0
# 
#               205000
#  Write Address = 111
# 
#               205000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0111 
# 
#               215000
#  Write Full= 0
# 
#               215000
#  Write Address = 111
# 
#               215000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0101 
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = f3 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               225000
#  Write Full= 0
# 
#               225000
#  Write Address = 000
# 
#               225000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0101 
# 
#               235000
#  Write Full= 0
# 
#               235000
#  Write Address = 000
# 
#               235000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0100 
# 
#               245000 Data read, Mem[5] = c7 
# 
#               245000 Data written, Mem[0] = c3 
# 
#               245000 Mem[0] = 0 
#  
#               245000 Mem[1] = 38 
#  
#               245000 Mem[2] = 86 
#  
#               245000 Mem[3] = 5c 
#  
#               245000 Mem[4] = ce 
#  
#               245000 Mem[5] = c7 
#  
#               245000 Mem[6] = c6 
#  
#               245000 Mem[7] = f3 
#  
# 
# 
#               245000
#  Write Full= 0
# 
#               245000
#  Write Address = 001
# 
#               245000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0100 
# 
#               255000
#  Write Full= 0
# 
#               255000
#  Write Address = 001
# 
#               255000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 1100 
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[1] = 5f 
# 
#               265000 Mem[0] = c3 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               265000
#  Write Full= 0
# 
#               265000
#  Write Address = 010
# 
#               265000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 1100 
# 
#               275000
#  Write Full= 0
# 
#               275000
#  Write Address = 010
# 
#               275000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 1101 
# 
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[2] = 47 
# 
#               285000 Mem[0] = c3 
#  
#               285000 Mem[1] = 5f 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               285000
#  Write Full= 0
# 
#               285000
#  Write Address = 011
# 
#               285000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 1101 
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[3] = 89 
# 
#               295000 Mem[0] = c3 
#  
#               295000 Mem[1] = 5f 
#  
#               295000 Mem[2] = 47 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               295000
#  Write Full= 0
# 
#               295000
#  Write Address = 100
# 
#               295000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 1111 
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[4] = 7e 
# 
#               305000 Mem[0] = c3 
#  
#               305000 Mem[1] = 5f 
#  
#               305000 Mem[2] = 47 
#  
#               305000 Mem[3] = 89 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               305000
#  Write Full= 0
# 
#               305000
#  Write Address = 101
# 
#               305000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[5] = 45 
# 
#               315000 Mem[0] = c3 
#  
#               315000 Mem[1] = 5f 
#  
#               315000 Mem[2] = 47 
#  
#               315000 Mem[3] = 89 
#  
#               315000 Mem[4] = 7e 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               315000
#  Write Full= 0
# 
#               315000
#  Write Address = 110
# 
#               315000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1110 
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[6] = 5d 
# 
#               325000 Mem[0] = c3 
#  
#               325000 Mem[1] = 5f 
#  
#               325000 Mem[2] = 47 
#  
#               325000 Mem[3] = 89 
#  
#               325000 Mem[4] = 7e 
#  
#               325000 Mem[5] = 45 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               325000
#  Write Full= 0
# 
#               325000
#  Write Address = 111
# 
#               325000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1110 
# 
#               335000 Data read, Mem[7] = f3 
# 
#               335000 Data written, Mem[7] = 91 
# 
#               335000 Mem[0] = c3 
#  
#               335000 Mem[1] = 5f 
#  
#               335000 Mem[2] = 47 
#  
#               335000 Mem[3] = 89 
#  
#               335000 Mem[4] = 7e 
#  
#               335000 Mem[5] = 45 
#  
#               335000 Mem[6] = 5d 
#  
#               335000 Mem[7] = f3 
#  
# 
# 
#               335000
#  Write Full= 0
# 
#               335000
#  Write Address = 000
# 
#               335000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1011 
# 
#               345000 Data read, Mem[7] = 91 
# 
#               345000 Data written, Mem[0] = 6e 
# 
#               345000 Mem[0] = c3 
#  
#               345000 Mem[1] = 5f 
#  
#               345000 Mem[2] = 47 
#  
#               345000 Mem[3] = 89 
#  
#               345000 Mem[4] = 7e 
#  
#               345000 Mem[5] = 45 
#  
#               345000 Mem[6] = 5d 
#  
#               345000 Mem[7] = 91 
#  
# 
# 
#               345000
#  Write Full= 0
# 
#               345000
#  Write Address = 001
# 
#               345000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1011 
# 
#               355000 Data read, Mem[7] = 91 
# 
#               355000 Data written, Mem[1] = 8f 
# 
#               355000 Mem[0] = 6e 
#  
#               355000 Mem[1] = 5f 
#  
#               355000 Mem[2] = 47 
#  
#               355000 Mem[3] = 89 
#  
#               355000 Mem[4] = 7e 
#  
#               355000 Mem[5] = 45 
#  
#               355000 Mem[6] = 5d 
#  
#               355000 Mem[7] = 91 
#  
# 
# 
#               355000
#  Write Full= 0
# 
#               355000
#  Write Address = 010
# 
#               355000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1000 
# 
#               365000 Data read, Mem[7] = 91 
# 
#               365000 Data written, Mem[2] = 3c 
# 
#               365000 Mem[0] = 6e 
#  
#               365000 Mem[1] = 8f 
#  
#               365000 Mem[2] = 47 
#  
#               365000 Mem[3] = 89 
#  
#               365000 Mem[4] = 7e 
#  
#               365000 Mem[5] = 45 
#  
#               365000 Mem[6] = 5d 
#  
#               365000 Mem[7] = 91 
#  
# 
# 
#               365000
#  Write Full= 0
# 
#               365000
#  Write Address = 011
# 
#               365000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1000 
# 
#               375000 Data read, Mem[7] = 91 
# 
#               375000 Data written, Mem[3] = c9 
# 
#               375000 Mem[0] = 6e 
#  
#               375000 Mem[1] = 8f 
#  
#               375000 Mem[2] = 3c 
#  
#               375000 Mem[3] = 89 
#  
#               375000 Mem[4] = 7e 
#  
#               375000 Mem[5] = 45 
#  
#               375000 Mem[6] = 5d 
#  
#               375000 Mem[7] = 91 
#  
# 
# 
#               375000
#  Write Full= 0
# 
#               375000
#  Write Address = 100
# 
#               375000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0001 
# 
#               385000 Data read, Mem[7] = 91 
# 
#               385000 Data written, Mem[4] = e3 
# 
#               385000 Mem[0] = 6e 
#  
#               385000 Mem[1] = 8f 
#  
#               385000 Mem[2] = 3c 
#  
#               385000 Mem[3] = c9 
#  
#               385000 Mem[4] = 7e 
#  
#               385000 Mem[5] = 45 
#  
#               385000 Mem[6] = 5d 
#  
#               385000 Mem[7] = 91 
#  
# 
# 
#               385000
#  Write Full= 0
# 
#               385000
#  Write Address = 101
# 
#               385000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0001 
# 
#               395000
#  Write Full= 0
# 
#               395000
#  Write Address = 101
# 
#               395000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0010 
# 
#               405000
#  Write Full= 0
# 
#               405000
#  Write Address = 101
# 
#               405000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0010 
# 
#               415000
#  Write Full= 0
# 
#               415000
#  Write Address = 101
# 
#               415000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               425000
#  Write Full= 0
# 
#               425000
#  Write Address = 101
# 
#               425000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               435000
#  Write Full= 0
# 
#               435000
#  Write Address = 101
# 
#               435000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               445000
#  Write Full= 0
# 
#               445000
#  Write Address = 101
# 
#               445000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               455000
#  Write Full= 0
# 
#               455000
#  Write Address = 101
# 
#               455000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               465000
#  Write Full= 0
# 
#               465000
#  Write Address = 101
# 
#               465000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               475000
#  Write Full= 0
# 
#               475000
#  Write Address = 101
# 
#               475000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               485000
#  Write Full= 0
# 
#               485000
#  Write Address = 101
# 
#               485000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               495000
#  Write Full= 0
# 
#               495000
#  Write Address = 101
# 
#               495000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               505000
#  Write Full= 0
# 
#               505000
#  Write Address = 101
# 
#               505000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               515000
#  Write Full= 0
# 
#               515000
#  Write Address = 101
# 
#               515000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               525000
#  Write Full= 0
# 
#               525000
#  Write Address = 101
# 
#               525000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               535000
#  Write Full= 0
# 
#               535000
#  Write Address = 101
# 
#               535000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               545000
#  Write Full= 0
# 
#               545000
#  Write Address = 101
# 
#               545000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               555000
#  Write Full= 0
# 
#               555000
#  Write Address = 101
# 
#               555000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               565000
#  Write Full= 0
# 
#               565000
#  Write Address = 101
# 
#               565000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               575000
#  Write Full= 0
# 
#               575000
#  Write Address = 101
# 
#               575000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               585000
#  Write Full= 0
# 
#               585000
#  Write Address = 101
# 
#               585000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               595000
#  Write Full= 0
# 
#               595000
#  Write Address = 101
# 
#               595000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               605000
#  Write Full= 0
# 
#               605000
#  Write Address = 101
# 
#               605000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
#                 5000
#  Write Full= x
# 
#                 5000
#  Write Address = xxx
# 
#                 5000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                10000
#  Read INC = 0
# 
#                15000
#  Write Full= x
# 
#                15000
#  Write Address = xxx
# 
#                15000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                25000
#  Write Full= x
# 
#                25000
#  Write Address = xxx
# 
#                25000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                30000
#  Read INC = 0
# 
#                35000
#  Write Full= x
# 
#                35000
#  Write Address = xxx
# 
#                35000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                40000
#  Read INC = 0
# 
#                40000
#  Write Full= 0
# 
#                40000
#  Write Address = 000
# 
#                40000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                45000
#  Write Full= 0
# 
#                45000
#  Write Address = 000
# 
#                45000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                50000
#  Read INC = 0
# 
#                55000
#  Write Full= 0
# 
#                55000
#  Write Address = 000
# 
#                55000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                65000
#  Write Full= 0
# 
#                65000
#  Write Address = 000
# 
#                65000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                70000
#  Read INC = 0
# 
#                75000
#  Write Full= 0
# 
#                75000
#  Write Address = 000
# 
#                75000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = 0 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#                85000
#  Write Full= 0
# 
#                85000
#  Write Address = 001
# 
#                85000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#                90000
#  Read INC = 1
# 
#                95000
#  Write Full= 0
# 
#                95000
#  Write Address = 001
# 
#                95000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = 38 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               105000
#  Write Full= 0
# 
#               105000
#  Write Address = 010
# 
#               105000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0000 
# 
#               110000
#  Read INC = 1
# 
#               115000
#  Write Full= 0
# 
#               115000
#  Write Address = 010
# 
#               115000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0001 
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = 86 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               125000
#  Write Full= 0
# 
#               125000
#  Write Address = 011
# 
#               125000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0001 
# 
#               130000
#  Read INC = 1
# 
#               135000
#  Write Full= 0
# 
#               135000
#  Write Address = 011
# 
#               135000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0011 
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = 5c 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               145000
#  Write Full= 0
# 
#               145000
#  Write Address = 100
# 
#               145000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0011 
# 
#               150000
#  Read INC = 1
# 
#               155000
#  Write Full= 0
# 
#               155000
#  Write Address = 100
# 
#               155000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0010 
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = ce 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               165000
#  Write Full= 0
# 
#               165000
#  Write Address = 101
# 
#               165000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0010 
# 
#               170000
#  Read INC = 1
# 
#               175000
#  Write Full= 0
# 
#               175000
#  Write Address = 101
# 
#               175000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0110 
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = c7 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               185000
#  Write Full= 0
# 
#               185000
#  Write Address = 110
# 
#               185000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0110 
# 
#               190000
#  Read INC = 1
# 
#               195000
#  Write Full= 0
# 
#               195000
#  Write Address = 110
# 
#               195000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0111 
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = c6 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               205000
#  Write Full= 0
# 
#               205000
#  Write Address = 111
# 
#               205000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0111 
# 
#               210000
#  Read INC = 1
# 
#               215000
#  Write Full= 0
# 
#               215000
#  Write Address = 111
# 
#               215000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0101 
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = f3 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               225000
#  Write Full= 0
# 
#               225000
#  Write Address = 000
# 
#               225000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0101 
# 
#               230000
#  Read INC = 1
# 
#               235000
#  Write Full= 0
# 
#               235000
#  Write Address = 000
# 
#               235000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0100 
# 
#               245000 Data read, Mem[5] = c7 
# 
#               245000 Data written, Mem[0] = c3 
# 
#               245000 Mem[0] = 0 
#  
#               245000 Mem[1] = 38 
#  
#               245000 Mem[2] = 86 
#  
#               245000 Mem[3] = 5c 
#  
#               245000 Mem[4] = ce 
#  
#               245000 Mem[5] = c7 
#  
#               245000 Mem[6] = c6 
#  
#               245000 Mem[7] = f3 
#  
# 
# 
#               245000
#  Write Full= 0
# 
#               245000
#  Write Address = 001
# 
#               245000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0100 
# 
#               250000
#  Read INC = 1
# 
#               255000
#  Write Full= 0
# 
#               255000
#  Write Address = 001
# 
#               255000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 1100 
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[1] = 5f 
# 
#               265000 Mem[0] = c3 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               265000
#  Write Full= 0
# 
#               265000
#  Write Address = 010
# 
#               265000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 1100 
# 
#               270000
#  Read INC = 1
# 
#               275000
#  Write Full= 0
# 
#               275000
#  Write Address = 010
# 
#               275000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 1101 
# 
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[2] = 47 
# 
#               285000 Mem[0] = c3 
#  
#               285000 Mem[1] = 5f 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               285000
#  Write Full= 0
# 
#               285000
#  Write Address = 011
# 
#               285000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 1101 
# 
#               290000
#  Read INC = 0
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[3] = 89 
# 
#               295000 Mem[0] = c3 
#  
#               295000 Mem[1] = 5f 
#  
#               295000 Mem[2] = 47 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               295000
#  Write Full= 0
# 
#               295000
#  Write Address = 100
# 
#               295000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 1111 
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[4] = 7e 
# 
#               305000 Mem[0] = c3 
#  
#               305000 Mem[1] = 5f 
#  
#               305000 Mem[2] = 47 
#  
#               305000 Mem[3] = 89 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               305000
#  Write Full= 0
# 
#               305000
#  Write Address = 101
# 
#               305000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
#               310000
#  Read INC = 0
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[5] = 45 
# 
#               315000 Mem[0] = c3 
#  
#               315000 Mem[1] = 5f 
#  
#               315000 Mem[2] = 47 
#  
#               315000 Mem[3] = 89 
#  
#               315000 Mem[4] = 7e 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               315000
#  Write Full= 0
# 
#               315000
#  Write Address = 110
# 
#               315000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1110 
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[6] = 5d 
# 
#               325000 Mem[0] = c3 
#  
#               325000 Mem[1] = 5f 
#  
#               325000 Mem[2] = 47 
#  
#               325000 Mem[3] = 89 
#  
#               325000 Mem[4] = 7e 
#  
#               325000 Mem[5] = 45 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               325000
#  Write Full= 0
# 
#               325000
#  Write Address = 111
# 
#               325000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1110 
# 
#               330000
#  Read INC = 0
# 
#               335000 Data read, Mem[7] = f3 
# 
#               335000 Data written, Mem[7] = 91 
# 
#               335000 Mem[0] = c3 
#  
#               335000 Mem[1] = 5f 
#  
#               335000 Mem[2] = 47 
#  
#               335000 Mem[3] = 89 
#  
#               335000 Mem[4] = 7e 
#  
#               335000 Mem[5] = 45 
#  
#               335000 Mem[6] = 5d 
#  
#               335000 Mem[7] = f3 
#  
# 
# 
#               335000
#  Write Full= 0
# 
#               335000
#  Write Address = 000
# 
#               335000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1011 
# 
#               345000 Data read, Mem[7] = 91 
# 
#               345000 Data written, Mem[0] = 6e 
# 
#               345000 Mem[0] = c3 
#  
#               345000 Mem[1] = 5f 
#  
#               345000 Mem[2] = 47 
#  
#               345000 Mem[3] = 89 
#  
#               345000 Mem[4] = 7e 
#  
#               345000 Mem[5] = 45 
#  
#               345000 Mem[6] = 5d 
#  
#               345000 Mem[7] = 91 
#  
# 
# 
#               345000
#  Write Full= 0
# 
#               345000
#  Write Address = 001
# 
#               345000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1011 
# 
#               350000
#  Read INC = 0
# 
#               355000 Data read, Mem[7] = 91 
# 
#               355000 Data written, Mem[1] = 8f 
# 
#               355000 Mem[0] = 6e 
#  
#               355000 Mem[1] = 5f 
#  
#               355000 Mem[2] = 47 
#  
#               355000 Mem[3] = 89 
#  
#               355000 Mem[4] = 7e 
#  
#               355000 Mem[5] = 45 
#  
#               355000 Mem[6] = 5d 
#  
#               355000 Mem[7] = 91 
#  
# 
# 
#               355000
#  Write Full= 0
# 
#               355000
#  Write Address = 010
# 
#               355000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1000 
# 
#               365000 Data read, Mem[7] = 91 
# 
#               365000 Data written, Mem[2] = 3c 
# 
#               365000 Mem[0] = 6e 
#  
#               365000 Mem[1] = 8f 
#  
#               365000 Mem[2] = 47 
#  
#               365000 Mem[3] = 89 
#  
#               365000 Mem[4] = 7e 
#  
#               365000 Mem[5] = 45 
#  
#               365000 Mem[6] = 5d 
#  
#               365000 Mem[7] = 91 
#  
# 
# 
#               365000
#  Write Full= 0
# 
#               365000
#  Write Address = 011
# 
#               365000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1000 
# 
#               370000
#  Read INC = 0
# 
#               375000 Data read, Mem[7] = 91 
# 
#               375000 Data written, Mem[3] = c9 
# 
#               375000 Mem[0] = 6e 
#  
#               375000 Mem[1] = 8f 
#  
#               375000 Mem[2] = 3c 
#  
#               375000 Mem[3] = 89 
#  
#               375000 Mem[4] = 7e 
#  
#               375000 Mem[5] = 45 
#  
#               375000 Mem[6] = 5d 
#  
#               375000 Mem[7] = 91 
#  
# 
# 
#               375000
#  Write Full= 0
# 
#               375000
#  Write Address = 100
# 
#               375000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0001 
# 
#               385000 Data read, Mem[7] = 91 
# 
#               385000 Data written, Mem[4] = e3 
# 
#               385000 Mem[0] = 6e 
#  
#               385000 Mem[1] = 8f 
#  
#               385000 Mem[2] = 3c 
#  
#               385000 Mem[3] = c9 
#  
#               385000 Mem[4] = 7e 
#  
#               385000 Mem[5] = 45 
#  
#               385000 Mem[6] = 5d 
#  
#               385000 Mem[7] = 91 
#  
# 
# 
#               385000
#  Write Full= 0
# 
#               385000
#  Write Address = 101
# 
#               385000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0001 
# 
#               390000
#  Read INC = 1
# 
#               395000
#  Write Full= 0
# 
#               395000
#  Write Address = 101
# 
#               395000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0010 
# 
#               405000
#  Write Full= 0
# 
#               405000
#  Write Address = 101
# 
#               405000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0010 
# 
#               410000
#  Read INC = 1
# 
#               415000
#  Write Full= 0
# 
#               415000
#  Write Address = 101
# 
#               415000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               425000
#  Write Full= 0
# 
#               425000
#  Write Address = 101
# 
#               425000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               430000
#  Read INC = 1
# 
#               435000
#  Write Full= 0
# 
#               435000
#  Write Address = 101
# 
#               435000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               445000
#  Write Full= 0
# 
#               445000
#  Write Address = 101
# 
#               445000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               450000
#  Read INC = 1
# 
#               455000
#  Write Full= 0
# 
#               455000
#  Write Address = 101
# 
#               455000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               465000
#  Write Full= 0
# 
#               465000
#  Write Address = 101
# 
#               465000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               470000
#  Read INC = 1
# 
#               475000
#  Write Full= 0
# 
#               475000
#  Write Address = 101
# 
#               475000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               485000
#  Write Full= 0
# 
#               485000
#  Write Address = 101
# 
#               485000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               490000
#  Read INC = 1
# 
#               495000
#  Write Full= 0
# 
#               495000
#  Write Address = 101
# 
#               495000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               505000
#  Write Full= 0
# 
#               505000
#  Write Address = 101
# 
#               505000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               510000
#  Read INC = 1
# 
#               515000
#  Write Full= 0
# 
#               515000
#  Write Address = 101
# 
#               515000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               525000
#  Write Full= 0
# 
#               525000
#  Write Address = 101
# 
#               525000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               530000
#  Read INC = 1
# 
#               535000
#  Write Full= 0
# 
#               535000
#  Write Address = 101
# 
#               535000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               545000
#  Write Full= 0
# 
#               545000
#  Write Address = 101
# 
#               545000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               550000
#  Read INC = 1
# 
#               555000
#  Write Full= 0
# 
#               555000
#  Write Address = 101
# 
#               555000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               565000
#  Write Full= 0
# 
#               565000
#  Write Address = 101
# 
#               565000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               570000
#  Read INC = 1
# 
#               575000
#  Write Full= 0
# 
#               575000
#  Write Address = 101
# 
#               575000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               585000
#  Write Full= 0
# 
#               585000
#  Write Address = 101
# 
#               585000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               590000
#  Read INC = 1
# 
#               595000
#  Write Full= 0
# 
#               595000
#  Write Address = 101
# 
#               595000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               605000
#  Write Full= 0
# 
#               605000
#  Write Address = 101
# 
#               605000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
#                 5000
#  Write Full= x
# 
#                 5000
#  Write Address = xxx
# 
#                 5000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                10000
#  Read INC = 0
# 
#                15000
#  Write Full= x
# 
#                15000
#  Write Address = xxx
# 
#                15000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                25000
#  Write Full= x
# 
#                25000
#  Write Address = xxx
# 
#                25000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                30000
#  Read INC = 0
# 
#                35000
#  Write Full= x
# 
#                35000
#  Write Address = xxx
# 
#                35000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                40000
#  Read INC = 0
# 
#                40000
#  Write Full= 0
# 
#                40000
#  Write Address = 000
# 
#                40000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                45000
#  Write Full= 0
# 
#                45000
#  Write Address = 000
# 
#                45000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                50000
#  Read INC = 0
# 
#                55000
#  Write Full= 0
# 
#                55000
#  Write Address = 000
# 
#                55000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                65000
#  Write Full= 0
# 
#                65000
#  Write Address = 000
# 
#                65000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                70000
#  Read INC = 0
# 
#                75000
#  Write Full= 0
# 
#                75000
#  Write Address = 000
# 
#                75000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = 0 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#                85000
#  Write Full= 0
# 
#                85000
#  Write Address = 001
# 
#                85000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#                90000
#  Read INC = 1
# 
#                95000
#  Write Full= 0
# 
#                95000
#  Write Address = 001
# 
#                95000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = 38 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               105000
#  Write Full= 0
# 
#               105000
#  Write Address = 010
# 
#               105000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0000 
# 
#               110000
#  Read INC = 1
# 
#               115000
#  Write Full= 0
# 
#               115000
#  Write Address = 010
# 
#               115000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0001 
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = 86 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               125000
#  Write Full= 0
# 
#               125000
#  Write Address = 011
# 
#               125000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0001 
# 
#               130000
#  Read INC = 1
# 
#               135000
#  Write Full= 0
# 
#               135000
#  Write Address = 011
# 
#               135000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0011 
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = 5c 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               145000
#  Write Full= 0
# 
#               145000
#  Write Address = 100
# 
#               145000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0011 
# 
#               150000
#  Read INC = 1
# 
#               155000
#  Write Full= 0
# 
#               155000
#  Write Address = 100
# 
#               155000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0010 
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = ce 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               165000
#  Write Full= 0
# 
#               165000
#  Write Address = 101
# 
#               165000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0010 
# 
#               170000
#  Read INC = 1
# 
#               175000
#  Write Full= 0
# 
#               175000
#  Write Address = 101
# 
#               175000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0110 
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = c7 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               185000
#  Write Full= 0
# 
#               185000
#  Write Address = 110
# 
#               185000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0110 
# 
#               190000
#  Read INC = 1
# 
#               195000
#  Write Full= 0
# 
#               195000
#  Write Address = 110
# 
#               195000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0111 
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = c6 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               205000
#  Write Full= 0
# 
#               205000
#  Write Address = 111
# 
#               205000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0111 
# 
#               210000
#  Read INC = 1
# 
#               215000
#  Write Full= 0
# 
#               215000
#  Write Address = 111
# 
#               215000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0101 
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = f3 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               225000
#  Write Full= 0
# 
#               225000
#  Write Address = 000
# 
#               225000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0101 
# 
#               230000
#  Read INC = 1
# 
#               235000
#  Write Full= 0
# 
#               235000
#  Write Address = 000
# 
#               235000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0100 
# 
#               245000 Data read, Mem[5] = c7 
# 
#               245000 Data written, Mem[0] = c3 
# 
#               245000 Mem[0] = 0 
#  
#               245000 Mem[1] = 38 
#  
#               245000 Mem[2] = 86 
#  
#               245000 Mem[3] = 5c 
#  
#               245000 Mem[4] = ce 
#  
#               245000 Mem[5] = c7 
#  
#               245000 Mem[6] = c6 
#  
#               245000 Mem[7] = f3 
#  
# 
# 
#               245000
#  Write Full= 0
# 
#               245000
#  Write Address = 001
# 
#               245000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0100 
# 
#               250000
#  Read INC = 1
# 
#               255000
#  Write Full= 0
# 
#               255000
#  Write Address = 001
# 
#               255000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 1100 
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[1] = 5f 
# 
#               265000 Mem[0] = c3 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               265000
#  Write Full= 0
# 
#               265000
#  Write Address = 010
# 
#               265000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 1100 
# 
#               270000
#  Read INC = 1
# 
#               275000
#  Write Full= 0
# 
#               275000
#  Write Address = 010
# 
#               275000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 1101 
# 
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[2] = 47 
# 
#               285000 Mem[0] = c3 
#  
#               285000 Mem[1] = 5f 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               285000
#  Write Full= 0
# 
#               285000
#  Write Address = 011
# 
#               285000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 1101 
# 
#               290000
#  Read INC = 0
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[3] = 89 
# 
#               295000 Mem[0] = c3 
#  
#               295000 Mem[1] = 5f 
#  
#               295000 Mem[2] = 47 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               295000
#  Write Full= 0
# 
#               295000
#  Write Address = 100
# 
#               295000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 1111 
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[4] = 7e 
# 
#               305000 Mem[0] = c3 
#  
#               305000 Mem[1] = 5f 
#  
#               305000 Mem[2] = 47 
#  
#               305000 Mem[3] = 89 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               305000
#  Write Full= 0
# 
#               305000
#  Write Address = 101
# 
#               305000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
#               310000
#  Read INC = 0
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[5] = 45 
# 
#               315000 Mem[0] = c3 
#  
#               315000 Mem[1] = 5f 
#  
#               315000 Mem[2] = 47 
#  
#               315000 Mem[3] = 89 
#  
#               315000 Mem[4] = 7e 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               315000
#  Write Full= 0
# 
#               315000
#  Write Address = 110
# 
#               315000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1110 
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[6] = 5d 
# 
#               325000 Mem[0] = c3 
#  
#               325000 Mem[1] = 5f 
#  
#               325000 Mem[2] = 47 
#  
#               325000 Mem[3] = 89 
#  
#               325000 Mem[4] = 7e 
#  
#               325000 Mem[5] = 45 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               325000
#  Write Full= 0
# 
#               325000
#  Write Address = 111
# 
#               325000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1110 
# 
#               330000
#  Read INC = 0
# 
#               335000 Data read, Mem[7] = f3 
# 
#               335000 Data written, Mem[7] = 91 
# 
#               335000 Mem[0] = c3 
#  
#               335000 Mem[1] = 5f 
#  
#               335000 Mem[2] = 47 
#  
#               335000 Mem[3] = 89 
#  
#               335000 Mem[4] = 7e 
#  
#               335000 Mem[5] = 45 
#  
#               335000 Mem[6] = 5d 
#  
#               335000 Mem[7] = f3 
#  
# 
# 
#               335000
#  Write Full= 0
# 
#               335000
#  Write Address = 000
# 
#               335000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1011 
# 
#               345000 Data read, Mem[7] = 91 
# 
#               345000 Data written, Mem[0] = 6e 
# 
#               345000 Mem[0] = c3 
#  
#               345000 Mem[1] = 5f 
#  
#               345000 Mem[2] = 47 
#  
#               345000 Mem[3] = 89 
#  
#               345000 Mem[4] = 7e 
#  
#               345000 Mem[5] = 45 
#  
#               345000 Mem[6] = 5d 
#  
#               345000 Mem[7] = 91 
#  
# 
# 
#               345000
#  Write Full= 0
# 
#               345000
#  Write Address = 001
# 
#               345000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1011 
# 
#               350000
#  Read INC = 0
# 
#               355000 Data read, Mem[7] = 91 
# 
#               355000 Data written, Mem[1] = 8f 
# 
#               355000 Mem[0] = 6e 
#  
#               355000 Mem[1] = 5f 
#  
#               355000 Mem[2] = 47 
#  
#               355000 Mem[3] = 89 
#  
#               355000 Mem[4] = 7e 
#  
#               355000 Mem[5] = 45 
#  
#               355000 Mem[6] = 5d 
#  
#               355000 Mem[7] = 91 
#  
# 
# 
#               355000
#  Write Full= 0
# 
#               355000
#  Write Address = 010
# 
#               355000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1000 
# 
#               365000 Data read, Mem[7] = 91 
# 
#               365000 Data written, Mem[2] = 3c 
# 
#               365000 Mem[0] = 6e 
#  
#               365000 Mem[1] = 8f 
#  
#               365000 Mem[2] = 47 
#  
#               365000 Mem[3] = 89 
#  
#               365000 Mem[4] = 7e 
#  
#               365000 Mem[5] = 45 
#  
#               365000 Mem[6] = 5d 
#  
#               365000 Mem[7] = 91 
#  
# 
# 
#               365000
#  Write Full= 0
# 
#               365000
#  Write Address = 011
# 
#               365000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1000 
# 
#               370000
#  Read INC = 0
# 
#               375000 Data read, Mem[7] = 91 
# 
#               375000 Data written, Mem[3] = c9 
# 
#               375000 Mem[0] = 6e 
#  
#               375000 Mem[1] = 8f 
#  
#               375000 Mem[2] = 3c 
#  
#               375000 Mem[3] = 89 
#  
#               375000 Mem[4] = 7e 
#  
#               375000 Mem[5] = 45 
#  
#               375000 Mem[6] = 5d 
#  
#               375000 Mem[7] = 91 
#  
# 
# 
#               375000
#  Write Full= 0
# 
#               375000
#  Write Address = 100
# 
#               375000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0001 
# 
#               385000 Data read, Mem[7] = 91 
# 
#               385000 Data written, Mem[4] = e3 
# 
#               385000 Mem[0] = 6e 
#  
#               385000 Mem[1] = 8f 
#  
#               385000 Mem[2] = 3c 
#  
#               385000 Mem[3] = c9 
#  
#               385000 Mem[4] = 7e 
#  
#               385000 Mem[5] = 45 
#  
#               385000 Mem[6] = 5d 
#  
#               385000 Mem[7] = 91 
#  
# 
# 
#               385000
#  Write Full= 0
# 
#               385000
#  Write Address = 101
# 
#               385000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0001 
# 
#               390000
#  Read INC = 1
# 
#               395000
#  Write Full= 0
# 
#               395000
#  Write Address = 101
# 
#               395000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0010 
# 
#               405000
#  Write Full= 0
# 
#               405000
#  Write Address = 101
# 
#               405000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0010 
# 
#               410000
#  Read INC = 1
# 
#               415000
#  Write Full= 0
# 
#               415000
#  Write Address = 101
# 
#               415000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               425000
#  Write Full= 0
# 
#               425000
#  Write Address = 101
# 
#               425000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               430000
#  Read INC = 1
# 
#               435000
#  Write Full= 0
# 
#               435000
#  Write Address = 101
# 
#               435000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               445000
#  Write Full= 0
# 
#               445000
#  Write Address = 101
# 
#               445000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               450000
#  Read INC = 1
# 
#               455000
#  Write Full= 0
# 
#               455000
#  Write Address = 101
# 
#               455000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               465000
#  Write Full= 0
# 
#               465000
#  Write Address = 101
# 
#               465000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               470000
#  Read INC = 1
# 
#               475000
#  Write Full= 0
# 
#               475000
#  Write Address = 101
# 
#               475000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               485000
#  Write Full= 0
# 
#               485000
#  Write Address = 101
# 
#               485000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               490000
#  Read INC = 1
# 
#               495000
#  Write Full= 0
# 
#               495000
#  Write Address = 101
# 
#               495000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               505000
#  Write Full= 0
# 
#               505000
#  Write Address = 101
# 
#               505000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               510000
#  Read INC = 1
# 
#               515000
#  Write Full= 0
# 
#               515000
#  Write Address = 101
# 
#               515000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               525000
#  Write Full= 0
# 
#               525000
#  Write Address = 101
# 
#               525000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               530000
#  Read INC = 1
# 
#               535000
#  Write Full= 0
# 
#               535000
#  Write Address = 101
# 
#               535000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               545000
#  Write Full= 0
# 
#               545000
#  Write Address = 101
# 
#               545000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               550000
#  Read INC = 1
# 
#               555000
#  Write Full= 0
# 
#               555000
#  Write Address = 101
# 
#               555000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               565000
#  Write Full= 0
# 
#               565000
#  Write Address = 101
# 
#               565000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               570000
#  Read INC = 1
# 
#               575000
#  Write Full= 0
# 
#               575000
#  Write Address = 101
# 
#               575000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               585000
#  Write Full= 0
# 
#               585000
#  Write Address = 101
# 
#               585000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               590000
#  Read INC = 1
# 
#               595000
#  Write Full= 0
# 
#               595000
#  Write Address = 101
# 
#               595000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               605000
#  Write Full= 0
# 
#               605000
#  Write Address = 101
# 
#               605000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
#                 5000
#  Write Full= x
# 
#                 5000
#  Write Address = xxx
# 
#                 5000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                10000
#  Read INC = 0
# 
#                15000
#  Write Full= x
# 
#                15000
#  Write Address = xxx
# 
#                15000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                25000
#  Write Full= x
# 
#                25000
#  Write Address = xxx
# 
#                25000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                30000
#  Read INC = 0
# 
#                35000
#  Write Full= x
# 
#                35000
#  Write Address = xxx
# 
#                35000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
#                40000
#  Read INC = 0
# 
#                40000
#  Write Full= 0
# 
#                40000
#  Write Address = 000
# 
#                40000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                45000
#  Write Full= 0
# 
#                45000
#  Write Address = 000
# 
#                45000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                50000
#  Read INC = 0
# 
#                55000
#  Write Full= 0
# 
#                55000
#  Write Address = 000
# 
#                55000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                65000
#  Write Full= 0
# 
#                65000
#  Write Address = 000
# 
#                65000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                70000
#  Read INC = 0
# 
#                75000
#  Write Full= 0
# 
#                75000
#  Write Address = 000
# 
#                75000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = 0 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#                85000
#  Write Full= 0
# 
#                85000
#  Write Address = 001
# 
#                85000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#                90000
#  Read INC = 1
# 
#                95000
#  Write Full= 0
# 
#                95000
#  Write Address = 001
# 
#                95000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = 38 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               105000
#  Write Full= 0
# 
#               105000
#  Write Address = 010
# 
#               105000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0000 
# 
#               110000
#  Read INC = 1
# 
#               115000
#  Write Full= 0
# 
#               115000
#  Write Address = 010
# 
#               115000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0001 
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = 86 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               125000
#  Write Full= 0
# 
#               125000
#  Write Address = 011
# 
#               125000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0001 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
#               130000
#  Read INC = 1
# 
#               135000
#  Write Full= 0
# 
#               135000
#  Write Address = 011
# 
#               135000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0011 
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = 5c 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               145000
#  Write Full= 0
# 
#               145000
#  Write Address = 100
# 
#               145000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0011 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
#               150000
#  Read INC = 1
# 
#               155000
#  Write Full= 0
# 
#               155000
#  Write Address = 100
# 
#               155000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0010 
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = ce 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               165000
#  Write Full= 0
# 
#               165000
#  Write Address = 101
# 
#               165000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0010 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
#               170000
#  Read INC = 1
# 
#               175000
#  Write Full= 0
# 
#               175000
#  Write Address = 101
# 
#               175000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0110 
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = c7 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               185000
#  Write Full= 0
# 
#               185000
#  Write Address = 110
# 
#               185000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0110 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
#               190000
#  Read INC = 1
# 
#               195000
#  Write Full= 0
# 
#               195000
#  Write Address = 110
# 
#               195000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0111 
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = c6 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               205000
#  Write Full= 0
# 
#               205000
#  Write Address = 111
# 
#               205000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0111 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
#               210000
#  Read INC = 1
# 
#               215000
#  Write Full= 0
# 
#               215000
#  Write Address = 111
# 
#               215000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0101 
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = f3 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               225000
#  Write Full= 0
# 
#               225000
#  Write Address = 000
# 
#               225000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0101 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
#               230000
#  Read INC = 1
# 
#               235000
#  Write Full= 0
# 
#               235000
#  Write Address = 000
# 
#               235000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0100 
# 
#               245000 Data read, Mem[5] = c7 
# 
#               245000 Data written, Mem[0] = c3 
# 
#               245000 Mem[0] = 0 
#  
#               245000 Mem[1] = 38 
#  
#               245000 Mem[2] = 86 
#  
#               245000 Mem[3] = 5c 
#  
#               245000 Mem[4] = ce 
#  
#               245000 Mem[5] = c7 
#  
#               245000 Mem[6] = c6 
#  
#               245000 Mem[7] = f3 
#  
# 
# 
#               245000
#  Write Full= 0
# 
#               245000
#  Write Address = 001
# 
#               245000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0100 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
#               250000
#  Read INC = 1
# 
#               255000
#  Write Full= 0
# 
#               255000
#  Write Address = 001
# 
#               255000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 1100 
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[1] = 5f 
# 
#               265000 Mem[0] = c3 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               265000
#  Write Full= 0
# 
#               265000
#  Write Address = 010
# 
#               265000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 1100 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
#               270000
#  Read INC = 1
# 
#               275000
#  Write Full= 0
# 
#               275000
#  Write Address = 010
# 
#               275000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 1101 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[2] = 47 
# 
#               285000 Mem[0] = c3 
#  
#               285000 Mem[1] = 5f 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               285000
#  Write Full= 0
# 
#               285000
#  Write Address = 011
# 
#               285000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 1101 
# 
#               290000
#  Read INC = 0
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[3] = 89 
# 
#               295000 Mem[0] = c3 
#  
#               295000 Mem[1] = 5f 
#  
#               295000 Mem[2] = 47 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               295000
#  Write Full= 0
# 
#               295000
#  Write Address = 100
# 
#               295000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 1111 
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[4] = 7e 
# 
#               305000 Mem[0] = c3 
#  
#               305000 Mem[1] = 5f 
#  
#               305000 Mem[2] = 47 
#  
#               305000 Mem[3] = 89 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               305000
#  Write Full= 0
# 
#               305000
#  Write Address = 101
# 
#               305000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
#               310000
#  Read INC = 0
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[5] = 45 
# 
#               315000 Mem[0] = c3 
#  
#               315000 Mem[1] = 5f 
#  
#               315000 Mem[2] = 47 
#  
#               315000 Mem[3] = 89 
#  
#               315000 Mem[4] = 7e 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               315000
#  Write Full= 0
# 
#               315000
#  Write Address = 110
# 
#               315000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1110 
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[6] = 5d 
# 
#               325000 Mem[0] = c3 
#  
#               325000 Mem[1] = 5f 
#  
#               325000 Mem[2] = 47 
#  
#               325000 Mem[3] = 89 
#  
#               325000 Mem[4] = 7e 
#  
#               325000 Mem[5] = 45 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               325000
#  Write Full= 0
# 
#               325000
#  Write Address = 111
# 
#               325000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1110 
# 
#               330000
#  Read INC = 0
# 
#               335000 Data read, Mem[7] = f3 
# 
#               335000 Data written, Mem[7] = 91 
# 
#               335000 Mem[0] = c3 
#  
#               335000 Mem[1] = 5f 
#  
#               335000 Mem[2] = 47 
#  
#               335000 Mem[3] = 89 
#  
#               335000 Mem[4] = 7e 
#  
#               335000 Mem[5] = 45 
#  
#               335000 Mem[6] = 5d 
#  
#               335000 Mem[7] = f3 
#  
# 
# 
#               335000
#  Write Full= 0
# 
#               335000
#  Write Address = 000
# 
#               335000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1011 
# 
#               345000 Data read, Mem[7] = 91 
# 
#               345000 Data written, Mem[0] = 6e 
# 
#               345000 Mem[0] = c3 
#  
#               345000 Mem[1] = 5f 
#  
#               345000 Mem[2] = 47 
#  
#               345000 Mem[3] = 89 
#  
#               345000 Mem[4] = 7e 
#  
#               345000 Mem[5] = 45 
#  
#               345000 Mem[6] = 5d 
#  
#               345000 Mem[7] = 91 
#  
# 
# 
#               345000
#  Write Full= 0
# 
#               345000
#  Write Address = 001
# 
#               345000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1011 
# 
#               350000
#  Read INC = 0
# 
#               355000 Data read, Mem[7] = 91 
# 
#               355000 Data written, Mem[1] = 8f 
# 
#               355000 Mem[0] = 6e 
#  
#               355000 Mem[1] = 5f 
#  
#               355000 Mem[2] = 47 
#  
#               355000 Mem[3] = 89 
#  
#               355000 Mem[4] = 7e 
#  
#               355000 Mem[5] = 45 
#  
#               355000 Mem[6] = 5d 
#  
#               355000 Mem[7] = 91 
#  
# 
# 
#               355000
#  Write Full= 0
# 
#               355000
#  Write Address = 010
# 
#               355000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1000 
# 
#               365000 Data read, Mem[7] = 91 
# 
#               365000 Data written, Mem[2] = 3c 
# 
#               365000 Mem[0] = 6e 
#  
#               365000 Mem[1] = 8f 
#  
#               365000 Mem[2] = 47 
#  
#               365000 Mem[3] = 89 
#  
#               365000 Mem[4] = 7e 
#  
#               365000 Mem[5] = 45 
#  
#               365000 Mem[6] = 5d 
#  
#               365000 Mem[7] = 91 
#  
# 
# 
#               365000
#  Write Full= 0
# 
#               365000
#  Write Address = 011
# 
#               365000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1000 
# 
#               370000
#  Read INC = 0
# 
#               375000 Data read, Mem[7] = 91 
# 
#               375000 Data written, Mem[3] = c9 
# 
#               375000 Mem[0] = 6e 
#  
#               375000 Mem[1] = 8f 
#  
#               375000 Mem[2] = 3c 
#  
#               375000 Mem[3] = 89 
#  
#               375000 Mem[4] = 7e 
#  
#               375000 Mem[5] = 45 
#  
#               375000 Mem[6] = 5d 
#  
#               375000 Mem[7] = 91 
#  
# 
# 
#               375000
#  Write Full= 0
# 
#               375000
#  Write Address = 100
# 
#               375000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0001 
# 
#               385000 Data read, Mem[7] = 91 
# 
#               385000 Data written, Mem[4] = e3 
# 
#               385000 Mem[0] = 6e 
#  
#               385000 Mem[1] = 8f 
#  
#               385000 Mem[2] = 3c 
#  
#               385000 Mem[3] = c9 
#  
#               385000 Mem[4] = 7e 
#  
#               385000 Mem[5] = 45 
#  
#               385000 Mem[6] = 5d 
#  
#               385000 Mem[7] = 91 
#  
# 
# 
#               385000
#  Write Full= 0
# 
#               385000
#  Write Address = 101
# 
#               385000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0001 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run
run
run
run
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run
run
run -all
#                 5000
#  Write Full= x
# 
#                 5000
#  Write Address = xxx
# 
#                 5000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                10000
#  Read INC = 0
# 
#                15000
#  Write Full= x
# 
#                15000
#  Write Address = xxx
# 
#                15000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                25000
#  Write Full= x
# 
#                25000
#  Write Address = xxx
# 
#                25000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                30000
#  Read INC = 0
# 
#                35000
#  Write Full= x
# 
#                35000
#  Write Address = xxx
# 
#                35000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run
#                40000
#  Read INC = 0
# 
#                40000
#  Write Full= 0
# 
#                40000
#  Write Address = 000
# 
#                40000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -continue
run -all
#                45000
#  Write Full= 0
# 
#                45000
#  Write Address = 000
# 
#                45000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                50000
#  Read INC = 0
# 
#                55000
#  Write Full= 0
# 
#                55000
#  Write Address = 000
# 
#                55000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                65000
#  Write Full= 0
# 
#                65000
#  Write Address = 000
# 
#                65000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                70000
#  Read INC = 0
# 
#                75000
#  Write Full= 0
# 
#                75000
#  Write Address = 000
# 
#                75000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = 0 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#                85000
#  Write Full= 0
# 
#                85000
#  Write Address = 001
# 
#                85000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#                90000
#  Read INC = 1
# 
#                95000
#  Write Full= 0
# 
#                95000
#  Write Address = 001
# 
#                95000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = 38 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               105000
#  Write Full= 0
# 
#               105000
#  Write Address = 010
# 
#               105000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0000 
# 
#               110000
#  Read INC = 1
# 
#               115000
#  Write Full= 0
# 
#               115000
#  Write Address = 010
# 
#               115000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0001 
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = 86 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               125000
#  Write Full= 0
# 
#               125000
#  Write Address = 011
# 
#               125000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0001 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
#               130000
#  Read INC = 1
# 
#               135000
#  Write Full= 0
# 
#               135000
#  Write Address = 011
# 
#               135000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0011 
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = 5c 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               145000
#  Write Full= 0
# 
#               145000
#  Write Address = 100
# 
#               145000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0011 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -all
#               150000
#  Read INC = 1
# 
#               155000
#  Write Full= 0
# 
#               155000
#  Write Address = 100
# 
#               155000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0010 
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = ce 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               165000
#  Write Full= 0
# 
#               165000
#  Write Address = 101
# 
#               165000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0010 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -all
#               170000
#  Read INC = 1
# 
#               175000
#  Write Full= 0
# 
#               175000
#  Write Address = 101
# 
#               175000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0110 
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = c7 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               185000
#  Write Full= 0
# 
#               185000
#  Write Address = 110
# 
#               185000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0110 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
#               190000
#  Read INC = 1
# 
#               195000
#  Write Full= 0
# 
#               195000
#  Write Address = 110
# 
#               195000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0111 
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = c6 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               205000
#  Write Full= 0
# 
#               205000
#  Write Address = 111
# 
#               205000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0111 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
#               210000
#  Read INC = 1
# 
#               215000
#  Write Full= 0
# 
#               215000
#  Write Address = 111
# 
#               215000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0101 
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = f3 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               225000
#  Write Full= 0
# 
#               225000
#  Write Address = 000
# 
#               225000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0101 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
#               230000
#  Read INC = 1
# 
#               235000
#  Write Full= 0
# 
#               235000
#  Write Address = 000
# 
#               235000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0100 
# 
#               245000 Data read, Mem[5] = c7 
# 
#               245000 Data written, Mem[0] = c3 
# 
#               245000 Mem[0] = 0 
#  
#               245000 Mem[1] = 38 
#  
#               245000 Mem[2] = 86 
#  
#               245000 Mem[3] = 5c 
#  
#               245000 Mem[4] = ce 
#  
#               245000 Mem[5] = c7 
#  
#               245000 Mem[6] = c6 
#  
#               245000 Mem[7] = f3 
#  
# 
# 
#               245000
#  Write Full= 0
# 
#               245000
#  Write Address = 001
# 
#               245000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0100 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
#               250000
#  Read INC = 1
# 
#               255000
#  Write Full= 0
# 
#               255000
#  Write Address = 001
# 
#               255000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 1100 
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[1] = 5f 
# 
#               265000 Mem[0] = c3 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               265000
#  Write Full= 0
# 
#               265000
#  Write Address = 010
# 
#               265000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 1100 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
#               270000
#  Read INC = 1
# 
#               275000
#  Write Full= 0
# 
#               275000
#  Write Address = 010
# 
#               275000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 1101 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[2] = 47 
# 
#               285000 Mem[0] = c3 
#  
#               285000 Mem[1] = 5f 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               285000
#  Write Full= 0
# 
#               285000
#  Write Address = 011
# 
#               285000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 1101 
# 
#               290000
#  Read INC = 0
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[3] = 89 
# 
#               295000 Mem[0] = c3 
#  
#               295000 Mem[1] = 5f 
#  
#               295000 Mem[2] = 47 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               295000
#  Write Full= 0
# 
#               295000
#  Write Address = 100
# 
#               295000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 1111 
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[4] = 7e 
# 
#               305000 Mem[0] = c3 
#  
#               305000 Mem[1] = 5f 
#  
#               305000 Mem[2] = 47 
#  
#               305000 Mem[3] = 89 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               305000
#  Write Full= 0
# 
#               305000
#  Write Address = 101
# 
#               305000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
#               310000
#  Read INC = 0
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[5] = 45 
# 
#               315000 Mem[0] = c3 
#  
#               315000 Mem[1] = 5f 
#  
#               315000 Mem[2] = 47 
#  
#               315000 Mem[3] = 89 
#  
#               315000 Mem[4] = 7e 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               315000
#  Write Full= 0
# 
#               315000
#  Write Address = 110
# 
#               315000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1110 
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[6] = 5d 
# 
#               325000 Mem[0] = c3 
#  
#               325000 Mem[1] = 5f 
#  
#               325000 Mem[2] = 47 
#  
#               325000 Mem[3] = 89 
#  
#               325000 Mem[4] = 7e 
#  
#               325000 Mem[5] = 45 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               325000
#  Write Full= 0
# 
#               325000
#  Write Address = 111
# 
#               325000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1110 
# 
#               330000
#  Read INC = 0
# 
#               335000 Data read, Mem[7] = f3 
# 
#               335000 Data written, Mem[7] = 91 
# 
#               335000 Mem[0] = c3 
#  
#               335000 Mem[1] = 5f 
#  
#               335000 Mem[2] = 47 
#  
#               335000 Mem[3] = 89 
#  
#               335000 Mem[4] = 7e 
#  
#               335000 Mem[5] = 45 
#  
#               335000 Mem[6] = 5d 
#  
#               335000 Mem[7] = f3 
#  
# 
# 
#               335000
#  Write Full= 0
# 
#               335000
#  Write Address = 000
# 
#               335000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1011 
# 
#               345000 Data read, Mem[7] = 91 
# 
#               345000 Data written, Mem[0] = 6e 
# 
#               345000 Mem[0] = c3 
#  
#               345000 Mem[1] = 5f 
#  
#               345000 Mem[2] = 47 
#  
#               345000 Mem[3] = 89 
#  
#               345000 Mem[4] = 7e 
#  
#               345000 Mem[5] = 45 
#  
#               345000 Mem[6] = 5d 
#  
#               345000 Mem[7] = 91 
#  
# 
# 
#               345000
#  Write Full= 0
# 
#               345000
#  Write Address = 001
# 
#               345000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1011 
# 
#               350000
#  Read INC = 0
# 
#               355000 Data read, Mem[7] = 91 
# 
#               355000 Data written, Mem[1] = 8f 
# 
#               355000 Mem[0] = 6e 
#  
#               355000 Mem[1] = 5f 
#  
#               355000 Mem[2] = 47 
#  
#               355000 Mem[3] = 89 
#  
#               355000 Mem[4] = 7e 
#  
#               355000 Mem[5] = 45 
#  
#               355000 Mem[6] = 5d 
#  
#               355000 Mem[7] = 91 
#  
# 
# 
#               355000
#  Write Full= 0
# 
#               355000
#  Write Address = 010
# 
#               355000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1000 
# 
#               365000 Data read, Mem[7] = 91 
# 
#               365000 Data written, Mem[2] = 3c 
# 
#               365000 Mem[0] = 6e 
#  
#               365000 Mem[1] = 8f 
#  
#               365000 Mem[2] = 47 
#  
#               365000 Mem[3] = 89 
#  
#               365000 Mem[4] = 7e 
#  
#               365000 Mem[5] = 45 
#  
#               365000 Mem[6] = 5d 
#  
#               365000 Mem[7] = 91 
#  
# 
# 
#               365000
#  Write Full= 0
# 
#               365000
#  Write Address = 011
# 
#               365000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1000 
# 
#               370000
#  Read INC = 0
# 
#               375000 Data read, Mem[7] = 91 
# 
#               375000 Data written, Mem[3] = c9 
# 
#               375000 Mem[0] = 6e 
#  
#               375000 Mem[1] = 8f 
#  
#               375000 Mem[2] = 3c 
#  
#               375000 Mem[3] = 89 
#  
#               375000 Mem[4] = 7e 
#  
#               375000 Mem[5] = 45 
#  
#               375000 Mem[6] = 5d 
#  
#               375000 Mem[7] = 91 
#  
# 
# 
#               375000
#  Write Full= 0
# 
#               375000
#  Write Address = 100
# 
#               375000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0001 
# 
#               385000 Data read, Mem[7] = 91 
# 
#               385000 Data written, Mem[4] = e3 
# 
#               385000 Mem[0] = 6e 
#  
#               385000 Mem[1] = 8f 
#  
#               385000 Mem[2] = 3c 
#  
#               385000 Mem[3] = c9 
#  
#               385000 Mem[4] = 7e 
#  
#               385000 Mem[5] = 45 
#  
#               385000 Mem[6] = 5d 
#  
#               385000 Mem[7] = 91 
#  
# 
# 
#               385000
#  Write Full= 0
# 
#               385000
#  Write Address = 101
# 
#               385000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0001 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -continue
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run
run
run
run -all
#                 5000
#  Write Full= x
# 
#                 5000
#  Write Address = xxx
# 
#                 5000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                10000
#  Read INC = 0
# 
#                15000
#  Write Full= x
# 
#                15000
#  Write Address = xxx
# 
#                15000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                25000
#  Write Full= x
# 
#                25000
#  Write Address = xxx
# 
#                25000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                30000
#  Read INC = 0
# 
#                35000
#  Write Full= x
# 
#                35000
#  Write Address = xxx
# 
#                35000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -all
#                40000
#  Read INC = 0
# 
#                40000
#  Write Full= 0
# 
#                40000
#  Write Address = 000
# 
#                40000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                45000
#  Write Full= 0
# 
#                45000
#  Write Address = 000
# 
#                45000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                50000
#  Read INC = 0
# 
#                55000
#  Write Full= 0
# 
#                55000
#  Write Address = 000
# 
#                55000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                65000
#  Write Full= 0
# 
#                65000
#  Write Address = 000
# 
#                65000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                70000
#  Read INC = 0
# 
#                75000
#  Write Full= 0
# 
#                75000
#  Write Address = 000
# 
#                75000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -all
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = 0 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#                85000
#  Write Full= 0
# 
#                85000
#  Write Address = 001
# 
#                85000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#                90000
#  Read INC = 1
# 
#                95000
#  Write Full= 0
# 
#                95000
#  Write Address = 001
# 
#                95000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = 38 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               105000
#  Write Full= 0
# 
#               105000
#  Write Address = 010
# 
#               105000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0000 
# 
#               110000
#  Read INC = 1
# 
#               115000
#  Write Full= 0
# 
#               115000
#  Write Address = 010
# 
#               115000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0001 
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = 86 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               125000
#  Write Full= 0
# 
#               125000
#  Write Address = 011
# 
#               125000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0001 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run -all
#               130000
#  Read INC = 1
# 
#               135000
#  Write Full= 0
# 
#               135000
#  Write Address = 011
# 
#               135000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0011 
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = 5c 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               145000
#  Write Full= 0
# 
#               145000
#  Write Address = 100
# 
#               145000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0011 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 48
run
# ** Warning: cg: unrecognized machine instruction
#    Time: 150 ns  Iteration: 3  Instance: /FIFO_tb/fifo/fifo_empty
# ** Warning: cg: unrecognized machine instruction
#    Time: 150 ns  Iteration: 3  Instance: /FIFO_tb/fifo/fifo_empty
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 49
run -continue
#               150000
#  Read INC = 1
# 
run
run -continue
run
run
run
run
run -all
#               155000
#  Write Full= 0
# 
#               155000
#  Write Address = 100
# 
#               155000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0010 
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = ce 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               165000
#  Write Full= 0
# 
#               165000
#  Write Address = 101
# 
#               165000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0010 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 49
run -continue
#               170000
#  Read INC = 1
# 
#               175000
#  Write Full= 0
# 
#               175000
#  Write Address = 101
# 
#               175000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0110 
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = c7 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               185000
#  Write Full= 0
# 
#               185000
#  Write Address = 110
# 
#               185000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0110 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 49
run -continue
#               190000
#  Read INC = 1
# 
#               195000
#  Write Full= 0
# 
#               195000
#  Write Address = 110
# 
#               195000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0111 
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = c6 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               205000
#  Write Full= 0
# 
#               205000
#  Write Address = 111
# 
#               205000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0111 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 49
run -all
#               210000
#  Read INC = 1
# 
#               215000
#  Write Full= 0
# 
#               215000
#  Write Address = 111
# 
#               215000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0101 
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = f3 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               225000
#  Write Full= 0
# 
#               225000
#  Write Address = 000
# 
#               225000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0101 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 49
run -all
#               230000
#  Read INC = 1
# 
#               235000
#  Write Full= 0
# 
#               235000
#  Write Address = 000
# 
#               235000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0100 
# 
#               245000 Data read, Mem[5] = c7 
# 
#               245000 Data written, Mem[0] = c3 
# 
#               245000 Mem[0] = 0 
#  
#               245000 Mem[1] = 38 
#  
#               245000 Mem[2] = 86 
#  
#               245000 Mem[3] = 5c 
#  
#               245000 Mem[4] = ce 
#  
#               245000 Mem[5] = c7 
#  
#               245000 Mem[6] = c6 
#  
#               245000 Mem[7] = f3 
#  
# 
# 
#               245000
#  Write Full= 0
# 
#               245000
#  Write Address = 001
# 
#               245000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0100 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 49
run -all
#               250000
#  Read INC = 1
# 
#               255000
#  Write Full= 0
# 
#               255000
#  Write Address = 001
# 
#               255000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 1100 
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[1] = 5f 
# 
#               265000 Mem[0] = c3 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               265000
#  Write Full= 0
# 
#               265000
#  Write Address = 010
# 
#               265000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 1100 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 49
run -all
#               270000
#  Read INC = 1
# 
#               275000
#  Write Full= 0
# 
#               275000
#  Write Address = 010
# 
#               275000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 1101 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 49
run -all
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[2] = 47 
# 
#               285000 Mem[0] = c3 
#  
#               285000 Mem[1] = 5f 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               285000
#  Write Full= 0
# 
#               285000
#  Write Address = 011
# 
#               285000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 1101 
# 
#               290000
#  Read INC = 0
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[3] = 89 
# 
#               295000 Mem[0] = c3 
#  
#               295000 Mem[1] = 5f 
#  
#               295000 Mem[2] = 47 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               295000
#  Write Full= 0
# 
#               295000
#  Write Address = 100
# 
#               295000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 1111 
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[4] = 7e 
# 
#               305000 Mem[0] = c3 
#  
#               305000 Mem[1] = 5f 
#  
#               305000 Mem[2] = 47 
#  
#               305000 Mem[3] = 89 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               305000
#  Write Full= 0
# 
#               305000
#  Write Address = 101
# 
#               305000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
#               310000
#  Read INC = 0
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[5] = 45 
# 
#               315000 Mem[0] = c3 
#  
#               315000 Mem[1] = 5f 
#  
#               315000 Mem[2] = 47 
#  
#               315000 Mem[3] = 89 
#  
#               315000 Mem[4] = 7e 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               315000
#  Write Full= 0
# 
#               315000
#  Write Address = 110
# 
#               315000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1110 
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[6] = 5d 
# 
#               325000 Mem[0] = c3 
#  
#               325000 Mem[1] = 5f 
#  
#               325000 Mem[2] = 47 
#  
#               325000 Mem[3] = 89 
#  
#               325000 Mem[4] = 7e 
#  
#               325000 Mem[5] = 45 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               325000
#  Write Full= 0
# 
#               325000
#  Write Address = 111
# 
#               325000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1110 
# 
#               330000
#  Read INC = 0
# 
#               335000 Data read, Mem[7] = f3 
# 
#               335000 Data written, Mem[7] = 91 
# 
#               335000 Mem[0] = c3 
#  
#               335000 Mem[1] = 5f 
#  
#               335000 Mem[2] = 47 
#  
#               335000 Mem[3] = 89 
#  
#               335000 Mem[4] = 7e 
#  
#               335000 Mem[5] = 45 
#  
#               335000 Mem[6] = 5d 
#  
#               335000 Mem[7] = f3 
#  
# 
# 
#               335000
#  Write Full= 0
# 
#               335000
#  Write Address = 000
# 
#               335000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1011 
# 
#               345000 Data read, Mem[7] = 91 
# 
#               345000 Data written, Mem[0] = 6e 
# 
#               345000 Mem[0] = c3 
#  
#               345000 Mem[1] = 5f 
#  
#               345000 Mem[2] = 47 
#  
#               345000 Mem[3] = 89 
#  
#               345000 Mem[4] = 7e 
#  
#               345000 Mem[5] = 45 
#  
#               345000 Mem[6] = 5d 
#  
#               345000 Mem[7] = 91 
#  
# 
# 
#               345000
#  Write Full= 0
# 
#               345000
#  Write Address = 001
# 
#               345000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1011 
# 
#               350000
#  Read INC = 0
# 
#               355000 Data read, Mem[7] = 91 
# 
#               355000 Data written, Mem[1] = 8f 
# 
#               355000 Mem[0] = 6e 
#  
#               355000 Mem[1] = 5f 
#  
#               355000 Mem[2] = 47 
#  
#               355000 Mem[3] = 89 
#  
#               355000 Mem[4] = 7e 
#  
#               355000 Mem[5] = 45 
#  
#               355000 Mem[6] = 5d 
#  
#               355000 Mem[7] = 91 
#  
# 
# 
#               355000
#  Write Full= 0
# 
#               355000
#  Write Address = 010
# 
#               355000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1000 
# 
#               365000 Data read, Mem[7] = 91 
# 
#               365000 Data written, Mem[2] = 3c 
# 
#               365000 Mem[0] = 6e 
#  
#               365000 Mem[1] = 8f 
#  
#               365000 Mem[2] = 47 
#  
#               365000 Mem[3] = 89 
#  
#               365000 Mem[4] = 7e 
#  
#               365000 Mem[5] = 45 
#  
#               365000 Mem[6] = 5d 
#  
#               365000 Mem[7] = 91 
#  
# 
# 
#               365000
#  Write Full= 0
# 
#               365000
#  Write Address = 011
# 
#               365000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1000 
# 
#               370000
#  Read INC = 0
# 
#               375000 Data read, Mem[7] = 91 
# 
#               375000 Data written, Mem[3] = c9 
# 
#               375000 Mem[0] = 6e 
#  
#               375000 Mem[1] = 8f 
#  
#               375000 Mem[2] = 3c 
#  
#               375000 Mem[3] = 89 
#  
#               375000 Mem[4] = 7e 
#  
#               375000 Mem[5] = 45 
#  
#               375000 Mem[6] = 5d 
#  
#               375000 Mem[7] = 91 
#  
# 
# 
#               375000
#  Write Full= 0
# 
#               375000
#  Write Address = 100
# 
#               375000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0001 
# 
#               385000 Data read, Mem[7] = 91 
# 
#               385000 Data written, Mem[4] = e3 
# 
#               385000 Mem[0] = 6e 
#  
#               385000 Mem[1] = 8f 
#  
#               385000 Mem[2] = 3c 
#  
#               385000 Mem[3] = c9 
#  
#               385000 Mem[4] = 7e 
#  
#               385000 Mem[5] = 45 
#  
#               385000 Mem[6] = 5d 
#  
#               385000 Mem[7] = 91 
#  
# 
# 
#               385000
#  Write Full= 0
# 
#               385000
#  Write Address = 101
# 
#               385000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0001 
# 
# Break in Module rd_empty at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_rd_empty.sv line 49
quit -sim
# End time: 15:56:58 on Jan 05,2025, Elapsed time: 24:49:57
# Errors: 0, Warnings: 3
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
vsim -voptargs=+acc work.FIFO_tb
# vsim -voptargs="+acc" work.FIFO_tb 
# Start time: 15:59:17 on Jan 05,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'dq2'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_2FF_Sync.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/w2r File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 44
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'dq2'. The port definition is at: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_2FF_Sync.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /FIFO_tb/fifo/w2r File: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO.sv Line: 44
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
#                 5000
#  Write Full= x
# 
#                 5000
#  Write Address = xxx
# 
#                 5000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                10000[rd_empty]
#  Read ptr =  x
# 
#                10000
#  Read INC = 0
# 
#                15000
#  Write Full= x
# 
#                15000
#  Write Address = xxx
# 
#                15000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                25000
#  Write Full= x
# 
#                25000
#  Write Address = xxx
# 
#                25000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                30000[rd_empty]
#  Read ptr =  x
# 
#                30000
#  Read INC = 0
# 
#                35000
#  Write Full= x
# 
#                35000
#  Write Address = xxx
# 
#                35000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                40000
#  Read INC = 0
# 
#                40000
#  Write Full= 0
# 
#                40000
#  Write Address = 000
# 
#                40000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                45000
#  Write Full= 0
# 
#                45000
#  Write Address = 000
# 
#                45000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                50000
#  Read INC = 0
# 
#                55000
#  Write Full= 0
# 
#                55000
#  Write Address = 000
# 
#                55000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                65000
#  Write Full= 0
# 
#                65000
#  Write Address = 000
# 
#                65000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                70000
#  Read INC = 0
# 
#                75000
#  Write Full= 0
# 
#                75000
#  Write Address = 000
# 
#                75000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = 0 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#                85000
#  Write Full= 0
# 
#                85000
#  Write Address = 001
# 
#                85000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#                90000[rd_empty]
#  Read ptr =  0
# 
#                90000
#  Read INC = 1
# 
#                95000
#  Write Full= 0
# 
#                95000
#  Write Address = 001
# 
#                95000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = 38 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               105000
#  Write Full= 0
# 
#               105000
#  Write Address = 010
# 
#               105000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0000 
# 
#               110000[rd_empty]
#  Read ptr =  0
# 
#               110000
#  Read INC = 1
# 
#               115000
#  Write Full= 0
# 
#               115000
#  Write Address = 010
# 
#               115000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0001 
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = 86 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               125000
#  Write Full= 0
# 
#               125000
#  Write Address = 011
# 
#               125000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0001 
# 
#               130000[rd_empty]
#  Read ptr =  0
# 
#               130000
#  Read INC = 1
# 
#               135000
#  Write Full= 0
# 
#               135000
#  Write Address = 011
# 
#               135000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0011 
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = 5c 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               145000
#  Write Full= 0
# 
#               145000
#  Write Address = 100
# 
#               145000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0011 
# 
#               150000[rd_empty]
#  Read ptr =  1
# 
#               150000
#  Read INC = 1
# 
#               155000
#  Write Full= 0
# 
#               155000
#  Write Address = 100
# 
#               155000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0010 
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = ce 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               165000
#  Write Full= 0
# 
#               165000
#  Write Address = 101
# 
#               165000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0010 
# 
#               170000[rd_empty]
#  Read ptr =  3
# 
#               170000
#  Read INC = 1
# 
#               175000
#  Write Full= 0
# 
#               175000
#  Write Address = 101
# 
#               175000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0110 
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = c7 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               185000
#  Write Full= 0
# 
#               185000
#  Write Address = 110
# 
#               185000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0110 
# 
#               190000[rd_empty]
#  Read ptr =  2
# 
#               190000
#  Read INC = 1
# 
#               195000
#  Write Full= 0
# 
#               195000
#  Write Address = 110
# 
#               195000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0111 
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = c6 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               205000
#  Write Full= 0
# 
#               205000
#  Write Address = 111
# 
#               205000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0111 
# 
#               210000[rd_empty]
#  Read ptr =  6
# 
#               210000
#  Read INC = 1
# 
#               215000
#  Write Full= 0
# 
#               215000
#  Write Address = 111
# 
#               215000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0101 
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = f3 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               225000
#  Write Full= 0
# 
#               225000
#  Write Address = 000
# 
#               225000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0101 
# 
#               230000[rd_empty]
#  Read ptr =  7
# 
#               230000
#  Read INC = 1
# 
#               235000
#  Write Full= 0
# 
#               235000
#  Write Address = 000
# 
#               235000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0100 
# 
#               245000 Data read, Mem[5] = c7 
# 
#               245000 Data written, Mem[0] = c3 
# 
#               245000 Mem[0] = 0 
#  
#               245000 Mem[1] = 38 
#  
#               245000 Mem[2] = 86 
#  
#               245000 Mem[3] = 5c 
#  
#               245000 Mem[4] = ce 
#  
#               245000 Mem[5] = c7 
#  
#               245000 Mem[6] = c6 
#  
#               245000 Mem[7] = f3 
#  
# 
# 
#               245000
#  Write Full= 0
# 
#               245000
#  Write Address = 001
# 
#               245000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0100 
# 
#               250000[rd_empty]
#  Read ptr =  5
# 
#               250000
#  Read INC = 1
# 
#               255000
#  Write Full= 0
# 
#               255000
#  Write Address = 001
# 
#               255000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 1100 
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[1] = 5f 
# 
#               265000 Mem[0] = c3 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               265000
#  Write Full= 0
# 
#               265000
#  Write Address = 010
# 
#               265000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 1100 
# 
#               270000[rd_empty]
#  Read ptr =  4
# 
#               270000
#  Read INC = 1
# 
#               275000
#  Write Full= 0
# 
#               275000
#  Write Address = 010
# 
#               275000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 1101 
# 
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[2] = 47 
# 
#               285000 Mem[0] = c3 
#  
#               285000 Mem[1] = 5f 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               285000
#  Write Full= 0
# 
#               285000
#  Write Address = 011
# 
#               285000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 1101 
# 
#               290000[rd_empty]
#  Read ptr =  4
# 
#               290000
#  Read INC = 0
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[3] = 89 
# 
#               295000 Mem[0] = c3 
#  
#               295000 Mem[1] = 5f 
#  
#               295000 Mem[2] = 47 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               295000
#  Write Full= 0
# 
#               295000
#  Write Address = 100
# 
#               295000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 1111 
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[4] = 7e 
# 
#               305000 Mem[0] = c3 
#  
#               305000 Mem[1] = 5f 
#  
#               305000 Mem[2] = 47 
#  
#               305000 Mem[3] = 89 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               305000
#  Write Full= 0
# 
#               305000
#  Write Address = 101
# 
#               305000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
#               310000[rd_empty]
#  Read ptr =  4
# 
#               310000
#  Read INC = 0
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[5] = 45 
# 
#               315000 Mem[0] = c3 
#  
#               315000 Mem[1] = 5f 
#  
#               315000 Mem[2] = 47 
#  
#               315000 Mem[3] = 89 
#  
#               315000 Mem[4] = 7e 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               315000
#  Write Full= 0
# 
#               315000
#  Write Address = 110
# 
#               315000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1110 
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[6] = 5d 
# 
#               325000 Mem[0] = c3 
#  
#               325000 Mem[1] = 5f 
#  
#               325000 Mem[2] = 47 
#  
#               325000 Mem[3] = 89 
#  
#               325000 Mem[4] = 7e 
#  
#               325000 Mem[5] = 45 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               325000
#  Write Full= 0
# 
#               325000
#  Write Address = 111
# 
#               325000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1110 
# 
#               330000[rd_empty]
#  Read ptr =  4
# 
#               330000
#  Read INC = 0
# 
#               335000 Data read, Mem[7] = f3 
# 
#               335000 Data written, Mem[7] = 91 
# 
#               335000 Mem[0] = c3 
#  
#               335000 Mem[1] = 5f 
#  
#               335000 Mem[2] = 47 
#  
#               335000 Mem[3] = 89 
#  
#               335000 Mem[4] = 7e 
#  
#               335000 Mem[5] = 45 
#  
#               335000 Mem[6] = 5d 
#  
#               335000 Mem[7] = f3 
#  
# 
# 
#               335000
#  Write Full= 0
# 
#               335000
#  Write Address = 000
# 
#               335000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1011 
# 
#               345000 Data read, Mem[7] = 91 
# 
#               345000 Data written, Mem[0] = 6e 
# 
#               345000 Mem[0] = c3 
#  
#               345000 Mem[1] = 5f 
#  
#               345000 Mem[2] = 47 
#  
#               345000 Mem[3] = 89 
#  
#               345000 Mem[4] = 7e 
#  
#               345000 Mem[5] = 45 
#  
#               345000 Mem[6] = 5d 
#  
#               345000 Mem[7] = 91 
#  
# 
# 
#               345000
#  Write Full= 0
# 
#               345000
#  Write Address = 001
# 
#               345000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1011 
# 
#               350000[rd_empty]
#  Read ptr =  4
# 
#               350000
#  Read INC = 0
# 
#               355000 Data read, Mem[7] = 91 
# 
#               355000 Data written, Mem[1] = 8f 
# 
#               355000 Mem[0] = 6e 
#  
#               355000 Mem[1] = 5f 
#  
#               355000 Mem[2] = 47 
#  
#               355000 Mem[3] = 89 
#  
#               355000 Mem[4] = 7e 
#  
#               355000 Mem[5] = 45 
#  
#               355000 Mem[6] = 5d 
#  
#               355000 Mem[7] = 91 
#  
# 
# 
#               355000
#  Write Full= 0
# 
#               355000
#  Write Address = 010
# 
#               355000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1000 
# 
#               365000 Data read, Mem[7] = 91 
# 
#               365000 Data written, Mem[2] = 3c 
# 
#               365000 Mem[0] = 6e 
#  
#               365000 Mem[1] = 8f 
#  
#               365000 Mem[2] = 47 
#  
#               365000 Mem[3] = 89 
#  
#               365000 Mem[4] = 7e 
#  
#               365000 Mem[5] = 45 
#  
#               365000 Mem[6] = 5d 
#  
#               365000 Mem[7] = 91 
#  
# 
# 
#               365000
#  Write Full= 0
# 
#               365000
#  Write Address = 011
# 
#               365000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1000 
# 
#               370000[rd_empty]
#  Read ptr =  4
# 
#               370000
#  Read INC = 0
# 
#               375000 Data read, Mem[7] = 91 
# 
#               375000 Data written, Mem[3] = c9 
# 
#               375000 Mem[0] = 6e 
#  
#               375000 Mem[1] = 8f 
#  
#               375000 Mem[2] = 3c 
#  
#               375000 Mem[3] = 89 
#  
#               375000 Mem[4] = 7e 
#  
#               375000 Mem[5] = 45 
#  
#               375000 Mem[6] = 5d 
#  
#               375000 Mem[7] = 91 
#  
# 
# 
#               375000
#  Write Full= 0
# 
#               375000
#  Write Address = 100
# 
#               375000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0001 
# 
#               385000 Data read, Mem[7] = 91 
# 
#               385000 Data written, Mem[4] = e3 
# 
#               385000 Mem[0] = 6e 
#  
#               385000 Mem[1] = 8f 
#  
#               385000 Mem[2] = 3c 
#  
#               385000 Mem[3] = c9 
#  
#               385000 Mem[4] = 7e 
#  
#               385000 Mem[5] = 45 
#  
#               385000 Mem[6] = 5d 
#  
#               385000 Mem[7] = 91 
#  
# 
# 
#               385000
#  Write Full= 0
# 
#               385000
#  Write Address = 101
# 
#               385000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0001 
# 
#               390000[rd_empty]
#  Read ptr = 12
# 
#               390000
#  Read INC = 1
# 
#               395000
#  Write Full= 0
# 
#               395000
#  Write Address = 101
# 
#               395000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0010 
# 
#               405000
#  Write Full= 0
# 
#               405000
#  Write Address = 101
# 
#               405000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0010 
# 
#               410000[rd_empty]
#  Read ptr = 13
# 
#               410000
#  Read INC = 1
# 
#               415000
#  Write Full= 0
# 
#               415000
#  Write Address = 101
# 
#               415000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               425000
#  Write Full= 0
# 
#               425000
#  Write Address = 101
# 
#               425000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               430000[rd_empty]
#  Read ptr = 15
# 
#               430000
#  Read INC = 1
# 
#               435000
#  Write Full= 0
# 
#               435000
#  Write Address = 101
# 
#               435000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               445000
#  Write Full= 0
# 
#               445000
#  Write Address = 101
# 
#               445000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               450000[rd_empty]
#  Read ptr = 14
# 
#               450000
#  Read INC = 1
# 
#               455000
#  Write Full= 0
# 
#               455000
#  Write Address = 101
# 
#               455000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               465000
#  Write Full= 0
# 
#               465000
#  Write Address = 101
# 
#               465000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               470000[rd_empty]
#  Read ptr = 10
# 
#               470000
#  Read INC = 1
# 
#               475000
#  Write Full= 0
# 
#               475000
#  Write Address = 101
# 
#               475000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               485000
#  Write Full= 0
# 
#               485000
#  Write Address = 101
# 
#               485000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               490000[rd_empty]
#  Read ptr = 11
# 
#               490000
#  Read INC = 1
# 
#               495000
#  Write Full= 0
# 
#               495000
#  Write Address = 101
# 
#               495000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               505000
#  Write Full= 0
# 
#               505000
#  Write Address = 101
# 
#               505000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               510000[rd_empty]
#  Read ptr =  9
# 
#               510000
#  Read INC = 1
# 
#               515000
#  Write Full= 0
# 
#               515000
#  Write Address = 101
# 
#               515000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               525000
#  Write Full= 0
# 
#               525000
#  Write Address = 101
# 
#               525000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               530000[rd_empty]
#  Read ptr =  8
# 
#               530000
#  Read INC = 1
# 
#               535000
#  Write Full= 0
# 
#               535000
#  Write Address = 101
# 
#               535000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               545000
#  Write Full= 0
# 
#               545000
#  Write Address = 101
# 
#               545000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               550000[rd_empty]
#  Read ptr =  0
# 
#               550000
#  Read INC = 1
# 
#               555000
#  Write Full= 0
# 
#               555000
#  Write Address = 101
# 
#               555000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               565000
#  Write Full= 0
# 
#               565000
#  Write Address = 101
# 
#               565000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               570000[rd_empty]
#  Read ptr =  1
# 
#               570000
#  Read INC = 1
# 
#               575000
#  Write Full= 0
# 
#               575000
#  Write Address = 101
# 
#               575000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               585000
#  Write Full= 0
# 
#               585000
#  Write Address = 101
# 
#               585000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               590000[rd_empty]
#  Read ptr =  3
# 
#               590000
#  Read INC = 1
# 
#               595000
#  Write Full= 0
# 
#               595000
#  Write Address = 101
# 
#               595000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               605000
#  Write Full= 0
# 
#               605000
#  Write Address = 101
# 
#               605000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
#                 5000
#  Write Full= x
# 
#                 5000
#  Write Address = xxx
# 
#                 5000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                10000[rd_empty]
#  Read ptr = xxxx
# 
#                10000
#  Read INC = 0
# 
#                15000
#  Write Full= x
# 
#                15000
#  Write Address = xxx
# 
#                15000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                25000
#  Write Full= x
# 
#                25000
#  Write Address = xxx
# 
#                25000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                30000[rd_empty]
#  Read ptr = xxxx
# 
#                30000
#  Read INC = 0
# 
#                35000
#  Write Full= x
# 
#                35000
#  Write Address = xxx
# 
#                35000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                40000
#  Read INC = 0
# 
#                40000
#  Write Full= 0
# 
#                40000
#  Write Address = 000
# 
#                40000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                45000
#  Write Full= 0
# 
#                45000
#  Write Address = 000
# 
#                45000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                50000
#  Read INC = 0
# 
#                55000
#  Write Full= 0
# 
#                55000
#  Write Address = 000
# 
#                55000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                65000
#  Write Full= 0
# 
#                65000
#  Write Address = 000
# 
#                65000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                70000
#  Read INC = 0
# 
#                75000
#  Write Full= 0
# 
#                75000
#  Write Address = 000
# 
#                75000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = 0 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#                85000
#  Write Full= 0
# 
#                85000
#  Write Address = 001
# 
#                85000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#                90000[rd_empty]
#  Read ptr = 0000
# 
#                90000
#  Read INC = 1
# 
#                95000
#  Write Full= 0
# 
#                95000
#  Write Address = 001
# 
#                95000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = 38 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               105000
#  Write Full= 0
# 
#               105000
#  Write Address = 010
# 
#               105000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0000 
# 
#               110000[rd_empty]
#  Read ptr = 0000
# 
#               110000
#  Read INC = 1
# 
#               115000
#  Write Full= 0
# 
#               115000
#  Write Address = 010
# 
#               115000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0001 
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = 86 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               125000
#  Write Full= 0
# 
#               125000
#  Write Address = 011
# 
#               125000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0001 
# 
#               130000[rd_empty]
#  Read ptr = 0000
# 
#               130000
#  Read INC = 1
# 
#               135000
#  Write Full= 0
# 
#               135000
#  Write Address = 011
# 
#               135000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0011 
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = 5c 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               145000
#  Write Full= 0
# 
#               145000
#  Write Address = 100
# 
#               145000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0011 
# 
#               150000[rd_empty]
#  Read ptr = 0001
# 
#               150000
#  Read INC = 1
# 
#               155000
#  Write Full= 0
# 
#               155000
#  Write Address = 100
# 
#               155000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0010 
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = ce 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               165000
#  Write Full= 0
# 
#               165000
#  Write Address = 101
# 
#               165000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0010 
# 
#               170000[rd_empty]
#  Read ptr = 0011
# 
#               170000
#  Read INC = 1
# 
#               175000
#  Write Full= 0
# 
#               175000
#  Write Address = 101
# 
#               175000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0110 
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = c7 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               185000
#  Write Full= 0
# 
#               185000
#  Write Address = 110
# 
#               185000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0110 
# 
#               190000[rd_empty]
#  Read ptr = 0010
# 
#               190000
#  Read INC = 1
# 
#               195000
#  Write Full= 0
# 
#               195000
#  Write Address = 110
# 
#               195000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0111 
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = c6 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               205000
#  Write Full= 0
# 
#               205000
#  Write Address = 111
# 
#               205000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0111 
# 
#               210000[rd_empty]
#  Read ptr = 0110
# 
#               210000
#  Read INC = 1
# 
#               215000
#  Write Full= 0
# 
#               215000
#  Write Address = 111
# 
#               215000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0101 
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = f3 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               225000
#  Write Full= 0
# 
#               225000
#  Write Address = 000
# 
#               225000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0101 
# 
#               230000[rd_empty]
#  Read ptr = 0111
# 
#               230000
#  Read INC = 1
# 
#               235000
#  Write Full= 0
# 
#               235000
#  Write Address = 000
# 
#               235000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0100 
# 
#               245000 Data read, Mem[5] = c7 
# 
#               245000 Data written, Mem[0] = c3 
# 
#               245000 Mem[0] = 0 
#  
#               245000 Mem[1] = 38 
#  
#               245000 Mem[2] = 86 
#  
#               245000 Mem[3] = 5c 
#  
#               245000 Mem[4] = ce 
#  
#               245000 Mem[5] = c7 
#  
#               245000 Mem[6] = c6 
#  
#               245000 Mem[7] = f3 
#  
# 
# 
#               245000
#  Write Full= 0
# 
#               245000
#  Write Address = 001
# 
#               245000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0100 
# 
#               250000[rd_empty]
#  Read ptr = 0101
# 
#               250000
#  Read INC = 1
# 
#               255000
#  Write Full= 0
# 
#               255000
#  Write Address = 001
# 
#               255000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 1100 
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[1] = 5f 
# 
#               265000 Mem[0] = c3 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               265000
#  Write Full= 0
# 
#               265000
#  Write Address = 010
# 
#               265000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 1100 
# 
#               270000[rd_empty]
#  Read ptr = 0100
# 
#               270000
#  Read INC = 1
# 
#               275000
#  Write Full= 0
# 
#               275000
#  Write Address = 010
# 
#               275000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 1101 
# 
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[2] = 47 
# 
#               285000 Mem[0] = c3 
#  
#               285000 Mem[1] = 5f 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               285000
#  Write Full= 0
# 
#               285000
#  Write Address = 011
# 
#               285000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 1101 
# 
#               290000[rd_empty]
#  Read ptr = 0100
# 
#               290000
#  Read INC = 0
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[3] = 89 
# 
#               295000 Mem[0] = c3 
#  
#               295000 Mem[1] = 5f 
#  
#               295000 Mem[2] = 47 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               295000
#  Write Full= 0
# 
#               295000
#  Write Address = 100
# 
#               295000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 1111 
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[4] = 7e 
# 
#               305000 Mem[0] = c3 
#  
#               305000 Mem[1] = 5f 
#  
#               305000 Mem[2] = 47 
#  
#               305000 Mem[3] = 89 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               305000
#  Write Full= 0
# 
#               305000
#  Write Address = 101
# 
#               305000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
#               310000[rd_empty]
#  Read ptr = 0100
# 
#               310000
#  Read INC = 0
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[5] = 45 
# 
#               315000 Mem[0] = c3 
#  
#               315000 Mem[1] = 5f 
#  
#               315000 Mem[2] = 47 
#  
#               315000 Mem[3] = 89 
#  
#               315000 Mem[4] = 7e 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               315000
#  Write Full= 0
# 
#               315000
#  Write Address = 110
# 
#               315000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1110 
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[6] = 5d 
# 
#               325000 Mem[0] = c3 
#  
#               325000 Mem[1] = 5f 
#  
#               325000 Mem[2] = 47 
#  
#               325000 Mem[3] = 89 
#  
#               325000 Mem[4] = 7e 
#  
#               325000 Mem[5] = 45 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               325000
#  Write Full= 0
# 
#               325000
#  Write Address = 111
# 
#               325000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1110 
# 
#               330000[rd_empty]
#  Read ptr = 0100
# 
#               330000
#  Read INC = 0
# 
#               335000 Data read, Mem[7] = f3 
# 
#               335000 Data written, Mem[7] = 91 
# 
#               335000 Mem[0] = c3 
#  
#               335000 Mem[1] = 5f 
#  
#               335000 Mem[2] = 47 
#  
#               335000 Mem[3] = 89 
#  
#               335000 Mem[4] = 7e 
#  
#               335000 Mem[5] = 45 
#  
#               335000 Mem[6] = 5d 
#  
#               335000 Mem[7] = f3 
#  
# 
# 
#               335000
#  Write Full= 0
# 
#               335000
#  Write Address = 000
# 
#               335000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1011 
# 
#               345000 Data read, Mem[7] = 91 
# 
#               345000 Data written, Mem[0] = 6e 
# 
#               345000 Mem[0] = c3 
#  
#               345000 Mem[1] = 5f 
#  
#               345000 Mem[2] = 47 
#  
#               345000 Mem[3] = 89 
#  
#               345000 Mem[4] = 7e 
#  
#               345000 Mem[5] = 45 
#  
#               345000 Mem[6] = 5d 
#  
#               345000 Mem[7] = 91 
#  
# 
# 
#               345000
#  Write Full= 0
# 
#               345000
#  Write Address = 001
# 
#               345000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1011 
# 
#               350000[rd_empty]
#  Read ptr = 0100
# 
#               350000
#  Read INC = 0
# 
#               355000 Data read, Mem[7] = 91 
# 
#               355000 Data written, Mem[1] = 8f 
# 
#               355000 Mem[0] = 6e 
#  
#               355000 Mem[1] = 5f 
#  
#               355000 Mem[2] = 47 
#  
#               355000 Mem[3] = 89 
#  
#               355000 Mem[4] = 7e 
#  
#               355000 Mem[5] = 45 
#  
#               355000 Mem[6] = 5d 
#  
#               355000 Mem[7] = 91 
#  
# 
# 
#               355000
#  Write Full= 0
# 
#               355000
#  Write Address = 010
# 
#               355000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1000 
# 
#               365000 Data read, Mem[7] = 91 
# 
#               365000 Data written, Mem[2] = 3c 
# 
#               365000 Mem[0] = 6e 
#  
#               365000 Mem[1] = 8f 
#  
#               365000 Mem[2] = 47 
#  
#               365000 Mem[3] = 89 
#  
#               365000 Mem[4] = 7e 
#  
#               365000 Mem[5] = 45 
#  
#               365000 Mem[6] = 5d 
#  
#               365000 Mem[7] = 91 
#  
# 
# 
#               365000
#  Write Full= 0
# 
#               365000
#  Write Address = 011
# 
#               365000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1000 
# 
#               370000[rd_empty]
#  Read ptr = 0100
# 
#               370000
#  Read INC = 0
# 
#               375000 Data read, Mem[7] = 91 
# 
#               375000 Data written, Mem[3] = c9 
# 
#               375000 Mem[0] = 6e 
#  
#               375000 Mem[1] = 8f 
#  
#               375000 Mem[2] = 3c 
#  
#               375000 Mem[3] = 89 
#  
#               375000 Mem[4] = 7e 
#  
#               375000 Mem[5] = 45 
#  
#               375000 Mem[6] = 5d 
#  
#               375000 Mem[7] = 91 
#  
# 
# 
#               375000
#  Write Full= 0
# 
#               375000
#  Write Address = 100
# 
#               375000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0001 
# 
#               385000 Data read, Mem[7] = 91 
# 
#               385000 Data written, Mem[4] = e3 
# 
#               385000 Mem[0] = 6e 
#  
#               385000 Mem[1] = 8f 
#  
#               385000 Mem[2] = 3c 
#  
#               385000 Mem[3] = c9 
#  
#               385000 Mem[4] = 7e 
#  
#               385000 Mem[5] = 45 
#  
#               385000 Mem[6] = 5d 
#  
#               385000 Mem[7] = 91 
#  
# 
# 
#               385000
#  Write Full= 0
# 
#               385000
#  Write Address = 101
# 
#               385000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0001 
# 
#               390000[rd_empty]
#  Read ptr = 1100
# 
#               390000
#  Read INC = 1
# 
#               395000
#  Write Full= 0
# 
#               395000
#  Write Address = 101
# 
#               395000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0010 
# 
#               405000
#  Write Full= 0
# 
#               405000
#  Write Address = 101
# 
#               405000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0010 
# 
#               410000[rd_empty]
#  Read ptr = 1101
# 
#               410000
#  Read INC = 1
# 
#               415000
#  Write Full= 0
# 
#               415000
#  Write Address = 101
# 
#               415000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               425000
#  Write Full= 0
# 
#               425000
#  Write Address = 101
# 
#               425000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               430000[rd_empty]
#  Read ptr = 1111
# 
#               430000
#  Read INC = 1
# 
#               435000
#  Write Full= 0
# 
#               435000
#  Write Address = 101
# 
#               435000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               445000
#  Write Full= 0
# 
#               445000
#  Write Address = 101
# 
#               445000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               450000[rd_empty]
#  Read ptr = 1110
# 
#               450000
#  Read INC = 1
# 
#               455000
#  Write Full= 0
# 
#               455000
#  Write Address = 101
# 
#               455000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               465000
#  Write Full= 0
# 
#               465000
#  Write Address = 101
# 
#               465000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               470000[rd_empty]
#  Read ptr = 1010
# 
#               470000
#  Read INC = 1
# 
#               475000
#  Write Full= 0
# 
#               475000
#  Write Address = 101
# 
#               475000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               485000
#  Write Full= 0
# 
#               485000
#  Write Address = 101
# 
#               485000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               490000[rd_empty]
#  Read ptr = 1011
# 
#               490000
#  Read INC = 1
# 
#               495000
#  Write Full= 0
# 
#               495000
#  Write Address = 101
# 
#               495000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               505000
#  Write Full= 0
# 
#               505000
#  Write Address = 101
# 
#               505000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               510000[rd_empty]
#  Read ptr = 1001
# 
#               510000
#  Read INC = 1
# 
#               515000
#  Write Full= 0
# 
#               515000
#  Write Address = 101
# 
#               515000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               525000
#  Write Full= 0
# 
#               525000
#  Write Address = 101
# 
#               525000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               530000[rd_empty]
#  Read ptr = 1000
# 
#               530000
#  Read INC = 1
# 
#               535000
#  Write Full= 0
# 
#               535000
#  Write Address = 101
# 
#               535000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               545000
#  Write Full= 0
# 
#               545000
#  Write Address = 101
# 
#               545000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               550000[rd_empty]
#  Read ptr = 0000
# 
#               550000
#  Read INC = 1
# 
#               555000
#  Write Full= 0
# 
#               555000
#  Write Address = 101
# 
#               555000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               565000
#  Write Full= 0
# 
#               565000
#  Write Address = 101
# 
#               565000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               570000[rd_empty]
#  Read ptr = 0001
# 
#               570000
#  Read INC = 1
# 
#               575000
#  Write Full= 0
# 
#               575000
#  Write Address = 101
# 
#               575000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               585000
#  Write Full= 0
# 
#               585000
#  Write Address = 101
# 
#               585000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               590000[rd_empty]
#  Read ptr = 0011
# 
#               590000
#  Read INC = 1
# 
#               595000
#  Write Full= 0
# 
#               595000
#  Write Address = 101
# 
#               595000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
#               605000
#  Write Full= 0
# 
#               605000
#  Write Address = 101
# 
#               605000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0111 
# 
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
#                 5000
#  Write Full= x
# 
#                 5000
#  Write Address = xxx
# 
#                 5000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                10000[rd_empty]
#  Read ptr = xxxx
# 
#                10000
#  Read INC = 0
# 
#                15000
#  Write Full= x
# 
#                15000
#  Write Address = xxx
# 
#                15000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                25000
#  Write Full= x
# 
#                25000
#  Write Address = xxx
# 
#                25000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                30000[rd_empty]
#  Read ptr = xxxx
# 
#                30000
#  Read INC = 0
# 
#                35000
#  Write Full= x
# 
#                35000
#  Write Address = xxx
# 
#                35000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                40000
#  Read INC = 0
# 
#                40000
#  Write Full= 0
# 
#                40000
#  Write Address = 000
# 
#                40000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                45000
#  Write Full= 0
# 
#                45000
#  Write Address = 000
# 
#                45000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                50000
#  Read INC = 0
# 
#                55000
#  Write Full= 0
# 
#                55000
#  Write Address = 000
# 
#                55000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                65000
#  Write Full= 0
# 
#                65000
#  Write Address = 000
# 
#                65000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                70000
#  Read INC = 0
# 
#                75000
#  Write Full= 0
# 
#                75000
#  Write Address = 000
# 
#                75000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = 0 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#                85000
#  Write Full= 0
# 
#                85000
#  Write Address = 001
# 
#                85000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#                90000[rd_empty]
#  Read ptr = 0000
# 
#                90000
#  Read INC = 1
# 
#                95000
#  Write Full= 0
# 
#                95000
#  Write Address = 001
# 
#                95000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = 38 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               105000
#  Write Full= 0
# 
#               105000
#  Write Address = 010
# 
#               105000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0000 
# 
#               110000[rd_empty]
#  Read ptr = 0000
# 
#               110000
#  Read INC = 1
# 
#               115000
#  Write Full= 0
# 
#               115000
#  Write Address = 010
# 
#               115000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = 86 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               125000
#  Write Full= 0
# 
#               125000
#  Write Address = 011
# 
#               125000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0000 
# 
#               130000[rd_empty]
#  Read ptr = 0000
# 
#               130000
#  Read INC = 1
# 
#               135000
#  Write Full= 0
# 
#               135000
#  Write Address = 011
# 
#               135000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0000 
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = 5c 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               145000
#  Write Full= 0
# 
#               145000
#  Write Address = 100
# 
#               145000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0000 
# 
#               150000[rd_empty]
#  Read ptr = 0001
# 
#               150000
#  Read INC = 1
# 
#               155000
#  Write Full= 0
# 
#               155000
#  Write Address = 100
# 
#               155000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0000 
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = ce 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               165000
#  Write Full= 0
# 
#               165000
#  Write Address = 101
# 
#               165000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0001 
# 
#               170000[rd_empty]
#  Read ptr = 0011
# 
#               170000
#  Read INC = 1
# 
#               175000
#  Write Full= 0
# 
#               175000
#  Write Address = 101
# 
#               175000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0001 
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = c7 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               185000
#  Write Full= 0
# 
#               185000
#  Write Address = 110
# 
#               185000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0011 
# 
#               190000[rd_empty]
#  Read ptr = 0010
# 
#               190000
#  Read INC = 1
# 
#               195000
#  Write Full= 0
# 
#               195000
#  Write Address = 110
# 
#               195000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0011 
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = c6 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               205000
#  Write Full= 0
# 
#               205000
#  Write Address = 111
# 
#               205000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0010 
# 
#               210000[rd_empty]
#  Read ptr = 0110
# 
#               210000
#  Read INC = 1
# 
#               215000
#  Write Full= 0
# 
#               215000
#  Write Address = 111
# 
#               215000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0010 
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = f3 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               225000
#  Write Full= 0
# 
#               225000
#  Write Address = 000
# 
#               225000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0110 
# 
#               230000[rd_empty]
#  Read ptr = 0111
# 
#               230000
#  Read INC = 1
# 
#               235000
#  Write Full= 0
# 
#               235000
#  Write Address = 000
# 
#               235000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0110 
# 
#               245000 Data read, Mem[5] = c7 
# 
#               245000 Data written, Mem[0] = c3 
# 
#               245000 Mem[0] = 0 
#  
#               245000 Mem[1] = 38 
#  
#               245000 Mem[2] = 86 
#  
#               245000 Mem[3] = 5c 
#  
#               245000 Mem[4] = ce 
#  
#               245000 Mem[5] = c7 
#  
#               245000 Mem[6] = c6 
#  
#               245000 Mem[7] = f3 
#  
# 
# 
#               245000
#  Write Full= 0
# 
#               245000
#  Write Address = 001
# 
#               245000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0111 
# 
#               250000[rd_empty]
#  Read ptr = 0101
# 
#               250000
#  Read INC = 1
# 
#               255000
#  Write Full= 0
# 
#               255000
#  Write Address = 001
# 
#               255000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0111 
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[1] = 5f 
# 
#               265000 Mem[0] = c3 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               265000
#  Write Full= 0
# 
#               265000
#  Write Address = 010
# 
#               265000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0101 
# 
#               270000[rd_empty]
#  Read ptr = 0100
# 
#               270000
#  Read INC = 1
# 
#               275000
#  Write Full= 0
# 
#               275000
#  Write Address = 010
# 
#               275000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0101 
# 
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[2] = 47 
# 
#               285000 Mem[0] = c3 
#  
#               285000 Mem[1] = 5f 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               285000
#  Write Full= 0
# 
#               285000
#  Write Address = 011
# 
#               285000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0100 
# 
#               290000[rd_empty]
#  Read ptr = 0100
# 
#               290000
#  Read INC = 0
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[3] = 89 
# 
#               295000 Mem[0] = c3 
#  
#               295000 Mem[1] = 5f 
#  
#               295000 Mem[2] = 47 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               295000
#  Write Full= 0
# 
#               295000
#  Write Address = 100
# 
#               295000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0100 
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[4] = 7e 
# 
#               305000 Mem[0] = c3 
#  
#               305000 Mem[1] = 5f 
#  
#               305000 Mem[2] = 47 
#  
#               305000 Mem[3] = 89 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               305000
#  Write Full= 0
# 
#               305000
#  Write Address = 101
# 
#               305000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0100 
# 
#               310000[rd_empty]
#  Read ptr = 0100
# 
#               310000
#  Read INC = 0
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[5] = 45 
# 
#               315000 Mem[0] = c3 
#  
#               315000 Mem[1] = 5f 
#  
#               315000 Mem[2] = 47 
#  
#               315000 Mem[3] = 89 
#  
#               315000 Mem[4] = 7e 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               315000
#  Write Full= 1
# 
#               315000
#  Write Address = 110
# 
#               315000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[6] = 5d 
# 
#               325000 Mem[0] = c3 
#  
#               325000 Mem[1] = 5f 
#  
#               325000 Mem[2] = 47 
#  
#               325000 Mem[3] = 89 
#  
#               325000 Mem[4] = 7e 
#  
#               325000 Mem[5] = 45 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               325000
#  Write Full= 1
# 
#               325000
#  Write Address = 111
# 
#               325000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               330000[rd_empty]
#  Read ptr = 0100
# 
#               330000
#  Read INC = 0
# 
#               335000
#  Write Full= 1
# 
#               335000
#  Write Address = 111
# 
#               335000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               345000
#  Write Full= 1
# 
#               345000
#  Write Address = 111
# 
#               345000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               350000[rd_empty]
#  Read ptr = 0100
# 
#               350000
#  Read INC = 0
# 
#               355000
#  Write Full= 1
# 
#               355000
#  Write Address = 111
# 
#               355000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               365000
#  Write Full= 1
# 
#               365000
#  Write Address = 111
# 
#               365000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               370000[rd_empty]
#  Read ptr = 0100
# 
#               370000
#  Read INC = 0
# 
#               375000
#  Write Full= 1
# 
#               375000
#  Write Address = 111
# 
#               375000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               385000
#  Write Full= 1
# 
#               385000
#  Write Address = 111
# 
#               385000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               390000[rd_empty]
#  Read ptr = 1100
# 
#               390000
#  Read INC = 1
# 
#               395000
#  Write Full= 1
# 
#               395000
#  Write Address = 111
# 
#               395000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               405000
#  Write Full= 0
# 
#               405000
#  Write Address = 111
# 
#               405000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1100 
# 
#               410000[rd_empty]
#  Read ptr = 1101
# 
#               410000
#  Read INC = 1
# 
#               415000
#  Write Full= 0
# 
#               415000
#  Write Address = 111
# 
#               415000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1100 
# 
#               425000
#  Write Full= 0
# 
#               425000
#  Write Address = 111
# 
#               425000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1101 
# 
#               430000[rd_empty]
#  Read ptr = 1111
# 
#               430000
#  Read INC = 1
# 
#               435000
#  Write Full= 0
# 
#               435000
#  Write Address = 111
# 
#               435000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1101 
# 
#               445000
#  Write Full= 0
# 
#               445000
#  Write Address = 111
# 
#               445000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1111 
# 
#               450000[rd_empty]
#  Read ptr = 1110
# 
#               450000
#  Read INC = 1
# 
#               455000
#  Write Full= 0
# 
#               455000
#  Write Address = 111
# 
#               455000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1111 
# 
#               465000
#  Write Full= 0
# 
#               465000
#  Write Address = 111
# 
#               465000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1110 
# 
#               470000[rd_empty]
#  Read ptr = 1010
# 
#               470000
#  Read INC = 1
# 
#               475000
#  Write Full= 0
# 
#               475000
#  Write Address = 111
# 
#               475000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1110 
# 
#               485000
#  Write Full= 0
# 
#               485000
#  Write Address = 111
# 
#               485000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1010 
# 
#               490000[rd_empty]
#  Read ptr = 1011
# 
#               490000
#  Read INC = 1
# 
#               495000
#  Write Full= 0
# 
#               495000
#  Write Address = 111
# 
#               495000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1010 
# 
#               505000
#  Write Full= 0
# 
#               505000
#  Write Address = 111
# 
#               505000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1011 
# 
#               510000[rd_empty]
#  Read ptr = 1001
# 
#               510000
#  Read INC = 1
# 
#               515000
#  Write Full= 0
# 
#               515000
#  Write Address = 111
# 
#               515000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1011 
# 
#               525000
#  Write Full= 0
# 
#               525000
#  Write Address = 111
# 
#               525000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1001 
# 
#               530000[rd_empty]
#  Read ptr = 1000
# 
#               530000
#  Read INC = 1
# 
#               535000
#  Write Full= 0
# 
#               535000
#  Write Address = 111
# 
#               535000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1001 
# 
#               545000
#  Write Full= 0
# 
#               545000
#  Write Address = 111
# 
#               545000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1000 
# 
#               550000[rd_empty]
#  Read ptr = 1000
# 
#               550000
#  Read INC = 1
# 
#               555000
#  Write Full= 0
# 
#               555000
#  Write Address = 111
# 
#               555000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1000 
# 
#               565000
#  Write Full= 0
# 
#               565000
#  Write Address = 111
# 
#               565000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1000 
# 
#               570000[rd_empty]
#  Read ptr = 1000
# 
#               570000
#  Read INC = 1
# 
#               575000
#  Write Full= 0
# 
#               575000
#  Write Address = 111
# 
#               575000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1000 
# 
#               585000
#  Write Full= 0
# 
#               585000
#  Write Address = 111
# 
#               585000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1000 
# 
#               590000[rd_empty]
#  Read ptr = 1000
# 
#               590000
#  Read INC = 1
# 
#               595000
#  Write Full= 0
# 
#               595000
#  Write Address = 111
# 
#               595000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1000 
# 
#               605000
#  Write Full= 0
# 
#               605000
#  Write Address = 111
# 
#               605000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1000 
# 
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
add wave -position insertpoint sim:/FIFO_tb/fifo/*
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
#                 5000
#  Write Full= x
# 
#                 5000
#  Write Address = xxx
# 
#                 5000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                10000[rd_empty]
#  Read ptr = xxxx
# 
#                10000
#  Read INC = 0
# 
#                15000
#  Write Full= x
# 
#                15000
#  Write Address = xxx
# 
#                15000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                25000
#  Write Full= x
# 
#                25000
#  Write Address = xxx
# 
#                25000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                30000[rd_empty]
#  Read ptr = xxxx
# 
#                30000
#  Read INC = 0
# 
#                35000
#  Write Full= x
# 
#                35000
#  Write Address = xxx
# 
#                35000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                40000
#  Read INC = 0
# 
#                40000
#  Write Full= 0
# 
#                40000
#  Write Address = 000
# 
#                40000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                45000
#  Write Full= 0
# 
#                45000
#  Write Address = 000
# 
#                45000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                50000
#  Read INC = 0
# 
#                55000
#  Write Full= 0
# 
#                55000
#  Write Address = 000
# 
#                55000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                65000
#  Write Full= 0
# 
#                65000
#  Write Address = 000
# 
#                65000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                70000
#  Read INC = 0
# 
#                75000
#  Write Full= 0
# 
#                75000
#  Write Address = 000
# 
#                75000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = 0 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#                85000
#  Write Full= 0
# 
#                85000
#  Write Address = 001
# 
#                85000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#                90000[rd_empty]
#  Read ptr = 0000
# 
#                90000
#  Read INC = 1
# 
#                95000
#  Write Full= 0
# 
#                95000
#  Write Address = 001
# 
#                95000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = 38 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               105000
#  Write Full= 0
# 
#               105000
#  Write Address = 010
# 
#               105000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0000 
# 
#               110000[rd_empty]
#  Read ptr = 0000
# 
#               110000
#  Read INC = 1
# 
#               115000
#  Write Full= 0
# 
#               115000
#  Write Address = 010
# 
#               115000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = 86 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               125000
#  Write Full= 0
# 
#               125000
#  Write Address = 011
# 
#               125000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0000 
# 
#               130000[rd_empty]
#  Read ptr = 0000
# 
#               130000
#  Read INC = 1
# 
#               135000
#  Write Full= 0
# 
#               135000
#  Write Address = 011
# 
#               135000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0000 
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = 5c 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               145000
#  Write Full= 0
# 
#               145000
#  Write Address = 100
# 
#               145000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0000 
# 
#               150000[rd_empty]
#  Read ptr = 0001
# 
#               150000
#  Read INC = 1
# 
#               155000
#  Write Full= 0
# 
#               155000
#  Write Address = 100
# 
#               155000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0000 
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = ce 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               165000
#  Write Full= 0
# 
#               165000
#  Write Address = 101
# 
#               165000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0001 
# 
#               170000[rd_empty]
#  Read ptr = 0011
# 
#               170000
#  Read INC = 1
# 
#               175000
#  Write Full= 0
# 
#               175000
#  Write Address = 101
# 
#               175000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0001 
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = c7 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               185000
#  Write Full= 0
# 
#               185000
#  Write Address = 110
# 
#               185000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0011 
# 
#               190000[rd_empty]
#  Read ptr = 0010
# 
#               190000
#  Read INC = 1
# 
#               195000
#  Write Full= 0
# 
#               195000
#  Write Address = 110
# 
#               195000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0011 
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = c6 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               205000
#  Write Full= 0
# 
#               205000
#  Write Address = 111
# 
#               205000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0010 
# 
#               210000[rd_empty]
#  Read ptr = 0110
# 
#               210000
#  Read INC = 1
# 
#               215000
#  Write Full= 0
# 
#               215000
#  Write Address = 111
# 
#               215000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0010 
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = f3 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               225000
#  Write Full= 0
# 
#               225000
#  Write Address = 000
# 
#               225000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0110 
# 
#               230000[rd_empty]
#  Read ptr = 0111
# 
#               230000
#  Read INC = 1
# 
#               235000
#  Write Full= 0
# 
#               235000
#  Write Address = 000
# 
#               235000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0110 
# 
#               245000 Data read, Mem[5] = c7 
# 
#               245000 Data written, Mem[0] = c3 
# 
#               245000 Mem[0] = 0 
#  
#               245000 Mem[1] = 38 
#  
#               245000 Mem[2] = 86 
#  
#               245000 Mem[3] = 5c 
#  
#               245000 Mem[4] = ce 
#  
#               245000 Mem[5] = c7 
#  
#               245000 Mem[6] = c6 
#  
#               245000 Mem[7] = f3 
#  
# 
# 
#               245000
#  Write Full= 0
# 
#               245000
#  Write Address = 001
# 
#               245000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0111 
# 
#               250000[rd_empty]
#  Read ptr = 0101
# 
#               250000
#  Read INC = 1
# 
#               255000
#  Write Full= 0
# 
#               255000
#  Write Address = 001
# 
#               255000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0111 
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[1] = 5f 
# 
#               265000 Mem[0] = c3 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               265000
#  Write Full= 0
# 
#               265000
#  Write Address = 010
# 
#               265000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0101 
# 
#               270000[rd_empty]
#  Read ptr = 0100
# 
#               270000
#  Read INC = 1
# 
#               275000
#  Write Full= 0
# 
#               275000
#  Write Address = 010
# 
#               275000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0101 
# 
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[2] = 47 
# 
#               285000 Mem[0] = c3 
#  
#               285000 Mem[1] = 5f 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               285000
#  Write Full= 0
# 
#               285000
#  Write Address = 011
# 
#               285000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0100 
# 
#               290000[rd_empty]
#  Read ptr = 0100
# 
#               290000
#  Read INC = 0
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[3] = 89 
# 
#               295000 Mem[0] = c3 
#  
#               295000 Mem[1] = 5f 
#  
#               295000 Mem[2] = 47 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               295000
#  Write Full= 0
# 
#               295000
#  Write Address = 100
# 
#               295000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0100 
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[4] = 7e 
# 
#               305000 Mem[0] = c3 
#  
#               305000 Mem[1] = 5f 
#  
#               305000 Mem[2] = 47 
#  
#               305000 Mem[3] = 89 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               305000
#  Write Full= 0
# 
#               305000
#  Write Address = 101
# 
#               305000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0100 
# 
#               310000[rd_empty]
#  Read ptr = 0100
# 
#               310000
#  Read INC = 0
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[5] = 45 
# 
#               315000 Mem[0] = c3 
#  
#               315000 Mem[1] = 5f 
#  
#               315000 Mem[2] = 47 
#  
#               315000 Mem[3] = 89 
#  
#               315000 Mem[4] = 7e 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               315000
#  Write Full= 1
# 
#               315000
#  Write Address = 110
# 
#               315000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[6] = 5d 
# 
#               325000 Mem[0] = c3 
#  
#               325000 Mem[1] = 5f 
#  
#               325000 Mem[2] = 47 
#  
#               325000 Mem[3] = 89 
#  
#               325000 Mem[4] = 7e 
#  
#               325000 Mem[5] = 45 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               325000
#  Write Full= 1
# 
#               325000
#  Write Address = 111
# 
#               325000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               330000[rd_empty]
#  Read ptr = 0100
# 
#               330000
#  Read INC = 0
# 
#               335000
#  Write Full= 1
# 
#               335000
#  Write Address = 111
# 
#               335000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               345000
#  Write Full= 1
# 
#               345000
#  Write Address = 111
# 
#               345000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               350000[rd_empty]
#  Read ptr = 0100
# 
#               350000
#  Read INC = 0
# 
#               355000
#  Write Full= 1
# 
#               355000
#  Write Address = 111
# 
#               355000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               365000
#  Write Full= 1
# 
#               365000
#  Write Address = 111
# 
#               365000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               370000[rd_empty]
#  Read ptr = 0100
# 
#               370000
#  Read INC = 0
# 
#               375000
#  Write Full= 1
# 
#               375000
#  Write Address = 111
# 
#               375000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               385000
#  Write Full= 1
# 
#               385000
#  Write Address = 111
# 
#               385000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               390000[rd_empty]
#  Read ptr = 1100
# 
#               390000
#  Read INC = 1
# 
#               395000
#  Write Full= 1
# 
#               395000
#  Write Address = 111
# 
#               395000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               405000
#  Write Full= 0
# 
#               405000
#  Write Address = 111
# 
#               405000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1100 
# 
#               410000[rd_empty]
#  Read ptr = 1101
# 
#               410000
#  Read INC = 1
# 
#               415000
#  Write Full= 0
# 
#               415000
#  Write Address = 111
# 
#               415000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1100 
# 
#               425000
#  Write Full= 0
# 
#               425000
#  Write Address = 111
# 
#               425000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1101 
# 
#               430000[rd_empty]
#  Read ptr = 1111
# 
#               430000
#  Read INC = 1
# 
#               435000
#  Write Full= 0
# 
#               435000
#  Write Address = 111
# 
#               435000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1101 
# 
#               445000
#  Write Full= 0
# 
#               445000
#  Write Address = 111
# 
#               445000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1111 
# 
#               450000[rd_empty]
#  Read ptr = 1110
# 
#               450000
#  Read INC = 1
# 
#               455000
#  Write Full= 0
# 
#               455000
#  Write Address = 111
# 
#               455000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1111 
# 
#               465000
#  Write Full= 0
# 
#               465000
#  Write Address = 111
# 
#               465000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1110 
# 
#               470000[rd_empty]
#  Read ptr = 1010
# 
#               470000
#  Read INC = 1
# 
#               475000
#  Write Full= 0
# 
#               475000
#  Write Address = 111
# 
#               475000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1110 
# 
#               485000
#  Write Full= 0
# 
#               485000
#  Write Address = 111
# 
#               485000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1010 
# 
#               490000[rd_empty]
#  Read ptr = 1011
# 
#               490000
#  Read INC = 1
# 
#               495000
#  Write Full= 0
# 
#               495000
#  Write Address = 111
# 
#               495000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1010 
# 
#               505000
#  Write Full= 0
# 
#               505000
#  Write Address = 111
# 
#               505000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1011 
# 
#               510000[rd_empty]
#  Read ptr = 1001
# 
#               510000
#  Read INC = 1
# 
#               515000
#  Write Full= 0
# 
#               515000
#  Write Address = 111
# 
#               515000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1011 
# 
#               525000
#  Write Full= 0
# 
#               525000
#  Write Address = 111
# 
#               525000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1001 
# 
#               530000[rd_empty]
#  Read ptr = 1000
# 
#               530000
#  Read INC = 1
# 
#               535000
#  Write Full= 0
# 
#               535000
#  Write Address = 111
# 
#               535000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1001 
# 
#               545000
#  Write Full= 0
# 
#               545000
#  Write Address = 111
# 
#               545000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1000 
# 
#               550000[rd_empty]
#  Read ptr = 1000
# 
#               550000
#  Read INC = 1
# 
#               555000
#  Write Full= 0
# 
#               555000
#  Write Address = 111
# 
#               555000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1000 
# 
#               565000
#  Write Full= 0
# 
#               565000
#  Write Address = 111
# 
#               565000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1000 
# 
#               570000[rd_empty]
#  Read ptr = 1000
# 
#               570000
#  Read INC = 1
# 
#               575000
#  Write Full= 0
# 
#               575000
#  Write Address = 111
# 
#               575000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1000 
# 
#               585000
#  Write Full= 0
# 
#               585000
#  Write Address = 111
# 
#               585000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1000 
# 
#               590000[rd_empty]
#  Read ptr = 1000
# 
#               590000
#  Read INC = 1
# 
#               595000
#  Write Full= 0
# 
#               595000
#  Write Address = 111
# 
#               595000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1000 
# 
#               605000
#  Write Full= 0
# 
#               605000
#  Write Address = 111
# 
#               605000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1000 
# 
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.FIFO_tb(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
#                 5000
#  Write Full= x
# 
#                 5000
#  Write Address = xxx
# 
#                 5000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                15000
#  Write Full= x
# 
#                15000
#  Write Address = xxx
# 
#                15000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                25000
#  Write Full= x
# 
#                25000
#  Write Address = xxx
# 
#                25000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                35000
#  Write Full= x
# 
#                35000
#  Write Address = xxx
# 
#                35000
#  wr_gray_next = xxxx (wr_bin_next = xxxx), wr_q2_rptr = xxxx 
# 
#                40000
#  Write Full= 0
# 
#                40000
#  Write Address = 000
# 
#                40000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                45000
#  Write Full= 0
# 
#                45000
#  Write Address = 000
# 
#                45000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                55000
#  Write Full= 0
# 
#                55000
#  Write Address = 000
# 
#                55000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                65000
#  Write Full= 0
# 
#                65000
#  Write Address = 000
# 
#                65000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                75000
#  Write Full= 0
# 
#                75000
#  Write Address = 000
# 
#                75000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                85000 Data read, Mem[0] = x 
# 
#                85000 Data written, Mem[0] = 0 
# 
#                85000 Mem[0] = x 
#  
#                85000 Mem[1] = x 
#  
#                85000 Mem[2] = x 
#  
#                85000 Mem[3] = x 
#  
#                85000 Mem[4] = x 
#  
#                85000 Mem[5] = x 
#  
#                85000 Mem[6] = x 
#  
#                85000 Mem[7] = x 
#  
# 
# 
#                85000
#  Write Full= 0
# 
#                85000
#  Write Address = 001
# 
#                85000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#                95000
#  Write Full= 0
# 
#                95000
#  Write Address = 001
# 
#                95000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#               105000 Data read, Mem[0] = 0 
# 
#               105000 Data written, Mem[1] = 38 
# 
#               105000 Mem[0] = 0 
#  
#               105000 Mem[1] = x 
#  
#               105000 Mem[2] = x 
#  
#               105000 Mem[3] = x 
#  
#               105000 Mem[4] = x 
#  
#               105000 Mem[5] = x 
#  
#               105000 Mem[6] = x 
#  
#               105000 Mem[7] = x 
#  
# 
# 
#               105000
#  Write Full= 0
# 
#               105000
#  Write Address = 010
# 
#               105000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0000 
# 
#               115000
#  Write Full= 0
# 
#               115000
#  Write Address = 010
# 
#               115000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#               125000 Data read, Mem[0] = 0 
# 
#               125000 Data written, Mem[2] = 86 
# 
#               125000 Mem[0] = 0 
#  
#               125000 Mem[1] = 38 
#  
#               125000 Mem[2] = x 
#  
#               125000 Mem[3] = x 
#  
#               125000 Mem[4] = x 
#  
#               125000 Mem[5] = x 
#  
#               125000 Mem[6] = x 
#  
#               125000 Mem[7] = x 
#  
# 
# 
#               125000
#  Write Full= 0
# 
#               125000
#  Write Address = 011
# 
#               125000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0000 
# 
#               135000
#  Write Full= 0
# 
#               135000
#  Write Address = 011
# 
#               135000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0000 
# 
#               145000 Data read, Mem[0] = 0 
# 
#               145000 Data written, Mem[3] = 5c 
# 
#               145000 Mem[0] = 0 
#  
#               145000 Mem[1] = 38 
#  
#               145000 Mem[2] = 86 
#  
#               145000 Mem[3] = x 
#  
#               145000 Mem[4] = x 
#  
#               145000 Mem[5] = x 
#  
#               145000 Mem[6] = x 
#  
#               145000 Mem[7] = x 
#  
# 
# 
#               145000
#  Write Full= 0
# 
#               145000
#  Write Address = 100
# 
#               145000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0000 
# 
#               155000
#  Write Full= 0
# 
#               155000
#  Write Address = 100
# 
#               155000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0000 
# 
#               165000 Data read, Mem[1] = 38 
# 
#               165000 Data written, Mem[4] = ce 
# 
#               165000 Mem[0] = 0 
#  
#               165000 Mem[1] = 38 
#  
#               165000 Mem[2] = 86 
#  
#               165000 Mem[3] = 5c 
#  
#               165000 Mem[4] = x 
#  
#               165000 Mem[5] = x 
#  
#               165000 Mem[6] = x 
#  
#               165000 Mem[7] = x 
#  
# 
# 
#               165000
#  Write Full= 0
# 
#               165000
#  Write Address = 101
# 
#               165000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0001 
# 
#               175000
#  Write Full= 0
# 
#               175000
#  Write Address = 101
# 
#               175000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0001 
# 
#               185000 Data read, Mem[2] = 86 
# 
#               185000 Data written, Mem[5] = c7 
# 
#               185000 Mem[0] = 0 
#  
#               185000 Mem[1] = 38 
#  
#               185000 Mem[2] = 86 
#  
#               185000 Mem[3] = 5c 
#  
#               185000 Mem[4] = ce 
#  
#               185000 Mem[5] = x 
#  
#               185000 Mem[6] = x 
#  
#               185000 Mem[7] = x 
#  
# 
# 
#               185000
#  Write Full= 0
# 
#               185000
#  Write Address = 110
# 
#               185000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0011 
# 
#               195000
#  Write Full= 0
# 
#               195000
#  Write Address = 110
# 
#               195000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0011 
# 
#               205000 Data read, Mem[3] = 5c 
# 
#               205000 Data written, Mem[6] = c6 
# 
#               205000 Mem[0] = 0 
#  
#               205000 Mem[1] = 38 
#  
#               205000 Mem[2] = 86 
#  
#               205000 Mem[3] = 5c 
#  
#               205000 Mem[4] = ce 
#  
#               205000 Mem[5] = c7 
#  
#               205000 Mem[6] = x 
#  
#               205000 Mem[7] = x 
#  
# 
# 
#               205000
#  Write Full= 0
# 
#               205000
#  Write Address = 111
# 
#               205000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0010 
# 
#               215000
#  Write Full= 0
# 
#               215000
#  Write Address = 111
# 
#               215000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0010 
# 
#               225000 Data read, Mem[4] = ce 
# 
#               225000 Data written, Mem[7] = f3 
# 
#               225000 Mem[0] = 0 
#  
#               225000 Mem[1] = 38 
#  
#               225000 Mem[2] = 86 
#  
#               225000 Mem[3] = 5c 
#  
#               225000 Mem[4] = ce 
#  
#               225000 Mem[5] = c7 
#  
#               225000 Mem[6] = c6 
#  
#               225000 Mem[7] = x 
#  
# 
# 
#               225000
#  Write Full= 0
# 
#               225000
#  Write Address = 000
# 
#               225000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0110 
# 
#               235000
#  Write Full= 0
# 
#               235000
#  Write Address = 000
# 
#               235000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0110 
# 
#               245000 Data read, Mem[5] = c7 
# 
#               245000 Data written, Mem[0] = c3 
# 
#               245000 Mem[0] = 0 
#  
#               245000 Mem[1] = 38 
#  
#               245000 Mem[2] = 86 
#  
#               245000 Mem[3] = 5c 
#  
#               245000 Mem[4] = ce 
#  
#               245000 Mem[5] = c7 
#  
#               245000 Mem[6] = c6 
#  
#               245000 Mem[7] = f3 
#  
# 
# 
#               245000
#  Write Full= 0
# 
#               245000
#  Write Address = 001
# 
#               245000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0111 
# 
#               255000
#  Write Full= 0
# 
#               255000
#  Write Address = 001
# 
#               255000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0111 
# 
#               265000 Data read, Mem[6] = c6 
# 
#               265000 Data written, Mem[1] = 5f 
# 
#               265000 Mem[0] = c3 
#  
#               265000 Mem[1] = 38 
#  
#               265000 Mem[2] = 86 
#  
#               265000 Mem[3] = 5c 
#  
#               265000 Mem[4] = ce 
#  
#               265000 Mem[5] = c7 
#  
#               265000 Mem[6] = c6 
#  
#               265000 Mem[7] = f3 
#  
# 
# 
#               265000
#  Write Full= 0
# 
#               265000
#  Write Address = 010
# 
#               265000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0101 
# 
#               275000
#  Write Full= 0
# 
#               275000
#  Write Address = 010
# 
#               275000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0101 
# 
#               285000 Data read, Mem[7] = f3 
# 
#               285000 Data written, Mem[2] = 47 
# 
#               285000 Mem[0] = c3 
#  
#               285000 Mem[1] = 5f 
#  
#               285000 Mem[2] = 86 
#  
#               285000 Mem[3] = 5c 
#  
#               285000 Mem[4] = ce 
#  
#               285000 Mem[5] = c7 
#  
#               285000 Mem[6] = c6 
#  
#               285000 Mem[7] = f3 
#  
# 
# 
#               285000
#  Write Full= 0
# 
#               285000
#  Write Address = 011
# 
#               285000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0100 
# 
#               295000 Data read, Mem[7] = f3 
# 
#               295000 Data written, Mem[3] = 89 
# 
#               295000 Mem[0] = c3 
#  
#               295000 Mem[1] = 5f 
#  
#               295000 Mem[2] = 47 
#  
#               295000 Mem[3] = 5c 
#  
#               295000 Mem[4] = ce 
#  
#               295000 Mem[5] = c7 
#  
#               295000 Mem[6] = c6 
#  
#               295000 Mem[7] = f3 
#  
# 
# 
#               295000
#  Write Full= 0
# 
#               295000
#  Write Address = 100
# 
#               295000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0100 
# 
#               305000 Data read, Mem[7] = f3 
# 
#               305000 Data written, Mem[4] = 7e 
# 
#               305000 Mem[0] = c3 
#  
#               305000 Mem[1] = 5f 
#  
#               305000 Mem[2] = 47 
#  
#               305000 Mem[3] = 89 
#  
#               305000 Mem[4] = ce 
#  
#               305000 Mem[5] = c7 
#  
#               305000 Mem[6] = c6 
#  
#               305000 Mem[7] = f3 
#  
# 
# 
#               305000
#  Write Full= 0
# 
#               305000
#  Write Address = 101
# 
#               305000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0100 
# 
#               315000 Data read, Mem[7] = f3 
# 
#               315000 Data written, Mem[5] = 45 
# 
#               315000 Mem[0] = c3 
#  
#               315000 Mem[1] = 5f 
#  
#               315000 Mem[2] = 47 
#  
#               315000 Mem[3] = 89 
#  
#               315000 Mem[4] = 7e 
#  
#               315000 Mem[5] = c7 
#  
#               315000 Mem[6] = c6 
#  
#               315000 Mem[7] = f3 
#  
# 
# 
#               315000
#  Write Full= 1
# 
#               315000
#  Write Address = 110
# 
#               315000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               325000 Data read, Mem[7] = f3 
# 
#               325000 Data written, Mem[6] = 5d 
# 
#               325000 Mem[0] = c3 
#  
#               325000 Mem[1] = 5f 
#  
#               325000 Mem[2] = 47 
#  
#               325000 Mem[3] = 89 
#  
#               325000 Mem[4] = 7e 
#  
#               325000 Mem[5] = 45 
#  
#               325000 Mem[6] = c6 
#  
#               325000 Mem[7] = f3 
#  
# 
# 
#               325000
#  Write Full= 1
# 
#               325000
#  Write Address = 111
# 
#               325000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               335000
#  Write Full= 1
# 
#               335000
#  Write Address = 111
# 
#               335000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               345000
#  Write Full= 1
# 
#               345000
#  Write Address = 111
# 
#               345000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               355000
#  Write Full= 1
# 
#               355000
#  Write Address = 111
# 
#               355000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               365000
#  Write Full= 1
# 
#               365000
#  Write Address = 111
# 
#               365000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               375000
#  Write Full= 1
# 
#               375000
#  Write Address = 111
# 
#               375000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               385000
#  Write Full= 1
# 
#               385000
#  Write Address = 111
# 
#               385000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               395000
#  Write Full= 1
# 
#               395000
#  Write Address = 111
# 
#               395000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#               405000
#  Write Full= 0
# 
#               405000
#  Write Address = 111
# 
#               405000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1100 
# 
#               415000
#  Write Full= 0
# 
#               415000
#  Write Address = 111
# 
#               415000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1100 
# 
#               425000
#  Write Full= 0
# 
#               425000
#  Write Address = 111
# 
#               425000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1101 
# 
#               435000
#  Write Full= 0
# 
#               435000
#  Write Address = 111
# 
#               435000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1101 
# 
#               445000
#  Write Full= 0
# 
#               445000
#  Write Address = 111
# 
#               445000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1111 
# 
#               455000
#  Write Full= 0
# 
#               455000
#  Write Address = 111
# 
#               455000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1111 
# 
#               465000
#  Write Full= 0
# 
#               465000
#  Write Address = 111
# 
#               465000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1110 
# 
#               475000
#  Write Full= 0
# 
#               475000
#  Write Address = 111
# 
#               475000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1110 
# 
#               485000
#  Write Full= 0
# 
#               485000
#  Write Address = 111
# 
#               485000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1010 
# 
#               495000
#  Write Full= 0
# 
#               495000
#  Write Address = 111
# 
#               495000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1010 
# 
#               505000
#  Write Full= 0
# 
#               505000
#  Write Address = 111
# 
#               505000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1011 
# 
#               515000
#  Write Full= 0
# 
#               515000
#  Write Address = 111
# 
#               515000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1011 
# 
#               525000
#  Write Full= 0
# 
#               525000
#  Write Address = 111
# 
#               525000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1001 
# 
#               535000
#  Write Full= 0
# 
#               535000
#  Write Address = 111
# 
#               535000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1001 
# 
#               545000
#  Write Full= 0
# 
#               545000
#  Write Address = 111
# 
#               545000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1000 
# 
#               555000
#  Write Full= 0
# 
#               555000
#  Write Address = 111
# 
#               555000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1000 
# 
#               565000
#  Write Full= 0
# 
#               565000
#  Write Address = 111
# 
#               565000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1000 
# 
#               575000
#  Write Full= 0
# 
#               575000
#  Write Address = 111
# 
#               575000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1000 
# 
#               585000
#  Write Full= 0
# 
#               585000
#  Write Address = 111
# 
#               585000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1000 
# 
#               595000
#  Write Full= 0
# 
#               595000
#  Write Address = 111
# 
#               595000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1000 
# 
#               605000
#  Write Full= 0
# 
#               605000
#  Write Address = 111
# 
#               605000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1000 
# 
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv(79)
#    Time: 610 ns  Iteration: 0  Instance: /FIFO_tb
# 1
# Break in Module FIFO_tb at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb.sv line 79
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# Compile of FIFO_tb_comp.sv was successful.
# 7 compiles, 0 failed with no errors.
quit -sim
# End time: 21:14:13 on Jan 05,2025, Elapsed time: 5:14:56
# Errors: 0, Warnings: 5
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# Compile of FIFO_tb_comp.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.async_fifo_TB
# vsim -voptargs="+acc" work.async_fifo_TB 
# Start time: 21:14:45 on Jan 05,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb_comp.sv(17): (vopt-7301) Actual expression for parameter 'DSIZE' in module instance 'fifo' must be constant.
# ** Error: /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb_comp.sv(17): (vopt-7301) Actual expression for parameter 'ASIZE' in module instance 'fifo' must be constant.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 21:14:46 on Jan 05,2025, Elapsed time: 0:00:01
# Errors: 2, Warnings: 2
# A time value could not be extracted from the current line
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# Compile of FIFO_tb_comp.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.async_fifo_TB
# vsim -voptargs="+acc" work.async_fifo_TB 
# Start time: 21:15:52 on Jan 05,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.async_fifo_TB(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
add wave -position insertpoint sim:/async_fifo_TB/*
run -all
#                    0
#  Write Full= 0
# 
#                    0
#  Write Address = 000
# 
#                    0
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                10000
#  Write Full= 0
# 
#                10000
#  Write Address = 000
# 
#                10000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                30000
#  Write Full= 0
# 
#                30000
#  Write Address = 000
# 
#                30000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                50000
#  Write Full= 0
# 
#                50000
#  Write Address = 000
# 
#                50000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                70000
#  Write Full= 0
# 
#                70000
#  Write Address = 000
# 
#                70000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                90000
#  Write Full= 0
# 
#                90000
#  Write Address = 000
# 
#                90000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#               110000
#  Write Full= 0
# 
#               110000
#  Write Address = 000
# 
#               110000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#               130000
#  Write Full= 0
# 
#               130000
#  Write Address = 000
# 
#               130000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#               150000
#  Write Full= 0
# 
#               150000
#  Write Address = 000
# 
#               150000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#               170000
#  Write Full= 0
# 
#               170000
#  Write Address = 000
# 
#               170000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#               190000
#  Write Full= 0
# 
#               190000
#  Write Address = 000
# 
#               190000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#               210000
#  Write Full= 0
# 
#               210000
#  Write Address = 000
# 
#               210000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#               230000 Data read, Mem[0] = x 
# 
#               230000 Data written, Mem[0] = 72 
# 
#               230000 Mem[0] = x 
#  
#               230000 Mem[1] = x 
#  
#               230000 Mem[2] = x 
#  
#               230000 Mem[3] = x 
#  
#               230000 Mem[4] = x 
#  
#               230000 Mem[5] = x 
#  
#               230000 Mem[6] = x 
#  
#               230000 Mem[7] = x 
#  
# 
# 
#               230000
#  Write Full= 0
# 
#               230000
#  Write Address = 001
# 
#               230000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#               250000
#  Write Full= 0
# 
#               250000
#  Write Address = 001
# 
#               250000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#               270000 Data read, Mem[0] = 72 
# 
#               270000 Data written, Mem[1] = b2 
# 
#               270000 Mem[0] = 72 
#  
#               270000 Mem[1] = x 
#  
#               270000 Mem[2] = x 
#  
#               270000 Mem[3] = x 
#  
#               270000 Mem[4] = x 
#  
#               270000 Mem[5] = x 
#  
#               270000 Mem[6] = x 
#  
#               270000 Mem[7] = x 
#  
# 
# 
#               270000
#  Write Full= 0
# 
#               270000
#  Write Address = 010
# 
#               270000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#               290000
#  Write Full= 0
# 
#               290000
#  Write Address = 010
# 
#               290000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0000 
# 
#               310000 Data read, Mem[0] = 72 
# 
#               310000 Data written, Mem[2] = 10 
# 
#               310000 Mem[0] = 72 
#  
#               310000 Mem[1] = b2 
#  
#               310000 Mem[2] = x 
#  
#               310000 Mem[3] = x 
#  
#               310000 Mem[4] = x 
#  
#               310000 Mem[5] = x 
#  
#               310000 Mem[6] = x 
#  
#               310000 Mem[7] = x 
#  
# 
# 
#               310000
#  Write Full= 0
# 
#               310000
#  Write Address = 011
# 
#               310000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0000 
# 
#               330000
#  Write Full= 0
# 
#               330000
#  Write Address = 011
# 
#               330000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0000 
# 
#               350000 Data read, Mem[0] = 72 
# 
#               350000 Data written, Mem[3] = 30 
# 
#               350000 Mem[0] = 72 
#  
#               350000 Mem[1] = b2 
#  
#               350000 Mem[2] = 10 
#  
#               350000 Mem[3] = x 
#  
#               350000 Mem[4] = x 
#  
#               350000 Mem[5] = x 
#  
#               350000 Mem[6] = x 
#  
#               350000 Mem[7] = x 
#  
# 
# 
#               350000
#  Write Full= 0
# 
#               350000
#  Write Address = 100
# 
#               350000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0000 
# 
#               370000
#  Write Full= 0
# 
#               370000
#  Write Address = 100
# 
#               370000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0000 
# 
#               390000 Data read, Mem[0] = 72 
# 
#               390000 Data written, Mem[4] = b5 
# 
#               390000 Mem[0] = 72 
#  
#               390000 Mem[1] = b2 
#  
#               390000 Mem[2] = 10 
#  
#               390000 Mem[3] = 30 
#  
#               390000 Mem[4] = x 
#  
#               390000 Mem[5] = x 
#  
#               390000 Mem[6] = x 
#  
#               390000 Mem[7] = x 
#  
# 
# 
#               390000
#  Write Full= 0
# 
#               390000
#  Write Address = 101
# 
#               390000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0000 
# 
#               410000
#  Write Full= 0
# 
#               410000
#  Write Address = 101
# 
#               410000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0000 
# 
#               430000 Data read, Mem[0] = 72 
# 
#               430000 Data written, Mem[5] = b6 
# 
#               430000 Mem[0] = 72 
#  
#               430000 Mem[1] = b2 
#  
#               430000 Mem[2] = 10 
#  
#               430000 Mem[3] = 30 
#  
#               430000 Mem[4] = b5 
#  
#               430000 Mem[5] = x 
#  
#               430000 Mem[6] = x 
#  
#               430000 Mem[7] = x 
#  
# 
# 
#               430000
#  Write Full= 0
# 
#               430000
#  Write Address = 110
# 
#               430000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0000 
# 
#               450000
#  Write Full= 0
# 
#               450000
#  Write Address = 110
# 
#               450000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0000 
# 
#               470000 Data read, Mem[0] = 72 
# 
#               470000 Data written, Mem[6] = 14 
# 
#               470000 Mem[0] = 72 
#  
#               470000 Mem[1] = b2 
#  
#               470000 Mem[2] = 10 
#  
#               470000 Mem[3] = 30 
#  
#               470000 Mem[4] = b5 
#  
#               470000 Mem[5] = b6 
#  
#               470000 Mem[6] = x 
#  
#               470000 Mem[7] = x 
#  
# 
# 
#               470000
#  Write Full= 0
# 
#               470000
#  Write Address = 111
# 
#               470000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0000 
# 
#               490000
#  Write Full= 1
# 
#               490000
#  Write Address = 111
# 
#               490000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               510000 Data read, Mem[0] = 72 
# 
#               510000 Data written, Mem[7] = df 
# 
#               510000 Mem[0] = 72 
#  
#               510000 Mem[1] = b2 
#  
#               510000 Mem[2] = 10 
#  
#               510000 Mem[3] = 30 
#  
#               510000 Mem[4] = b5 
#  
#               510000 Mem[5] = b6 
#  
#               510000 Mem[6] = 14 
#  
#               510000 Mem[7] = x 
#  
# 
# 
#               510000
#  Write Full= 1
# 
#               510000
#  Write Address = 000
# 
#               510000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               530000
#  Write Full= 1
# 
#               530000
#  Write Address = 000
# 
#               530000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               550000
#  Write Full= 1
# 
#               550000
#  Write Address = 000
# 
#               550000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               570000
#  Write Full= 1
# 
#               570000
#  Write Address = 000
# 
#               570000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               590000
#  Write Full= 1
# 
#               590000
#  Write Address = 000
# 
#               590000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               610000
#  Write Full= 1
# 
#               610000
#  Write Address = 000
# 
#               610000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               630000
#  Write Full= 1
# 
#               630000
#  Write Address = 000
# 
#               630000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               650000
#  Write Full= 1
# 
#               650000
#  Write Address = 000
# 
#               650000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               670000
#  Write Full= 1
# 
#               670000
#  Write Address = 000
# 
#               670000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               690000
#  Write Full= 1
# 
#               690000
#  Write Address = 000
# 
#               690000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               710000
#  Write Full= 1
# 
#               710000
#  Write Address = 000
# 
#               710000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               730000
#  Write Full= 1
# 
#               730000
#  Write Address = 000
# 
#               730000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               750000
#  Write Full= 1
# 
#               750000
#  Write Address = 000
# 
#               750000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               770000
#  Write Full= 1
# 
#               770000
#  Write Address = 000
# 
#               770000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               790000
#  Write Full= 1
# 
#               790000
#  Write Address = 000
# 
#               790000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               810000
#  Write Full= 1
# 
#               810000
#  Write Address = 000
# 
#               810000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               830000
#  Write Full= 1
# 
#               830000
#  Write Address = 000
# 
#               830000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               850000
#  Write Full= 1
# 
#               850000
#  Write Address = 000
# 
#               850000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               870000
#  Write Full= 1
# 
#               870000
#  Write Address = 000
# 
#               870000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               890000
#  Write Full= 1
# 
#               890000
#  Write Address = 000
# 
#               890000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               910000
#  Write Full= 1
# 
#               910000
#  Write Address = 000
# 
#               910000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               930000
#  Write Full= 1
# 
#               930000
#  Write Address = 000
# 
#               930000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               950000
#  Write Full= 1
# 
#               950000
#  Write Address = 000
# 
#               950000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               970000
#  Write Full= 1
# 
#               970000
#  Write Address = 000
# 
#               970000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               990000
#  Write Full= 1
# 
#               990000
#  Write Address = 000
# 
#               990000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1010000
#  Write Full= 1
# 
#              1010000
#  Write Address = 000
# 
#              1010000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1030000
#  Write Full= 1
# 
#              1030000
#  Write Address = 000
# 
#              1030000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1050000
#  Write Full= 1
# 
#              1050000
#  Write Address = 000
# 
#              1050000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1070000
#  Write Full= 1
# 
#              1070000
#  Write Address = 000
# 
#              1070000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1090000
#  Write Full= 1
# 
#              1090000
#  Write Address = 000
# 
#              1090000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1110000
#  Write Full= 1
# 
#              1110000
#  Write Address = 000
# 
#              1110000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1130000
#  Write Full= 1
# 
#              1130000
#  Write Address = 000
# 
#              1130000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1150000
#  Write Full= 1
# 
#              1150000
#  Write Address = 000
# 
#              1150000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1170000
#  Write Full= 1
# 
#              1170000
#  Write Address = 000
# 
#              1170000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1190000
#  Write Full= 1
# 
#              1190000
#  Write Address = 000
# 
#              1190000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1210000
#  Write Full= 1
# 
#              1210000
#  Write Address = 000
# 
#              1210000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1230000
#  Write Full= 1
# 
#              1230000
#  Write Address = 000
# 
#              1230000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1250000
#  Write Full= 1
# 
#              1250000
#  Write Address = 000
# 
#              1250000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1270000
#  Write Full= 1
# 
#              1270000
#  Write Address = 000
# 
#              1270000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1290000
#  Write Full= 1
# 
#              1290000
#  Write Address = 000
# 
#              1290000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1310000
#  Write Full= 1
# 
#              1310000
#  Write Address = 000
# 
#              1310000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1330000
#  Write Full= 1
# 
#              1330000
#  Write Address = 000
# 
#              1330000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1350000
#  Write Full= 1
# 
#              1350000
#  Write Address = 000
# 
#              1350000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1370000
#  Write Full= 1
# 
#              1370000
#  Write Address = 000
# 
#              1370000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1390000
#  Write Full= 1
# 
#              1390000
#  Write Address = 000
# 
#              1390000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1410000
#  Write Full= 1
# 
#              1410000
#  Write Address = 000
# 
#              1410000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1430000
#  Write Full= 1
# 
#              1430000
#  Write Address = 000
# 
#              1430000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1450000
#  Write Full= 1
# 
#              1450000
#  Write Address = 000
# 
#              1450000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1470000
#  Write Full= 1
# 
#              1470000
#  Write Address = 000
# 
#              1470000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1490000
#  Write Full= 1
# 
#              1490000
#  Write Address = 000
# 
#              1490000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1510000
#  Write Full= 1
# 
#              1510000
#  Write Address = 000
# 
#              1510000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1530000
#  Write Full= 1
# 
#              1530000
#  Write Address = 000
# 
#              1530000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1550000
#  Write Full= 1
# 
#              1550000
#  Write Address = 000
# 
#              1550000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1570000
#  Write Full= 1
# 
#              1570000
#  Write Address = 000
# 
#              1570000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1590000
#  Write Full= 1
# 
#              1590000
#  Write Address = 000
# 
#              1590000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1610000
#  Write Full= 1
# 
#              1610000
#  Write Address = 000
# 
#              1610000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1630000
#  Write Full= 1
# 
#              1630000
#  Write Address = 000
# 
#              1630000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
# Time = 1645000: Comparison Passed: wr_data = 72 and rd_data = 72
#              1650000
#  Write Full= 1
# 
#              1650000
#  Write Address = 000
# 
#              1650000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1670000
#  Write Full= 1
# 
#              1670000
#  Write Address = 000
# 
#              1670000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1690000
#  Write Full= 1
# 
#              1690000
#  Write Address = 000
# 
#              1690000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1710000
#  Write Full= 1
# 
#              1710000
#  Write Address = 000
# 
#              1710000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1730000
#  Write Full= 1
# 
#              1730000
#  Write Address = 000
# 
#              1730000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1750000
#  Write Full= 0
# 
#              1750000
#  Write Address = 000
# 
#              1750000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0001 
# 
#              1770000
#  Write Full= 0
# 
#              1770000
#  Write Address = 000
# 
#              1770000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0001 
# 
# Time = 1785000: Comparison Passed: wr_data = b2 and rd_data = b2
#              1790000
#  Write Full= 1
# 
#              1790000
#  Write Address = 000
# 
#              1790000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0001 
# 
#              1810000 Data read, Mem[1] = b2 
# 
#              1810000 Data written, Mem[0] = bb 
# 
#              1810000 Mem[0] = 72 
#  
#              1810000 Mem[1] = b2 
#  
#              1810000 Mem[2] = 10 
#  
#              1810000 Mem[3] = 30 
#  
#              1810000 Mem[4] = b5 
#  
#              1810000 Mem[5] = b6 
#  
#              1810000 Mem[6] = 14 
#  
#              1810000 Mem[7] = df 
#  
# 
# 
#              1810000
#  Write Full= 1
# 
#              1810000
#  Write Address = 001
# 
#              1810000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0001 
# 
#              1830000
#  Write Full= 1
# 
#              1830000
#  Write Address = 001
# 
#              1830000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0001 
# 
#              1850000
#  Write Full= 1
# 
#              1850000
#  Write Address = 001
# 
#              1850000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0001 
# 
#              1870000
#  Write Full= 1
# 
#              1870000
#  Write Address = 001
# 
#              1870000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0001 
# 
#              1890000
#  Write Full= 0
# 
#              1890000
#  Write Address = 001
# 
#              1890000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0011 
# 
#              1910000
#  Write Full= 0
# 
#              1910000
#  Write Address = 001
# 
#              1910000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0011 
# 
# Time = 1925000: Comparison Passed: wr_data = 10 and rd_data = 10
#              1930000
#  Write Full= 1
# 
#              1930000
#  Write Address = 001
# 
#              1930000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0011 
# 
#              1950000 Data read, Mem[2] = 10 
# 
#              1950000 Data written, Mem[1] = eb 
# 
#              1950000 Mem[0] = bb 
#  
#              1950000 Mem[1] = b2 
#  
#              1950000 Mem[2] = 10 
#  
#              1950000 Mem[3] = 30 
#  
#              1950000 Mem[4] = b5 
#  
#              1950000 Mem[5] = b6 
#  
#              1950000 Mem[6] = 14 
#  
#              1950000 Mem[7] = df 
#  
# 
# 
#              1950000
#  Write Full= 1
# 
#              1950000
#  Write Address = 010
# 
#              1950000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0011 
# 
#              1970000
#  Write Full= 1
# 
#              1970000
#  Write Address = 010
# 
#              1970000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0011 
# 
#              1990000
#  Write Full= 1
# 
#              1990000
#  Write Address = 010
# 
#              1990000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0011 
# 
#              2010000
#  Write Full= 1
# 
#              2010000
#  Write Address = 010
# 
#              2010000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0011 
# 
#              2030000
#  Write Full= 0
# 
#              2030000
#  Write Address = 010
# 
#              2030000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0010 
# 
#              2050000
#  Write Full= 0
# 
#              2050000
#  Write Address = 010
# 
#              2050000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0010 
# 
# Time = 2065000: Comparison Passed: wr_data = 30 and rd_data = 30
#              2070000
#  Write Full= 1
# 
#              2070000
#  Write Address = 010
# 
#              2070000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0010 
# 
#              2090000 Data read, Mem[3] = 30 
# 
#              2090000 Data written, Mem[2] = 41 
# 
#              2090000 Mem[0] = bb 
#  
#              2090000 Mem[1] = eb 
#  
#              2090000 Mem[2] = 10 
#  
#              2090000 Mem[3] = 30 
#  
#              2090000 Mem[4] = b5 
#  
#              2090000 Mem[5] = b6 
#  
#              2090000 Mem[6] = 14 
#  
#              2090000 Mem[7] = df 
#  
# 
# 
#              2090000
#  Write Full= 1
# 
#              2090000
#  Write Address = 011
# 
#              2090000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0010 
# 
#              2110000
#  Write Full= 1
# 
#              2110000
#  Write Address = 011
# 
#              2110000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0010 
# 
#              2130000
#  Write Full= 1
# 
#              2130000
#  Write Address = 011
# 
#              2130000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0010 
# 
#              2150000
#  Write Full= 1
# 
#              2150000
#  Write Address = 011
# 
#              2150000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0010 
# 
#              2170000
#  Write Full= 0
# 
#              2170000
#  Write Address = 011
# 
#              2170000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0110 
# 
#              2190000
#  Write Full= 0
# 
#              2190000
#  Write Address = 011
# 
#              2190000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0110 
# 
# Time = 2205000: Comparison Passed: wr_data = b5 and rd_data = b5
#              2210000
#  Write Full= 1
# 
#              2210000
#  Write Address = 011
# 
#              2210000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0110 
# 
#              2230000 Data read, Mem[4] = b5 
# 
#              2230000 Data written, Mem[3] = 40 
# 
#              2230000 Mem[0] = bb 
#  
#              2230000 Mem[1] = eb 
#  
#              2230000 Mem[2] = 41 
#  
#              2230000 Mem[3] = 30 
#  
#              2230000 Mem[4] = b5 
#  
#              2230000 Mem[5] = b6 
#  
#              2230000 Mem[6] = 14 
#  
#              2230000 Mem[7] = df 
#  
# 
# 
#              2230000
#  Write Full= 1
# 
#              2230000
#  Write Address = 100
# 
#              2230000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0110 
# 
#              2250000
#  Write Full= 1
# 
#              2250000
#  Write Address = 100
# 
#              2250000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0110 
# 
#              2270000
#  Write Full= 1
# 
#              2270000
#  Write Address = 100
# 
#              2270000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0110 
# 
#              2290000
#  Write Full= 1
# 
#              2290000
#  Write Address = 100
# 
#              2290000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0110 
# 
#              2310000
#  Write Full= 0
# 
#              2310000
#  Write Address = 100
# 
#              2310000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0111 
# 
#              2330000
#  Write Full= 0
# 
#              2330000
#  Write Address = 100
# 
#              2330000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0111 
# 
# Time = 2345000: Comparison Passed: wr_data = b6 and rd_data = b6
#              2350000
#  Write Full= 1
# 
#              2350000
#  Write Address = 100
# 
#              2350000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0111 
# 
#              2370000 Data read, Mem[5] = b6 
# 
#              2370000 Data written, Mem[4] = 8a 
# 
#              2370000 Mem[0] = bb 
#  
#              2370000 Mem[1] = eb 
#  
#              2370000 Mem[2] = 41 
#  
#              2370000 Mem[3] = 40 
#  
#              2370000 Mem[4] = b5 
#  
#              2370000 Mem[5] = b6 
#  
#              2370000 Mem[6] = 14 
#  
#              2370000 Mem[7] = df 
#  
# 
# 
#              2370000
#  Write Full= 1
# 
#              2370000
#  Write Address = 101
# 
#              2370000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0111 
# 
#              2390000
#  Write Full= 1
# 
#              2390000
#  Write Address = 101
# 
#              2390000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0111 
# 
#              2410000
#  Write Full= 1
# 
#              2410000
#  Write Address = 101
# 
#              2410000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0111 
# 
#              2430000
#  Write Full= 1
# 
#              2430000
#  Write Address = 101
# 
#              2430000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0111 
# 
#              2450000
#  Write Full= 0
# 
#              2450000
#  Write Address = 101
# 
#              2450000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0101 
# 
#              2470000
#  Write Full= 0
# 
#              2470000
#  Write Address = 101
# 
#              2470000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0101 
# 
# Time = 2485000: Comparison Passed: wr_data = 14 and rd_data = 14
#              2490000
#  Write Full= 1
# 
#              2490000
#  Write Address = 101
# 
#              2490000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0101 
# 
#              2510000 Data read, Mem[6] = 14 
# 
#              2510000 Data written, Mem[5] = 3 
# 
#              2510000 Mem[0] = bb 
#  
#              2510000 Mem[1] = eb 
#  
#              2510000 Mem[2] = 41 
#  
#              2510000 Mem[3] = 40 
#  
#              2510000 Mem[4] = 8a 
#  
#              2510000 Mem[5] = b6 
#  
#              2510000 Mem[6] = 14 
#  
#              2510000 Mem[7] = df 
#  
# 
# 
#              2510000
#  Write Full= 1
# 
#              2510000
#  Write Address = 110
# 
#              2510000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0101 
# 
#              2530000
#  Write Full= 1
# 
#              2530000
#  Write Address = 110
# 
#              2530000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0101 
# 
#              2550000
#  Write Full= 1
# 
#              2550000
#  Write Address = 110
# 
#              2550000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0101 
# 
#              2570000
#  Write Full= 1
# 
#              2570000
#  Write Address = 110
# 
#              2570000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0101 
# 
#              2590000
#  Write Full= 0
# 
#              2590000
#  Write Address = 110
# 
#              2590000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0100 
# 
#              2610000
#  Write Full= 0
# 
#              2610000
#  Write Address = 110
# 
#              2610000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0100 
# 
# Time = 2625000: Comparison Passed: wr_data = df and rd_data = df
#              2630000
#  Write Full= 1
# 
#              2630000
#  Write Address = 110
# 
#              2630000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#              2650000 Data read, Mem[7] = df 
# 
#              2650000 Data written, Mem[6] = fc 
# 
#              2650000 Mem[0] = bb 
#  
#              2650000 Mem[1] = eb 
#  
#              2650000 Mem[2] = 41 
#  
#              2650000 Mem[3] = 40 
#  
#              2650000 Mem[4] = 8a 
#  
#              2650000 Mem[5] = 3 
#  
#              2650000 Mem[6] = 14 
#  
#              2650000 Mem[7] = df 
#  
# 
# 
#              2650000
#  Write Full= 1
# 
#              2650000
#  Write Address = 111
# 
#              2650000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#              2670000
#  Write Full= 1
# 
#              2670000
#  Write Address = 111
# 
#              2670000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#              2690000
#  Write Full= 1
# 
#              2690000
#  Write Address = 111
# 
#              2690000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#              2710000
#  Write Full= 1
# 
#              2710000
#  Write Address = 111
# 
#              2710000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#              2730000
#  Write Full= 0
# 
#              2730000
#  Write Address = 111
# 
#              2730000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1100 
# 
#              2750000
#  Write Full= 0
# 
#              2750000
#  Write Address = 111
# 
#              2750000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1100 
# 
# Time = 2765000: Comparison Passed: wr_data = bb and rd_data = bb
#              2770000
#  Write Full= 1
# 
#              2770000
#  Write Address = 111
# 
#              2770000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1100 
# 
#              2790000 Data read, Mem[0] = bb 
# 
#              2790000 Data written, Mem[7] = 5d 
# 
#              2790000 Mem[0] = bb 
#  
#              2790000 Mem[1] = eb 
#  
#              2790000 Mem[2] = 41 
#  
#              2790000 Mem[3] = 40 
#  
#              2790000 Mem[4] = 8a 
#  
#              2790000 Mem[5] = 3 
#  
#              2790000 Mem[6] = fc 
#  
#              2790000 Mem[7] = df 
#  
# 
# 
#              2790000
#  Write Full= 1
# 
#              2790000
#  Write Address = 000
# 
#              2790000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1100 
# 
#              2810000
#  Write Full= 1
# 
#              2810000
#  Write Address = 000
# 
#              2810000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1100 
# 
#              2830000
#  Write Full= 1
# 
#              2830000
#  Write Address = 000
# 
#              2830000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1100 
# 
#              2850000
#  Write Full= 1
# 
#              2850000
#  Write Address = 000
# 
#              2850000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1100 
# 
#              2870000
#  Write Full= 0
# 
#              2870000
#  Write Address = 000
# 
#              2870000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1101 
# 
#              2890000
#  Write Full= 0
# 
#              2890000
#  Write Address = 000
# 
#              2890000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1101 
# 
# Time = 2905000: Comparison Passed: wr_data = eb and rd_data = eb
#              2910000
#  Write Full= 1
# 
#              2910000
#  Write Address = 000
# 
#              2910000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1101 
# 
#              2930000 Data read, Mem[1] = eb 
# 
#              2930000 Data written, Mem[0] = 1d 
# 
#              2930000 Mem[0] = bb 
#  
#              2930000 Mem[1] = eb 
#  
#              2930000 Mem[2] = 41 
#  
#              2930000 Mem[3] = 40 
#  
#              2930000 Mem[4] = 8a 
#  
#              2930000 Mem[5] = 3 
#  
#              2930000 Mem[6] = fc 
#  
#              2930000 Mem[7] = 5d 
#  
# 
# 
#              2930000
#  Write Full= 1
# 
#              2930000
#  Write Address = 001
# 
#              2930000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1101 
# 
#              2950000
#  Write Full= 1
# 
#              2950000
#  Write Address = 001
# 
#              2950000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1101 
# 
#              2970000
#  Write Full= 1
# 
#              2970000
#  Write Address = 001
# 
#              2970000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1101 
# 
#              2990000
#  Write Full= 1
# 
#              2990000
#  Write Address = 001
# 
#              2990000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1101 
# 
#              3010000
#  Write Full= 0
# 
#              3010000
#  Write Address = 001
# 
#              3010000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1111 
# 
#              3030000
#  Write Full= 0
# 
#              3030000
#  Write Address = 001
# 
#              3030000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1111 
# 
# Time = 3045000: Comparison Passed: wr_data = 41 and rd_data = 41
#              3050000
#  Write Full= 1
# 
#              3050000
#  Write Address = 001
# 
#              3050000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1111 
# 
#              3070000 Data read, Mem[2] = 41 
# 
#              3070000 Data written, Mem[1] = 6a 
# 
#              3070000 Mem[0] = 1d 
#  
#              3070000 Mem[1] = eb 
#  
#              3070000 Mem[2] = 41 
#  
#              3070000 Mem[3] = 40 
#  
#              3070000 Mem[4] = 8a 
#  
#              3070000 Mem[5] = 3 
#  
#              3070000 Mem[6] = fc 
#  
#              3070000 Mem[7] = 5d 
#  
# 
# 
#              3070000
#  Write Full= 1
# 
#              3070000
#  Write Address = 010
# 
#              3070000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1111 
# 
#              3090000
#  Write Full= 1
# 
#              3090000
#  Write Address = 010
# 
#              3090000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1111 
# 
#              3110000
#  Write Full= 1
# 
#              3110000
#  Write Address = 010
# 
#              3110000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1111 
# 
#              3130000
#  Write Full= 1
# 
#              3130000
#  Write Address = 010
# 
#              3130000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1111 
# 
#              3150000
#  Write Full= 0
# 
#              3150000
#  Write Address = 010
# 
#              3150000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1110 
# 
#              3170000
#  Write Full= 0
# 
#              3170000
#  Write Address = 010
# 
#              3170000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1110 
# 
# Time = 3185000: Comparison Passed: wr_data = 40 and rd_data = 40
#              3190000
#  Write Full= 1
# 
#              3190000
#  Write Address = 010
# 
#              3190000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1110 
# 
#              3210000 Data read, Mem[3] = 40 
# 
#              3210000 Data written, Mem[2] = 16 
# 
#              3210000 Mem[0] = 1d 
#  
#              3210000 Mem[1] = 6a 
#  
#              3210000 Mem[2] = 41 
#  
#              3210000 Mem[3] = 40 
#  
#              3210000 Mem[4] = 8a 
#  
#              3210000 Mem[5] = 3 
#  
#              3210000 Mem[6] = fc 
#  
#              3210000 Mem[7] = 5d 
#  
# 
# 
#              3210000
#  Write Full= 1
# 
#              3210000
#  Write Address = 011
# 
#              3210000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1110 
# 
#              3230000
#  Write Full= 1
# 
#              3230000
#  Write Address = 011
# 
#              3230000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1110 
# 
#              3250000
#  Write Full= 1
# 
#              3250000
#  Write Address = 011
# 
#              3250000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1110 
# 
#              3270000
#  Write Full= 1
# 
#              3270000
#  Write Address = 011
# 
#              3270000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1110 
# 
#              3290000
#  Write Full= 0
# 
#              3290000
#  Write Address = 011
# 
#              3290000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1010 
# 
#              3310000
#  Write Full= 0
# 
#              3310000
#  Write Address = 011
# 
#              3310000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1010 
# 
# Time = 3325000: Comparison Passed: wr_data = 8a and rd_data = 8a
#              3330000
#  Write Full= 1
# 
#              3330000
#  Write Address = 011
# 
#              3330000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1010 
# 
#              3350000 Data read, Mem[4] = 8a 
# 
#              3350000 Data written, Mem[3] = 3f 
# 
#              3350000 Mem[0] = 1d 
#  
#              3350000 Mem[1] = 6a 
#  
#              3350000 Mem[2] = 16 
#  
#              3350000 Mem[3] = 40 
#  
#              3350000 Mem[4] = 8a 
#  
#              3350000 Mem[5] = 3 
#  
#              3350000 Mem[6] = fc 
#  
#              3350000 Mem[7] = 5d 
#  
# 
# 
#              3350000
#  Write Full= 1
# 
#              3350000
#  Write Address = 100
# 
#              3350000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1010 
# 
#              3370000
#  Write Full= 1
# 
#              3370000
#  Write Address = 100
# 
#              3370000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1010 
# 
#              3390000
#  Write Full= 1
# 
#              3390000
#  Write Address = 100
# 
#              3390000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1010 
# 
#              3410000
#  Write Full= 1
# 
#              3410000
#  Write Address = 100
# 
#              3410000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1010 
# 
#              3430000
#  Write Full= 0
# 
#              3430000
#  Write Address = 100
# 
#              3430000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1011 
# 
#              3450000
#  Write Full= 0
# 
#              3450000
#  Write Address = 100
# 
#              3450000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1011 
# 
# Time = 3465000: Comparison Passed: wr_data = 03 and rd_data = 03
#              3470000
#  Write Full= 1
# 
#              3470000
#  Write Address = 100
# 
#              3470000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 1011 
# 
#              3490000 Data read, Mem[5] = 3 
# 
#              3490000 Data written, Mem[4] = 23 
# 
#              3490000 Mem[0] = 1d 
#  
#              3490000 Mem[1] = 6a 
#  
#              3490000 Mem[2] = 16 
#  
#              3490000 Mem[3] = 3f 
#  
#              3490000 Mem[4] = 8a 
#  
#              3490000 Mem[5] = 3 
#  
#              3490000 Mem[6] = fc 
#  
#              3490000 Mem[7] = 5d 
#  
# 
# 
#              3490000
#  Write Full= 1
# 
#              3490000
#  Write Address = 101
# 
#              3490000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 1011 
# 
#              3510000
#  Write Full= 1
# 
#              3510000
#  Write Address = 101
# 
#              3510000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 1011 
# 
#              3530000
#  Write Full= 1
# 
#              3530000
#  Write Address = 101
# 
#              3530000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 1011 
# 
#              3550000
#  Write Full= 1
# 
#              3550000
#  Write Address = 101
# 
#              3550000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 1011 
# 
#              3570000
#  Write Full= 0
# 
#              3570000
#  Write Address = 101
# 
#              3570000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 1001 
# 
#              3590000
#  Write Full= 0
# 
#              3590000
#  Write Address = 101
# 
#              3590000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 1001 
# 
# Time = 3605000: Comparison Passed: wr_data = fc and rd_data = fc
#              3610000
#  Write Full= 1
# 
#              3610000
#  Write Address = 101
# 
#              3610000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 1001 
# 
#              3630000 Data read, Mem[6] = fc 
# 
#              3630000 Data written, Mem[5] = a8 
# 
#              3630000 Mem[0] = 1d 
#  
#              3630000 Mem[1] = 6a 
#  
#              3630000 Mem[2] = 16 
#  
#              3630000 Mem[3] = 3f 
#  
#              3630000 Mem[4] = 23 
#  
#              3630000 Mem[5] = 3 
#  
#              3630000 Mem[6] = fc 
#  
#              3630000 Mem[7] = 5d 
#  
# 
# 
#              3630000
#  Write Full= 1
# 
#              3630000
#  Write Address = 110
# 
#              3630000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 1001 
# 
#              3650000
#  Write Full= 1
# 
#              3650000
#  Write Address = 110
# 
#              3650000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 1001 
# 
#              3670000
#  Write Full= 1
# 
#              3670000
#  Write Address = 110
# 
#              3670000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 1001 
# 
#              3690000
#  Write Full= 1
# 
#              3690000
#  Write Address = 110
# 
#              3690000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 1001 
# 
#              3710000
#  Write Full= 0
# 
#              3710000
#  Write Address = 110
# 
#              3710000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 1000 
# 
#              3730000
#  Write Full= 0
# 
#              3730000
#  Write Address = 110
# 
#              3730000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 1000 
# 
# Time = 3745000: Comparison Passed: wr_data = 5d and rd_data = 5d
#              3750000
#  Write Full= 1
# 
#              3750000
#  Write Address = 110
# 
#              3750000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 1000 
# 
#              3770000 Data read, Mem[7] = 5d 
# 
#              3770000 Data written, Mem[6] = 90 
# 
#              3770000 Mem[0] = 1d 
#  
#              3770000 Mem[1] = 6a 
#  
#              3770000 Mem[2] = 16 
#  
#              3770000 Mem[3] = 3f 
#  
#              3770000 Mem[4] = 23 
#  
#              3770000 Mem[5] = a8 
#  
#              3770000 Mem[6] = fc 
#  
#              3770000 Mem[7] = 5d 
#  
# 
# 
#              3770000
#  Write Full= 1
# 
#              3770000
#  Write Address = 111
# 
#              3770000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 1000 
# 
#              3790000
#  Write Full= 1
# 
#              3790000
#  Write Address = 111
# 
#              3790000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 1000 
# 
#              3810000
#  Write Full= 1
# 
#              3810000
#  Write Address = 111
# 
#              3810000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 1000 
# 
#              3830000
#  Write Full= 1
# 
#              3830000
#  Write Address = 111
# 
#              3830000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 1000 
# 
#              3850000
#  Write Full= 0
# 
#              3850000
#  Write Address = 111
# 
#              3850000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0000 
# 
#              3870000
#  Write Full= 0
# 
#              3870000
#  Write Address = 111
# 
#              3870000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0000 
# 
# Time = 3885000: Comparison Passed: wr_data = 1d and rd_data = 1d
#              3890000
#  Write Full= 1
# 
#              3890000
#  Write Address = 111
# 
#              3890000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              3910000 Data read, Mem[0] = 1d 
# 
#              3910000 Data written, Mem[7] = 25 
# 
#              3910000 Mem[0] = 1d 
#  
#              3910000 Mem[1] = 6a 
#  
#              3910000 Mem[2] = 16 
#  
#              3910000 Mem[3] = 3f 
#  
#              3910000 Mem[4] = 23 
#  
#              3910000 Mem[5] = a8 
#  
#              3910000 Mem[6] = 90 
#  
#              3910000 Mem[7] = 5d 
#  
# 
# 
#              3910000
#  Write Full= 1
# 
#              3910000
#  Write Address = 000
# 
#              3910000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              3930000
#  Write Full= 1
# 
#              3930000
#  Write Address = 000
# 
#              3930000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              3950000
#  Write Full= 1
# 
#              3950000
#  Write Address = 000
# 
#              3950000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              3970000
#  Write Full= 1
# 
#              3970000
#  Write Address = 000
# 
#              3970000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              3990000
#  Write Full= 0
# 
#              3990000
#  Write Address = 000
# 
#              3990000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0001 
# 
#              4010000
#  Write Full= 0
# 
#              4010000
#  Write Address = 000
# 
#              4010000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0001 
# 
# Time = 4025000: Comparison Passed: wr_data = 6a and rd_data = 6a
#              4030000
#  Write Full= 1
# 
#              4030000
#  Write Address = 000
# 
#              4030000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0001 
# 
#              4050000 Data read, Mem[1] = 6a 
# 
#              4050000 Data written, Mem[0] = 82 
# 
#              4050000 Mem[0] = 1d 
#  
#              4050000 Mem[1] = 6a 
#  
#              4050000 Mem[2] = 16 
#  
#              4050000 Mem[3] = 3f 
#  
#              4050000 Mem[4] = 23 
#  
#              4050000 Mem[5] = a8 
#  
#              4050000 Mem[6] = 90 
#  
#              4050000 Mem[7] = 25 
#  
# 
# 
#              4050000
#  Write Full= 1
# 
#              4050000
#  Write Address = 001
# 
#              4050000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0001 
# 
#              4070000
#  Write Full= 1
# 
#              4070000
#  Write Address = 001
# 
#              4070000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0001 
# 
#              4090000
#  Write Full= 1
# 
#              4090000
#  Write Address = 001
# 
#              4090000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0001 
# 
#              4110000
#  Write Full= 1
# 
#              4110000
#  Write Address = 001
# 
#              4110000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0001 
# 
#              4130000
#  Write Full= 0
# 
#              4130000
#  Write Address = 001
# 
#              4130000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0011 
# 
#              4150000
#  Write Full= 0
# 
#              4150000
#  Write Address = 001
# 
#              4150000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0011 
# 
# Time = 4165000: Comparison Passed: wr_data = 16 and rd_data = 16
#              4170000
#  Write Full= 1
# 
#              4170000
#  Write Address = 001
# 
#              4170000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0011 
# 
#              4190000 Data read, Mem[2] = 16 
# 
#              4190000 Data written, Mem[1] = 5b 
# 
#              4190000 Mem[0] = 82 
#  
#              4190000 Mem[1] = 6a 
#  
#              4190000 Mem[2] = 16 
#  
#              4190000 Mem[3] = 3f 
#  
#              4190000 Mem[4] = 23 
#  
#              4190000 Mem[5] = a8 
#  
#              4190000 Mem[6] = 90 
#  
#              4190000 Mem[7] = 25 
#  
# 
# 
#              4190000
#  Write Full= 1
# 
#              4190000
#  Write Address = 010
# 
#              4190000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0011 
# 
#              4210000
#  Write Full= 1
# 
#              4210000
#  Write Address = 010
# 
#              4210000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0011 
# 
#              4230000
#  Write Full= 1
# 
#              4230000
#  Write Address = 010
# 
#              4230000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0011 
# 
#              4250000
#  Write Full= 1
# 
#              4250000
#  Write Address = 010
# 
#              4250000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0011 
# 
#              4270000
#  Write Full= 0
# 
#              4270000
#  Write Address = 010
# 
#              4270000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0010 
# 
#              4290000
#  Write Full= 0
# 
#              4290000
#  Write Address = 010
# 
#              4290000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0010 
# 
# Time = 4305000: Comparison Passed: wr_data = 3f and rd_data = 3f
#              4310000
#  Write Full= 1
# 
#              4310000
#  Write Address = 010
# 
#              4310000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0010 
# 
#              4330000 Data read, Mem[3] = 3f 
# 
#              4330000 Data written, Mem[2] = f2 
# 
#              4330000 Mem[0] = 82 
#  
#              4330000 Mem[1] = 5b 
#  
#              4330000 Mem[2] = 16 
#  
#              4330000 Mem[3] = 3f 
#  
#              4330000 Mem[4] = 23 
#  
#              4330000 Mem[5] = a8 
#  
#              4330000 Mem[6] = 90 
#  
#              4330000 Mem[7] = 25 
#  
# 
# 
#              4330000
#  Write Full= 1
# 
#              4330000
#  Write Address = 011
# 
#              4330000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0010 
# 
#              4350000
#  Write Full= 1
# 
#              4350000
#  Write Address = 011
# 
#              4350000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0010 
# 
#              4370000
#  Write Full= 1
# 
#              4370000
#  Write Address = 011
# 
#              4370000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0010 
# 
#              4390000
#  Write Full= 1
# 
#              4390000
#  Write Address = 011
# 
#              4390000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0010 
# 
#              4410000
#  Write Full= 0
# 
#              4410000
#  Write Address = 011
# 
#              4410000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0110 
# 
#              4430000
#  Write Full= 0
# 
#              4430000
#  Write Address = 011
# 
#              4430000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0110 
# 
# Time = 4445000: Comparison Passed: wr_data = 23 and rd_data = 23
#              4450000
#  Write Full= 1
# 
#              4450000
#  Write Address = 011
# 
#              4450000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0110 
# 
#              4470000 Data read, Mem[4] = 23 
# 
#              4470000 Data written, Mem[3] = 31 
# 
#              4470000 Mem[0] = 82 
#  
#              4470000 Mem[1] = 5b 
#  
#              4470000 Mem[2] = f2 
#  
#              4470000 Mem[3] = 3f 
#  
#              4470000 Mem[4] = 23 
#  
#              4470000 Mem[5] = a8 
#  
#              4470000 Mem[6] = 90 
#  
#              4470000 Mem[7] = 25 
#  
# 
# 
#              4470000
#  Write Full= 1
# 
#              4470000
#  Write Address = 100
# 
#              4470000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0110 
# 
#              4490000
#  Write Full= 1
# 
#              4490000
#  Write Address = 100
# 
#              4490000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0110 
# 
#              4510000
#  Write Full= 1
# 
#              4510000
#  Write Address = 100
# 
#              4510000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0110 
# 
#              4530000
#  Write Full= 1
# 
#              4530000
#  Write Address = 100
# 
#              4530000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0110 
# 
#              4550000
#  Write Full= 0
# 
#              4550000
#  Write Address = 100
# 
#              4550000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0111 
# 
#              4570000
#  Write Full= 0
# 
#              4570000
#  Write Address = 100
# 
#              4570000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0111 
# 
# Time = 4585000: Comparison Passed: wr_data = a8 and rd_data = a8
#              4590000
#  Write Full= 1
# 
#              4590000
#  Write Address = 100
# 
#              4590000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0111 
# 
#              4610000 Data read, Mem[5] = a8 
# 
#              4610000 Data written, Mem[4] = cd 
# 
#              4610000 Mem[0] = 82 
#  
#              4610000 Mem[1] = 5b 
#  
#              4610000 Mem[2] = f2 
#  
#              4610000 Mem[3] = 31 
#  
#              4610000 Mem[4] = 23 
#  
#              4610000 Mem[5] = a8 
#  
#              4610000 Mem[6] = 90 
#  
#              4610000 Mem[7] = 25 
#  
# 
# 
#              4610000
#  Write Full= 1
# 
#              4610000
#  Write Address = 101
# 
#              4610000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0111 
# 
#              4630000
#  Write Full= 1
# 
#              4630000
#  Write Address = 101
# 
#              4630000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0111 
# 
#              4650000
#  Write Full= 1
# 
#              4650000
#  Write Address = 101
# 
#              4650000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0111 
# 
#              4670000
#  Write Full= 1
# 
#              4670000
#  Write Address = 101
# 
#              4670000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0111 
# 
#              4690000
#  Write Full= 0
# 
#              4690000
#  Write Address = 101
# 
#              4690000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0101 
# 
#              4710000
#  Write Full= 0
# 
#              4710000
#  Write Address = 101
# 
#              4710000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0101 
# 
# Time = 4725000: Comparison Passed: wr_data = 90 and rd_data = 90
#              4730000
#  Write Full= 1
# 
#              4730000
#  Write Address = 101
# 
#              4730000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0101 
# 
#              4750000 Data read, Mem[6] = 90 
# 
#              4750000 Data written, Mem[5] = 64 
# 
#              4750000 Mem[0] = 82 
#  
#              4750000 Mem[1] = 5b 
#  
#              4750000 Mem[2] = f2 
#  
#              4750000 Mem[3] = 31 
#  
#              4750000 Mem[4] = cd 
#  
#              4750000 Mem[5] = a8 
#  
#              4750000 Mem[6] = 90 
#  
#              4750000 Mem[7] = 25 
#  
# 
# 
#              4750000
#  Write Full= 1
# 
#              4750000
#  Write Address = 110
# 
#              4750000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0101 
# 
#              4770000
#  Write Full= 1
# 
#              4770000
#  Write Address = 110
# 
#              4770000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0101 
# 
#              4790000
#  Write Full= 1
# 
#              4790000
#  Write Address = 110
# 
#              4790000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0101 
# 
#              4810000
#  Write Full= 1
# 
#              4810000
#  Write Address = 110
# 
#              4810000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0101 
# 
#              4830000
#  Write Full= 0
# 
#              4830000
#  Write Address = 110
# 
#              4830000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0100 
# 
#              4850000
#  Write Full= 0
# 
#              4850000
#  Write Address = 110
# 
#              4850000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0100 
# 
# Time = 4865000: Comparison Passed: wr_data = 25 and rd_data = 25
#              4870000
#  Write Full= 0
# 
#              4870000
#  Write Address = 110
# 
#              4870000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0100 
# 
#              4890000
#  Write Full= 0
# 
#              4890000
#  Write Address = 110
# 
#              4890000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0100 
# 
#              4910000
#  Write Full= 0
# 
#              4910000
#  Write Address = 110
# 
#              4910000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0100 
# 
#              4930000
#  Write Full= 0
# 
#              4930000
#  Write Address = 110
# 
#              4930000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0100 
# 
#              4950000
#  Write Full= 0
# 
#              4950000
#  Write Address = 110
# 
#              4950000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0100 
# 
#              4970000
#  Write Full= 0
# 
#              4970000
#  Write Address = 110
# 
#              4970000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1100 
# 
#              4990000
#  Write Full= 0
# 
#              4990000
#  Write Address = 110
# 
#              4990000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1100 
# 
# Time = 5005000: Comparison Passed: wr_data = 82 and rd_data = 82
#              5010000
#  Write Full= 0
# 
#              5010000
#  Write Address = 110
# 
#              5010000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1100 
# 
#              5030000
#  Write Full= 0
# 
#              5030000
#  Write Address = 110
# 
#              5030000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1100 
# 
#              5050000
#  Write Full= 0
# 
#              5050000
#  Write Address = 110
# 
#              5050000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1100 
# 
#              5070000
#  Write Full= 0
# 
#              5070000
#  Write Address = 110
# 
#              5070000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1100 
# 
#              5090000
#  Write Full= 0
# 
#              5090000
#  Write Address = 110
# 
#              5090000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1100 
# 
#              5110000
#  Write Full= 0
# 
#              5110000
#  Write Address = 110
# 
#              5110000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1101 
# 
#              5130000
#  Write Full= 0
# 
#              5130000
#  Write Address = 110
# 
#              5130000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1101 
# 
# Time = 5145000: Comparison Passed: wr_data = 5b and rd_data = 5b
#              5150000
#  Write Full= 0
# 
#              5150000
#  Write Address = 110
# 
#              5150000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1101 
# 
#              5170000
#  Write Full= 0
# 
#              5170000
#  Write Address = 110
# 
#              5170000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1101 
# 
#              5190000
#  Write Full= 0
# 
#              5190000
#  Write Address = 110
# 
#              5190000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1101 
# 
#              5210000
#  Write Full= 0
# 
#              5210000
#  Write Address = 110
# 
#              5210000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1101 
# 
#              5230000
#  Write Full= 0
# 
#              5230000
#  Write Address = 110
# 
#              5230000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1101 
# 
#              5250000
#  Write Full= 0
# 
#              5250000
#  Write Address = 110
# 
#              5250000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
#              5270000
#  Write Full= 0
# 
#              5270000
#  Write Address = 110
# 
#              5270000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
# Time = 5285000: Comparison Passed: wr_data = f2 and rd_data = f2
#              5290000
#  Write Full= 0
# 
#              5290000
#  Write Address = 110
# 
#              5290000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
#              5310000
#  Write Full= 0
# 
#              5310000
#  Write Address = 110
# 
#              5310000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
#              5330000
#  Write Full= 0
# 
#              5330000
#  Write Address = 110
# 
#              5330000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
#              5350000
#  Write Full= 0
# 
#              5350000
#  Write Address = 110
# 
#              5350000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
#              5370000
#  Write Full= 0
# 
#              5370000
#  Write Address = 110
# 
#              5370000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
#              5390000
#  Write Full= 0
# 
#              5390000
#  Write Address = 110
# 
#              5390000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1110 
# 
#              5410000
#  Write Full= 0
# 
#              5410000
#  Write Address = 110
# 
#              5410000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1110 
# 
# Time = 5425000: Comparison Passed: wr_data = 31 and rd_data = 31
#              5430000
#  Write Full= 0
# 
#              5430000
#  Write Address = 110
# 
#              5430000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1110 
# 
#              5450000
#  Write Full= 0
# 
#              5450000
#  Write Address = 110
# 
#              5450000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1110 
# 
#              5470000
#  Write Full= 0
# 
#              5470000
#  Write Address = 110
# 
#              5470000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1110 
# 
#              5490000
#  Write Full= 0
# 
#              5490000
#  Write Address = 110
# 
#              5490000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1110 
# 
#              5510000
#  Write Full= 0
# 
#              5510000
#  Write Address = 110
# 
#              5510000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1110 
# 
#              5530000
#  Write Full= 0
# 
#              5530000
#  Write Address = 110
# 
#              5530000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1010 
# 
#              5550000
#  Write Full= 0
# 
#              5550000
#  Write Address = 110
# 
#              5550000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1010 
# 
# Time = 5565000: Comparison Passed: wr_data = cd and rd_data = cd
#              5570000
#  Write Full= 0
# 
#              5570000
#  Write Address = 110
# 
#              5570000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1010 
# 
#              5590000
#  Write Full= 0
# 
#              5590000
#  Write Address = 110
# 
#              5590000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1010 
# 
#              5610000
#  Write Full= 0
# 
#              5610000
#  Write Address = 110
# 
#              5610000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1010 
# 
#              5630000
#  Write Full= 0
# 
#              5630000
#  Write Address = 110
# 
#              5630000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1010 
# 
#              5650000
#  Write Full= 0
# 
#              5650000
#  Write Address = 110
# 
#              5650000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1010 
# 
#              5670000
#  Write Full= 0
# 
#              5670000
#  Write Address = 110
# 
#              5670000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1011 
# 
#              5690000
#  Write Full= 0
# 
#              5690000
#  Write Address = 110
# 
#              5690000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1011 
# 
# Time = 5705000: Comparison Passed: wr_data = 64 and rd_data = 64
#              5710000
#  Write Full= 0
# 
#              5710000
#  Write Address = 110
# 
#              5710000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1011 
# 
#              5730000
#  Write Full= 0
# 
#              5730000
#  Write Address = 110
# 
#              5730000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1011 
# 
#              5750000
#  Write Full= 0
# 
#              5750000
#  Write Address = 110
# 
#              5750000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1011 
# 
#              5770000
#  Write Full= 0
# 
#              5770000
#  Write Address = 110
# 
#              5770000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1011 
# 
#              5790000
#  Write Full= 0
# 
#              5790000
#  Write Address = 110
# 
#              5790000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1011 
# 
#              5810000
#  Write Full= 0
# 
#              5810000
#  Write Address = 110
# 
#              5810000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1001 
# 
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb_comp.sv(77)
#    Time: 5825 ns  Iteration: 0  Instance: /async_fifo_TB
# 1
# Break in Module async_fifo_TB at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb_comp.sv line 77
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.async_fifo_TB(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
#                    0
#  Write Full= 0
# 
#                    0
#  Write Address = 000
# 
#                    0
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                10000
#  Write Full= 0
# 
#                10000
#  Write Address = 000
# 
#                10000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                30000
#  Write Full= 0
# 
#                30000
#  Write Address = 000
# 
#                30000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                50000
#  Write Full= 0
# 
#                50000
#  Write Address = 000
# 
#                50000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                70000
#  Write Full= 0
# 
#                70000
#  Write Address = 000
# 
#                70000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#                90000
#  Write Full= 0
# 
#                90000
#  Write Address = 000
# 
#                90000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#               110000
#  Write Full= 0
# 
#               110000
#  Write Address = 000
# 
#               110000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#               130000
#  Write Full= 0
# 
#               130000
#  Write Address = 000
# 
#               130000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#               150000
#  Write Full= 0
# 
#               150000
#  Write Address = 000
# 
#               150000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#               170000
#  Write Full= 0
# 
#               170000
#  Write Address = 000
# 
#               170000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#               190000
#  Write Full= 0
# 
#               190000
#  Write Address = 000
# 
#               190000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 0000 
# 
#               210000
#  Write Full= 0
# 
#               210000
#  Write Address = 000
# 
#               210000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#               230000 Data read, Mem[0] = x 
# 
#               230000 Data written, Mem[0] = 72 
# 
#               230000 Mem[0] = x 
#  
#               230000 Mem[1] = x 
#  
#               230000 Mem[2] = x 
#  
#               230000 Mem[3] = x 
#  
#               230000 Mem[4] = x 
#  
#               230000 Mem[5] = x 
#  
#               230000 Mem[6] = x 
#  
#               230000 Mem[7] = x 
#  
# 
# 
#               230000
#  Write Full= 0
# 
#               230000
#  Write Address = 001
# 
#               230000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 0000 
# 
#               250000
#  Write Full= 0
# 
#               250000
#  Write Address = 001
# 
#               250000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#               270000 Data read, Mem[0] = 72 
# 
#               270000 Data written, Mem[1] = b2 
# 
#               270000 Mem[0] = 72 
#  
#               270000 Mem[1] = x 
#  
#               270000 Mem[2] = x 
#  
#               270000 Mem[3] = x 
#  
#               270000 Mem[4] = x 
#  
#               270000 Mem[5] = x 
#  
#               270000 Mem[6] = x 
#  
#               270000 Mem[7] = x 
#  
# 
# 
#               270000
#  Write Full= 0
# 
#               270000
#  Write Address = 010
# 
#               270000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 0000 
# 
#               290000
#  Write Full= 0
# 
#               290000
#  Write Address = 010
# 
#               290000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0000 
# 
#               310000 Data read, Mem[0] = 72 
# 
#               310000 Data written, Mem[2] = 10 
# 
#               310000 Mem[0] = 72 
#  
#               310000 Mem[1] = b2 
#  
#               310000 Mem[2] = x 
#  
#               310000 Mem[3] = x 
#  
#               310000 Mem[4] = x 
#  
#               310000 Mem[5] = x 
#  
#               310000 Mem[6] = x 
#  
#               310000 Mem[7] = x 
#  
# 
# 
#               310000
#  Write Full= 0
# 
#               310000
#  Write Address = 011
# 
#               310000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 0000 
# 
#               330000
#  Write Full= 0
# 
#               330000
#  Write Address = 011
# 
#               330000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0000 
# 
#               350000 Data read, Mem[0] = 72 
# 
#               350000 Data written, Mem[3] = 30 
# 
#               350000 Mem[0] = 72 
#  
#               350000 Mem[1] = b2 
#  
#               350000 Mem[2] = 10 
#  
#               350000 Mem[3] = x 
#  
#               350000 Mem[4] = x 
#  
#               350000 Mem[5] = x 
#  
#               350000 Mem[6] = x 
#  
#               350000 Mem[7] = x 
#  
# 
# 
#               350000
#  Write Full= 0
# 
#               350000
#  Write Address = 100
# 
#               350000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 0000 
# 
#               370000
#  Write Full= 0
# 
#               370000
#  Write Address = 100
# 
#               370000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0000 
# 
#               390000 Data read, Mem[0] = 72 
# 
#               390000 Data written, Mem[4] = b5 
# 
#               390000 Mem[0] = 72 
#  
#               390000 Mem[1] = b2 
#  
#               390000 Mem[2] = 10 
#  
#               390000 Mem[3] = 30 
#  
#               390000 Mem[4] = x 
#  
#               390000 Mem[5] = x 
#  
#               390000 Mem[6] = x 
#  
#               390000 Mem[7] = x 
#  
# 
# 
#               390000
#  Write Full= 0
# 
#               390000
#  Write Address = 101
# 
#               390000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 0000 
# 
#               410000
#  Write Full= 0
# 
#               410000
#  Write Address = 101
# 
#               410000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0000 
# 
#               430000 Data read, Mem[0] = 72 
# 
#               430000 Data written, Mem[5] = b6 
# 
#               430000 Mem[0] = 72 
#  
#               430000 Mem[1] = b2 
#  
#               430000 Mem[2] = 10 
#  
#               430000 Mem[3] = 30 
#  
#               430000 Mem[4] = b5 
#  
#               430000 Mem[5] = x 
#  
#               430000 Mem[6] = x 
#  
#               430000 Mem[7] = x 
#  
# 
# 
#               430000
#  Write Full= 0
# 
#               430000
#  Write Address = 110
# 
#               430000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 0000 
# 
#               450000
#  Write Full= 0
# 
#               450000
#  Write Address = 110
# 
#               450000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0000 
# 
#               470000 Data read, Mem[0] = 72 
# 
#               470000 Data written, Mem[6] = 14 
# 
#               470000 Mem[0] = 72 
#  
#               470000 Mem[1] = b2 
#  
#               470000 Mem[2] = 10 
#  
#               470000 Mem[3] = 30 
#  
#               470000 Mem[4] = b5 
#  
#               470000 Mem[5] = b6 
#  
#               470000 Mem[6] = x 
#  
#               470000 Mem[7] = x 
#  
# 
# 
#               470000
#  Write Full= 0
# 
#               470000
#  Write Address = 111
# 
#               470000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0000 
# 
#               490000
#  Write Full= 1
# 
#               490000
#  Write Address = 111
# 
#               490000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               510000 Data read, Mem[0] = 72 
# 
#               510000 Data written, Mem[7] = df 
# 
#               510000 Mem[0] = 72 
#  
#               510000 Mem[1] = b2 
#  
#               510000 Mem[2] = 10 
#  
#               510000 Mem[3] = 30 
#  
#               510000 Mem[4] = b5 
#  
#               510000 Mem[5] = b6 
#  
#               510000 Mem[6] = 14 
#  
#               510000 Mem[7] = x 
#  
# 
# 
#               510000
#  Write Full= 1
# 
#               510000
#  Write Address = 000
# 
#               510000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               530000
#  Write Full= 1
# 
#               530000
#  Write Address = 000
# 
#               530000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               550000
#  Write Full= 1
# 
#               550000
#  Write Address = 000
# 
#               550000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               570000
#  Write Full= 1
# 
#               570000
#  Write Address = 000
# 
#               570000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               590000
#  Write Full= 1
# 
#               590000
#  Write Address = 000
# 
#               590000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               610000
#  Write Full= 1
# 
#               610000
#  Write Address = 000
# 
#               610000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               630000
#  Write Full= 1
# 
#               630000
#  Write Address = 000
# 
#               630000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               650000
#  Write Full= 1
# 
#               650000
#  Write Address = 000
# 
#               650000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               670000
#  Write Full= 1
# 
#               670000
#  Write Address = 000
# 
#               670000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               690000
#  Write Full= 1
# 
#               690000
#  Write Address = 000
# 
#               690000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               710000
#  Write Full= 1
# 
#               710000
#  Write Address = 000
# 
#               710000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               730000
#  Write Full= 1
# 
#               730000
#  Write Address = 000
# 
#               730000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               750000
#  Write Full= 1
# 
#               750000
#  Write Address = 000
# 
#               750000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               770000
#  Write Full= 1
# 
#               770000
#  Write Address = 000
# 
#               770000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               790000
#  Write Full= 1
# 
#               790000
#  Write Address = 000
# 
#               790000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               810000
#  Write Full= 1
# 
#               810000
#  Write Address = 000
# 
#               810000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               830000
#  Write Full= 1
# 
#               830000
#  Write Address = 000
# 
#               830000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               850000
#  Write Full= 1
# 
#               850000
#  Write Address = 000
# 
#               850000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               870000
#  Write Full= 1
# 
#               870000
#  Write Address = 000
# 
#               870000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               890000
#  Write Full= 1
# 
#               890000
#  Write Address = 000
# 
#               890000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               910000
#  Write Full= 1
# 
#               910000
#  Write Address = 000
# 
#               910000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               930000
#  Write Full= 1
# 
#               930000
#  Write Address = 000
# 
#               930000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               950000
#  Write Full= 1
# 
#               950000
#  Write Address = 000
# 
#               950000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               970000
#  Write Full= 1
# 
#               970000
#  Write Address = 000
# 
#               970000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#               990000
#  Write Full= 1
# 
#               990000
#  Write Address = 000
# 
#               990000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1010000
#  Write Full= 1
# 
#              1010000
#  Write Address = 000
# 
#              1010000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1030000
#  Write Full= 1
# 
#              1030000
#  Write Address = 000
# 
#              1030000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1050000
#  Write Full= 1
# 
#              1050000
#  Write Address = 000
# 
#              1050000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1070000
#  Write Full= 1
# 
#              1070000
#  Write Address = 000
# 
#              1070000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1090000
#  Write Full= 1
# 
#              1090000
#  Write Address = 000
# 
#              1090000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1110000
#  Write Full= 1
# 
#              1110000
#  Write Address = 000
# 
#              1110000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1130000
#  Write Full= 1
# 
#              1130000
#  Write Address = 000
# 
#              1130000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1150000
#  Write Full= 1
# 
#              1150000
#  Write Address = 000
# 
#              1150000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1170000
#  Write Full= 1
# 
#              1170000
#  Write Address = 000
# 
#              1170000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1190000
#  Write Full= 1
# 
#              1190000
#  Write Address = 000
# 
#              1190000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1210000
#  Write Full= 1
# 
#              1210000
#  Write Address = 000
# 
#              1210000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1230000
#  Write Full= 1
# 
#              1230000
#  Write Address = 000
# 
#              1230000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1250000
#  Write Full= 1
# 
#              1250000
#  Write Address = 000
# 
#              1250000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1270000
#  Write Full= 1
# 
#              1270000
#  Write Address = 000
# 
#              1270000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1290000
#  Write Full= 1
# 
#              1290000
#  Write Address = 000
# 
#              1290000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1310000
#  Write Full= 1
# 
#              1310000
#  Write Address = 000
# 
#              1310000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1330000
#  Write Full= 1
# 
#              1330000
#  Write Address = 000
# 
#              1330000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1350000
#  Write Full= 1
# 
#              1350000
#  Write Address = 000
# 
#              1350000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1370000
#  Write Full= 1
# 
#              1370000
#  Write Address = 000
# 
#              1370000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1390000
#  Write Full= 1
# 
#              1390000
#  Write Address = 000
# 
#              1390000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1410000
#  Write Full= 1
# 
#              1410000
#  Write Address = 000
# 
#              1410000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1430000
#  Write Full= 1
# 
#              1430000
#  Write Address = 000
# 
#              1430000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1450000
#  Write Full= 1
# 
#              1450000
#  Write Address = 000
# 
#              1450000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1470000
#  Write Full= 1
# 
#              1470000
#  Write Address = 000
# 
#              1470000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1490000
#  Write Full= 1
# 
#              1490000
#  Write Address = 000
# 
#              1490000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1510000
#  Write Full= 1
# 
#              1510000
#  Write Address = 000
# 
#              1510000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1530000
#  Write Full= 1
# 
#              1530000
#  Write Address = 000
# 
#              1530000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1550000
#  Write Full= 1
# 
#              1550000
#  Write Address = 000
# 
#              1550000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1570000
#  Write Full= 1
# 
#              1570000
#  Write Address = 000
# 
#              1570000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1590000
#  Write Full= 1
# 
#              1590000
#  Write Address = 000
# 
#              1590000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1610000
#  Write Full= 1
# 
#              1610000
#  Write Address = 000
# 
#              1610000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1630000
#  Write Full= 1
# 
#              1630000
#  Write Address = 000
# 
#              1630000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
# Time = 1645000: Comparison Passed: wr_data = 72 and rd_data = 72
#              1650000
#  Write Full= 1
# 
#              1650000
#  Write Address = 000
# 
#              1650000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1670000
#  Write Full= 1
# 
#              1670000
#  Write Address = 000
# 
#              1670000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1690000
#  Write Full= 1
# 
#              1690000
#  Write Address = 000
# 
#              1690000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1710000
#  Write Full= 1
# 
#              1710000
#  Write Address = 000
# 
#              1710000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1730000
#  Write Full= 1
# 
#              1730000
#  Write Address = 000
# 
#              1730000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              1750000
#  Write Full= 0
# 
#              1750000
#  Write Address = 000
# 
#              1750000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0001 
# 
#              1770000
#  Write Full= 0
# 
#              1770000
#  Write Address = 000
# 
#              1770000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0001 
# 
# Time = 1785000: Comparison Passed: wr_data = b2 and rd_data = b2
#              1790000
#  Write Full= 1
# 
#              1790000
#  Write Address = 000
# 
#              1790000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0001 
# 
#              1810000 Data read, Mem[1] = b2 
# 
#              1810000 Data written, Mem[0] = bb 
# 
#              1810000 Mem[0] = 72 
#  
#              1810000 Mem[1] = b2 
#  
#              1810000 Mem[2] = 10 
#  
#              1810000 Mem[3] = 30 
#  
#              1810000 Mem[4] = b5 
#  
#              1810000 Mem[5] = b6 
#  
#              1810000 Mem[6] = 14 
#  
#              1810000 Mem[7] = df 
#  
# 
# 
#              1810000
#  Write Full= 1
# 
#              1810000
#  Write Address = 001
# 
#              1810000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0001 
# 
#              1830000
#  Write Full= 1
# 
#              1830000
#  Write Address = 001
# 
#              1830000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0001 
# 
#              1850000
#  Write Full= 1
# 
#              1850000
#  Write Address = 001
# 
#              1850000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0001 
# 
#              1870000
#  Write Full= 1
# 
#              1870000
#  Write Address = 001
# 
#              1870000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0001 
# 
#              1890000
#  Write Full= 0
# 
#              1890000
#  Write Address = 001
# 
#              1890000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0011 
# 
#              1910000
#  Write Full= 0
# 
#              1910000
#  Write Address = 001
# 
#              1910000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0011 
# 
# Time = 1925000: Comparison Passed: wr_data = 10 and rd_data = 10
#              1930000
#  Write Full= 1
# 
#              1930000
#  Write Address = 001
# 
#              1930000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0011 
# 
#              1950000 Data read, Mem[2] = 10 
# 
#              1950000 Data written, Mem[1] = eb 
# 
#              1950000 Mem[0] = bb 
#  
#              1950000 Mem[1] = b2 
#  
#              1950000 Mem[2] = 10 
#  
#              1950000 Mem[3] = 30 
#  
#              1950000 Mem[4] = b5 
#  
#              1950000 Mem[5] = b6 
#  
#              1950000 Mem[6] = 14 
#  
#              1950000 Mem[7] = df 
#  
# 
# 
#              1950000
#  Write Full= 1
# 
#              1950000
#  Write Address = 010
# 
#              1950000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0011 
# 
#              1970000
#  Write Full= 1
# 
#              1970000
#  Write Address = 010
# 
#              1970000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0011 
# 
#              1990000
#  Write Full= 1
# 
#              1990000
#  Write Address = 010
# 
#              1990000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0011 
# 
#              2010000
#  Write Full= 1
# 
#              2010000
#  Write Address = 010
# 
#              2010000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0011 
# 
#              2030000
#  Write Full= 0
# 
#              2030000
#  Write Address = 010
# 
#              2030000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0010 
# 
#              2050000
#  Write Full= 0
# 
#              2050000
#  Write Address = 010
# 
#              2050000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0010 
# 
# Time = 2065000: Comparison Passed: wr_data = 30 and rd_data = 30
#              2070000
#  Write Full= 1
# 
#              2070000
#  Write Address = 010
# 
#              2070000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0010 
# 
#              2090000 Data read, Mem[3] = 30 
# 
#              2090000 Data written, Mem[2] = 41 
# 
#              2090000 Mem[0] = bb 
#  
#              2090000 Mem[1] = eb 
#  
#              2090000 Mem[2] = 10 
#  
#              2090000 Mem[3] = 30 
#  
#              2090000 Mem[4] = b5 
#  
#              2090000 Mem[5] = b6 
#  
#              2090000 Mem[6] = 14 
#  
#              2090000 Mem[7] = df 
#  
# 
# 
#              2090000
#  Write Full= 1
# 
#              2090000
#  Write Address = 011
# 
#              2090000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0010 
# 
#              2110000
#  Write Full= 1
# 
#              2110000
#  Write Address = 011
# 
#              2110000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0010 
# 
#              2130000
#  Write Full= 1
# 
#              2130000
#  Write Address = 011
# 
#              2130000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0010 
# 
#              2150000
#  Write Full= 1
# 
#              2150000
#  Write Address = 011
# 
#              2150000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0010 
# 
#              2170000
#  Write Full= 0
# 
#              2170000
#  Write Address = 011
# 
#              2170000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0110 
# 
#              2190000
#  Write Full= 0
# 
#              2190000
#  Write Address = 011
# 
#              2190000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0110 
# 
# Time = 2205000: Comparison Passed: wr_data = b5 and rd_data = b5
#              2210000
#  Write Full= 1
# 
#              2210000
#  Write Address = 011
# 
#              2210000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0110 
# 
#              2230000 Data read, Mem[4] = b5 
# 
#              2230000 Data written, Mem[3] = 40 
# 
#              2230000 Mem[0] = bb 
#  
#              2230000 Mem[1] = eb 
#  
#              2230000 Mem[2] = 41 
#  
#              2230000 Mem[3] = 30 
#  
#              2230000 Mem[4] = b5 
#  
#              2230000 Mem[5] = b6 
#  
#              2230000 Mem[6] = 14 
#  
#              2230000 Mem[7] = df 
#  
# 
# 
#              2230000
#  Write Full= 1
# 
#              2230000
#  Write Address = 100
# 
#              2230000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0110 
# 
#              2250000
#  Write Full= 1
# 
#              2250000
#  Write Address = 100
# 
#              2250000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0110 
# 
#              2270000
#  Write Full= 1
# 
#              2270000
#  Write Address = 100
# 
#              2270000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0110 
# 
#              2290000
#  Write Full= 1
# 
#              2290000
#  Write Address = 100
# 
#              2290000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0110 
# 
#              2310000
#  Write Full= 0
# 
#              2310000
#  Write Address = 100
# 
#              2310000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0111 
# 
#              2330000
#  Write Full= 0
# 
#              2330000
#  Write Address = 100
# 
#              2330000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0111 
# 
# Time = 2345000: Comparison Passed: wr_data = b6 and rd_data = b6
#              2350000
#  Write Full= 1
# 
#              2350000
#  Write Address = 100
# 
#              2350000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0111 
# 
#              2370000 Data read, Mem[5] = b6 
# 
#              2370000 Data written, Mem[4] = 8a 
# 
#              2370000 Mem[0] = bb 
#  
#              2370000 Mem[1] = eb 
#  
#              2370000 Mem[2] = 41 
#  
#              2370000 Mem[3] = 40 
#  
#              2370000 Mem[4] = b5 
#  
#              2370000 Mem[5] = b6 
#  
#              2370000 Mem[6] = 14 
#  
#              2370000 Mem[7] = df 
#  
# 
# 
#              2370000
#  Write Full= 1
# 
#              2370000
#  Write Address = 101
# 
#              2370000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0111 
# 
#              2390000
#  Write Full= 1
# 
#              2390000
#  Write Address = 101
# 
#              2390000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0111 
# 
#              2410000
#  Write Full= 1
# 
#              2410000
#  Write Address = 101
# 
#              2410000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0111 
# 
#              2430000
#  Write Full= 1
# 
#              2430000
#  Write Address = 101
# 
#              2430000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0111 
# 
#              2450000
#  Write Full= 0
# 
#              2450000
#  Write Address = 101
# 
#              2450000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0101 
# 
#              2470000
#  Write Full= 0
# 
#              2470000
#  Write Address = 101
# 
#              2470000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0101 
# 
# Time = 2485000: Comparison Passed: wr_data = 14 and rd_data = 14
#              2490000
#  Write Full= 1
# 
#              2490000
#  Write Address = 101
# 
#              2490000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0101 
# 
#              2510000 Data read, Mem[6] = 14 
# 
#              2510000 Data written, Mem[5] = 3 
# 
#              2510000 Mem[0] = bb 
#  
#              2510000 Mem[1] = eb 
#  
#              2510000 Mem[2] = 41 
#  
#              2510000 Mem[3] = 40 
#  
#              2510000 Mem[4] = 8a 
#  
#              2510000 Mem[5] = b6 
#  
#              2510000 Mem[6] = 14 
#  
#              2510000 Mem[7] = df 
#  
# 
# 
#              2510000
#  Write Full= 1
# 
#              2510000
#  Write Address = 110
# 
#              2510000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0101 
# 
#              2530000
#  Write Full= 1
# 
#              2530000
#  Write Address = 110
# 
#              2530000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0101 
# 
#              2550000
#  Write Full= 1
# 
#              2550000
#  Write Address = 110
# 
#              2550000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0101 
# 
#              2570000
#  Write Full= 1
# 
#              2570000
#  Write Address = 110
# 
#              2570000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0101 
# 
#              2590000
#  Write Full= 0
# 
#              2590000
#  Write Address = 110
# 
#              2590000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0100 
# 
#              2610000
#  Write Full= 0
# 
#              2610000
#  Write Address = 110
# 
#              2610000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0100 
# 
# Time = 2625000: Comparison Passed: wr_data = df and rd_data = df
#              2630000
#  Write Full= 1
# 
#              2630000
#  Write Address = 110
# 
#              2630000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#              2650000 Data read, Mem[7] = df 
# 
#              2650000 Data written, Mem[6] = fc 
# 
#              2650000 Mem[0] = bb 
#  
#              2650000 Mem[1] = eb 
#  
#              2650000 Mem[2] = 41 
#  
#              2650000 Mem[3] = 40 
#  
#              2650000 Mem[4] = 8a 
#  
#              2650000 Mem[5] = 3 
#  
#              2650000 Mem[6] = 14 
#  
#              2650000 Mem[7] = df 
#  
# 
# 
#              2650000
#  Write Full= 1
# 
#              2650000
#  Write Address = 111
# 
#              2650000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#              2670000
#  Write Full= 1
# 
#              2670000
#  Write Address = 111
# 
#              2670000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#              2690000
#  Write Full= 1
# 
#              2690000
#  Write Address = 111
# 
#              2690000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#              2710000
#  Write Full= 1
# 
#              2710000
#  Write Address = 111
# 
#              2710000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 0100 
# 
#              2730000
#  Write Full= 0
# 
#              2730000
#  Write Address = 111
# 
#              2730000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1100 
# 
#              2750000
#  Write Full= 0
# 
#              2750000
#  Write Address = 111
# 
#              2750000
#  wr_gray_next = 1000 (wr_bin_next = 1111), wr_q2_rptr = 1100 
# 
# Time = 2765000: Comparison Passed: wr_data = bb and rd_data = bb
#              2770000
#  Write Full= 1
# 
#              2770000
#  Write Address = 111
# 
#              2770000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1100 
# 
#              2790000 Data read, Mem[0] = bb 
# 
#              2790000 Data written, Mem[7] = 5d 
# 
#              2790000 Mem[0] = bb 
#  
#              2790000 Mem[1] = eb 
#  
#              2790000 Mem[2] = 41 
#  
#              2790000 Mem[3] = 40 
#  
#              2790000 Mem[4] = 8a 
#  
#              2790000 Mem[5] = 3 
#  
#              2790000 Mem[6] = fc 
#  
#              2790000 Mem[7] = df 
#  
# 
# 
#              2790000
#  Write Full= 1
# 
#              2790000
#  Write Address = 000
# 
#              2790000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1100 
# 
#              2810000
#  Write Full= 1
# 
#              2810000
#  Write Address = 000
# 
#              2810000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1100 
# 
#              2830000
#  Write Full= 1
# 
#              2830000
#  Write Address = 000
# 
#              2830000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1100 
# 
#              2850000
#  Write Full= 1
# 
#              2850000
#  Write Address = 000
# 
#              2850000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1100 
# 
#              2870000
#  Write Full= 0
# 
#              2870000
#  Write Address = 000
# 
#              2870000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1101 
# 
#              2890000
#  Write Full= 0
# 
#              2890000
#  Write Address = 000
# 
#              2890000
#  wr_gray_next = 0000 (wr_bin_next = 0000), wr_q2_rptr = 1101 
# 
# Time = 2905000: Comparison Passed: wr_data = eb and rd_data = eb
#              2910000
#  Write Full= 1
# 
#              2910000
#  Write Address = 000
# 
#              2910000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1101 
# 
#              2930000 Data read, Mem[1] = eb 
# 
#              2930000 Data written, Mem[0] = 1d 
# 
#              2930000 Mem[0] = bb 
#  
#              2930000 Mem[1] = eb 
#  
#              2930000 Mem[2] = 41 
#  
#              2930000 Mem[3] = 40 
#  
#              2930000 Mem[4] = 8a 
#  
#              2930000 Mem[5] = 3 
#  
#              2930000 Mem[6] = fc 
#  
#              2930000 Mem[7] = 5d 
#  
# 
# 
#              2930000
#  Write Full= 1
# 
#              2930000
#  Write Address = 001
# 
#              2930000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1101 
# 
#              2950000
#  Write Full= 1
# 
#              2950000
#  Write Address = 001
# 
#              2950000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1101 
# 
#              2970000
#  Write Full= 1
# 
#              2970000
#  Write Address = 001
# 
#              2970000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1101 
# 
#              2990000
#  Write Full= 1
# 
#              2990000
#  Write Address = 001
# 
#              2990000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1101 
# 
#              3010000
#  Write Full= 0
# 
#              3010000
#  Write Address = 001
# 
#              3010000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1111 
# 
#              3030000
#  Write Full= 0
# 
#              3030000
#  Write Address = 001
# 
#              3030000
#  wr_gray_next = 0001 (wr_bin_next = 0001), wr_q2_rptr = 1111 
# 
# Time = 3045000: Comparison Passed: wr_data = 41 and rd_data = 41
#              3050000
#  Write Full= 1
# 
#              3050000
#  Write Address = 001
# 
#              3050000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1111 
# 
#              3070000 Data read, Mem[2] = 41 
# 
#              3070000 Data written, Mem[1] = 6a 
# 
#              3070000 Mem[0] = 1d 
#  
#              3070000 Mem[1] = eb 
#  
#              3070000 Mem[2] = 41 
#  
#              3070000 Mem[3] = 40 
#  
#              3070000 Mem[4] = 8a 
#  
#              3070000 Mem[5] = 3 
#  
#              3070000 Mem[6] = fc 
#  
#              3070000 Mem[7] = 5d 
#  
# 
# 
#              3070000
#  Write Full= 1
# 
#              3070000
#  Write Address = 010
# 
#              3070000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1111 
# 
#              3090000
#  Write Full= 1
# 
#              3090000
#  Write Address = 010
# 
#              3090000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1111 
# 
#              3110000
#  Write Full= 1
# 
#              3110000
#  Write Address = 010
# 
#              3110000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1111 
# 
#              3130000
#  Write Full= 1
# 
#              3130000
#  Write Address = 010
# 
#              3130000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1111 
# 
#              3150000
#  Write Full= 0
# 
#              3150000
#  Write Address = 010
# 
#              3150000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1110 
# 
#              3170000
#  Write Full= 0
# 
#              3170000
#  Write Address = 010
# 
#              3170000
#  wr_gray_next = 0011 (wr_bin_next = 0010), wr_q2_rptr = 1110 
# 
# Time = 3185000: Comparison Passed: wr_data = 40 and rd_data = 40
#              3190000
#  Write Full= 1
# 
#              3190000
#  Write Address = 010
# 
#              3190000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1110 
# 
#              3210000 Data read, Mem[3] = 40 
# 
#              3210000 Data written, Mem[2] = 16 
# 
#              3210000 Mem[0] = 1d 
#  
#              3210000 Mem[1] = 6a 
#  
#              3210000 Mem[2] = 41 
#  
#              3210000 Mem[3] = 40 
#  
#              3210000 Mem[4] = 8a 
#  
#              3210000 Mem[5] = 3 
#  
#              3210000 Mem[6] = fc 
#  
#              3210000 Mem[7] = 5d 
#  
# 
# 
#              3210000
#  Write Full= 1
# 
#              3210000
#  Write Address = 011
# 
#              3210000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1110 
# 
#              3230000
#  Write Full= 1
# 
#              3230000
#  Write Address = 011
# 
#              3230000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1110 
# 
#              3250000
#  Write Full= 1
# 
#              3250000
#  Write Address = 011
# 
#              3250000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1110 
# 
#              3270000
#  Write Full= 1
# 
#              3270000
#  Write Address = 011
# 
#              3270000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1110 
# 
#              3290000
#  Write Full= 0
# 
#              3290000
#  Write Address = 011
# 
#              3290000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1010 
# 
#              3310000
#  Write Full= 0
# 
#              3310000
#  Write Address = 011
# 
#              3310000
#  wr_gray_next = 0010 (wr_bin_next = 0011), wr_q2_rptr = 1010 
# 
# Time = 3325000: Comparison Passed: wr_data = 8a and rd_data = 8a
#              3330000
#  Write Full= 1
# 
#              3330000
#  Write Address = 011
# 
#              3330000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1010 
# 
#              3350000 Data read, Mem[4] = 8a 
# 
#              3350000 Data written, Mem[3] = 3f 
# 
#              3350000 Mem[0] = 1d 
#  
#              3350000 Mem[1] = 6a 
#  
#              3350000 Mem[2] = 16 
#  
#              3350000 Mem[3] = 40 
#  
#              3350000 Mem[4] = 8a 
#  
#              3350000 Mem[5] = 3 
#  
#              3350000 Mem[6] = fc 
#  
#              3350000 Mem[7] = 5d 
#  
# 
# 
#              3350000
#  Write Full= 1
# 
#              3350000
#  Write Address = 100
# 
#              3350000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1010 
# 
#              3370000
#  Write Full= 1
# 
#              3370000
#  Write Address = 100
# 
#              3370000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1010 
# 
#              3390000
#  Write Full= 1
# 
#              3390000
#  Write Address = 100
# 
#              3390000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1010 
# 
#              3410000
#  Write Full= 1
# 
#              3410000
#  Write Address = 100
# 
#              3410000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1010 
# 
#              3430000
#  Write Full= 0
# 
#              3430000
#  Write Address = 100
# 
#              3430000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1011 
# 
#              3450000
#  Write Full= 0
# 
#              3450000
#  Write Address = 100
# 
#              3450000
#  wr_gray_next = 0110 (wr_bin_next = 0100), wr_q2_rptr = 1011 
# 
# Time = 3465000: Comparison Passed: wr_data = 03 and rd_data = 03
#              3470000
#  Write Full= 1
# 
#              3470000
#  Write Address = 100
# 
#              3470000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 1011 
# 
#              3490000 Data read, Mem[5] = 3 
# 
#              3490000 Data written, Mem[4] = 23 
# 
#              3490000 Mem[0] = 1d 
#  
#              3490000 Mem[1] = 6a 
#  
#              3490000 Mem[2] = 16 
#  
#              3490000 Mem[3] = 3f 
#  
#              3490000 Mem[4] = 8a 
#  
#              3490000 Mem[5] = 3 
#  
#              3490000 Mem[6] = fc 
#  
#              3490000 Mem[7] = 5d 
#  
# 
# 
#              3490000
#  Write Full= 1
# 
#              3490000
#  Write Address = 101
# 
#              3490000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 1011 
# 
#              3510000
#  Write Full= 1
# 
#              3510000
#  Write Address = 101
# 
#              3510000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 1011 
# 
#              3530000
#  Write Full= 1
# 
#              3530000
#  Write Address = 101
# 
#              3530000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 1011 
# 
#              3550000
#  Write Full= 1
# 
#              3550000
#  Write Address = 101
# 
#              3550000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 1011 
# 
#              3570000
#  Write Full= 0
# 
#              3570000
#  Write Address = 101
# 
#              3570000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 1001 
# 
#              3590000
#  Write Full= 0
# 
#              3590000
#  Write Address = 101
# 
#              3590000
#  wr_gray_next = 0111 (wr_bin_next = 0101), wr_q2_rptr = 1001 
# 
# Time = 3605000: Comparison Passed: wr_data = fc and rd_data = fc
#              3610000
#  Write Full= 1
# 
#              3610000
#  Write Address = 101
# 
#              3610000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 1001 
# 
#              3630000 Data read, Mem[6] = fc 
# 
#              3630000 Data written, Mem[5] = a8 
# 
#              3630000 Mem[0] = 1d 
#  
#              3630000 Mem[1] = 6a 
#  
#              3630000 Mem[2] = 16 
#  
#              3630000 Mem[3] = 3f 
#  
#              3630000 Mem[4] = 23 
#  
#              3630000 Mem[5] = 3 
#  
#              3630000 Mem[6] = fc 
#  
#              3630000 Mem[7] = 5d 
#  
# 
# 
#              3630000
#  Write Full= 1
# 
#              3630000
#  Write Address = 110
# 
#              3630000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 1001 
# 
#              3650000
#  Write Full= 1
# 
#              3650000
#  Write Address = 110
# 
#              3650000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 1001 
# 
#              3670000
#  Write Full= 1
# 
#              3670000
#  Write Address = 110
# 
#              3670000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 1001 
# 
#              3690000
#  Write Full= 1
# 
#              3690000
#  Write Address = 110
# 
#              3690000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 1001 
# 
#              3710000
#  Write Full= 0
# 
#              3710000
#  Write Address = 110
# 
#              3710000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 1000 
# 
#              3730000
#  Write Full= 0
# 
#              3730000
#  Write Address = 110
# 
#              3730000
#  wr_gray_next = 0101 (wr_bin_next = 0110), wr_q2_rptr = 1000 
# 
# Time = 3745000: Comparison Passed: wr_data = 5d and rd_data = 5d
#              3750000
#  Write Full= 1
# 
#              3750000
#  Write Address = 110
# 
#              3750000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 1000 
# 
#              3770000 Data read, Mem[7] = 5d 
# 
#              3770000 Data written, Mem[6] = 90 
# 
#              3770000 Mem[0] = 1d 
#  
#              3770000 Mem[1] = 6a 
#  
#              3770000 Mem[2] = 16 
#  
#              3770000 Mem[3] = 3f 
#  
#              3770000 Mem[4] = 23 
#  
#              3770000 Mem[5] = a8 
#  
#              3770000 Mem[6] = fc 
#  
#              3770000 Mem[7] = 5d 
#  
# 
# 
#              3770000
#  Write Full= 1
# 
#              3770000
#  Write Address = 111
# 
#              3770000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 1000 
# 
#              3790000
#  Write Full= 1
# 
#              3790000
#  Write Address = 111
# 
#              3790000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 1000 
# 
#              3810000
#  Write Full= 1
# 
#              3810000
#  Write Address = 111
# 
#              3810000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 1000 
# 
#              3830000
#  Write Full= 1
# 
#              3830000
#  Write Address = 111
# 
#              3830000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 1000 
# 
#              3850000
#  Write Full= 0
# 
#              3850000
#  Write Address = 111
# 
#              3850000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0000 
# 
#              3870000
#  Write Full= 0
# 
#              3870000
#  Write Address = 111
# 
#              3870000
#  wr_gray_next = 0100 (wr_bin_next = 0111), wr_q2_rptr = 0000 
# 
# Time = 3885000: Comparison Passed: wr_data = 1d and rd_data = 1d
#              3890000
#  Write Full= 1
# 
#              3890000
#  Write Address = 111
# 
#              3890000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              3910000 Data read, Mem[0] = 1d 
# 
#              3910000 Data written, Mem[7] = 25 
# 
#              3910000 Mem[0] = 1d 
#  
#              3910000 Mem[1] = 6a 
#  
#              3910000 Mem[2] = 16 
#  
#              3910000 Mem[3] = 3f 
#  
#              3910000 Mem[4] = 23 
#  
#              3910000 Mem[5] = a8 
#  
#              3910000 Mem[6] = 90 
#  
#              3910000 Mem[7] = 5d 
#  
# 
# 
#              3910000
#  Write Full= 1
# 
#              3910000
#  Write Address = 000
# 
#              3910000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              3930000
#  Write Full= 1
# 
#              3930000
#  Write Address = 000
# 
#              3930000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              3950000
#  Write Full= 1
# 
#              3950000
#  Write Address = 000
# 
#              3950000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              3970000
#  Write Full= 1
# 
#              3970000
#  Write Address = 000
# 
#              3970000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0000 
# 
#              3990000
#  Write Full= 0
# 
#              3990000
#  Write Address = 000
# 
#              3990000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0001 
# 
#              4010000
#  Write Full= 0
# 
#              4010000
#  Write Address = 000
# 
#              4010000
#  wr_gray_next = 1100 (wr_bin_next = 1000), wr_q2_rptr = 0001 
# 
# Time = 4025000: Comparison Passed: wr_data = 6a and rd_data = 6a
#              4030000
#  Write Full= 1
# 
#              4030000
#  Write Address = 000
# 
#              4030000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0001 
# 
#              4050000 Data read, Mem[1] = 6a 
# 
#              4050000 Data written, Mem[0] = 82 
# 
#              4050000 Mem[0] = 1d 
#  
#              4050000 Mem[1] = 6a 
#  
#              4050000 Mem[2] = 16 
#  
#              4050000 Mem[3] = 3f 
#  
#              4050000 Mem[4] = 23 
#  
#              4050000 Mem[5] = a8 
#  
#              4050000 Mem[6] = 90 
#  
#              4050000 Mem[7] = 25 
#  
# 
# 
#              4050000
#  Write Full= 1
# 
#              4050000
#  Write Address = 001
# 
#              4050000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0001 
# 
#              4070000
#  Write Full= 1
# 
#              4070000
#  Write Address = 001
# 
#              4070000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0001 
# 
#              4090000
#  Write Full= 1
# 
#              4090000
#  Write Address = 001
# 
#              4090000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0001 
# 
#              4110000
#  Write Full= 1
# 
#              4110000
#  Write Address = 001
# 
#              4110000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0001 
# 
#              4130000
#  Write Full= 0
# 
#              4130000
#  Write Address = 001
# 
#              4130000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0011 
# 
#              4150000
#  Write Full= 0
# 
#              4150000
#  Write Address = 001
# 
#              4150000
#  wr_gray_next = 1101 (wr_bin_next = 1001), wr_q2_rptr = 0011 
# 
# Time = 4165000: Comparison Passed: wr_data = 16 and rd_data = 16
#              4170000
#  Write Full= 1
# 
#              4170000
#  Write Address = 001
# 
#              4170000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0011 
# 
#              4190000 Data read, Mem[2] = 16 
# 
#              4190000 Data written, Mem[1] = 5b 
# 
#              4190000 Mem[0] = 82 
#  
#              4190000 Mem[1] = 6a 
#  
#              4190000 Mem[2] = 16 
#  
#              4190000 Mem[3] = 3f 
#  
#              4190000 Mem[4] = 23 
#  
#              4190000 Mem[5] = a8 
#  
#              4190000 Mem[6] = 90 
#  
#              4190000 Mem[7] = 25 
#  
# 
# 
#              4190000
#  Write Full= 1
# 
#              4190000
#  Write Address = 010
# 
#              4190000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0011 
# 
#              4210000
#  Write Full= 1
# 
#              4210000
#  Write Address = 010
# 
#              4210000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0011 
# 
#              4230000
#  Write Full= 1
# 
#              4230000
#  Write Address = 010
# 
#              4230000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0011 
# 
#              4250000
#  Write Full= 1
# 
#              4250000
#  Write Address = 010
# 
#              4250000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0011 
# 
#              4270000
#  Write Full= 0
# 
#              4270000
#  Write Address = 010
# 
#              4270000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0010 
# 
#              4290000
#  Write Full= 0
# 
#              4290000
#  Write Address = 010
# 
#              4290000
#  wr_gray_next = 1111 (wr_bin_next = 1010), wr_q2_rptr = 0010 
# 
# Time = 4305000: Comparison Passed: wr_data = 3f and rd_data = 3f
#              4310000
#  Write Full= 1
# 
#              4310000
#  Write Address = 010
# 
#              4310000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0010 
# 
#              4330000 Data read, Mem[3] = 3f 
# 
#              4330000 Data written, Mem[2] = f2 
# 
#              4330000 Mem[0] = 82 
#  
#              4330000 Mem[1] = 5b 
#  
#              4330000 Mem[2] = 16 
#  
#              4330000 Mem[3] = 3f 
#  
#              4330000 Mem[4] = 23 
#  
#              4330000 Mem[5] = a8 
#  
#              4330000 Mem[6] = 90 
#  
#              4330000 Mem[7] = 25 
#  
# 
# 
#              4330000
#  Write Full= 1
# 
#              4330000
#  Write Address = 011
# 
#              4330000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0010 
# 
#              4350000
#  Write Full= 1
# 
#              4350000
#  Write Address = 011
# 
#              4350000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0010 
# 
#              4370000
#  Write Full= 1
# 
#              4370000
#  Write Address = 011
# 
#              4370000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0010 
# 
#              4390000
#  Write Full= 1
# 
#              4390000
#  Write Address = 011
# 
#              4390000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0010 
# 
#              4410000
#  Write Full= 0
# 
#              4410000
#  Write Address = 011
# 
#              4410000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0110 
# 
#              4430000
#  Write Full= 0
# 
#              4430000
#  Write Address = 011
# 
#              4430000
#  wr_gray_next = 1110 (wr_bin_next = 1011), wr_q2_rptr = 0110 
# 
# Time = 4445000: Comparison Passed: wr_data = 23 and rd_data = 23
#              4450000
#  Write Full= 1
# 
#              4450000
#  Write Address = 011
# 
#              4450000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0110 
# 
#              4470000 Data read, Mem[4] = 23 
# 
#              4470000 Data written, Mem[3] = 31 
# 
#              4470000 Mem[0] = 82 
#  
#              4470000 Mem[1] = 5b 
#  
#              4470000 Mem[2] = f2 
#  
#              4470000 Mem[3] = 3f 
#  
#              4470000 Mem[4] = 23 
#  
#              4470000 Mem[5] = a8 
#  
#              4470000 Mem[6] = 90 
#  
#              4470000 Mem[7] = 25 
#  
# 
# 
#              4470000
#  Write Full= 1
# 
#              4470000
#  Write Address = 100
# 
#              4470000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0110 
# 
#              4490000
#  Write Full= 1
# 
#              4490000
#  Write Address = 100
# 
#              4490000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0110 
# 
#              4510000
#  Write Full= 1
# 
#              4510000
#  Write Address = 100
# 
#              4510000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0110 
# 
#              4530000
#  Write Full= 1
# 
#              4530000
#  Write Address = 100
# 
#              4530000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0110 
# 
#              4550000
#  Write Full= 0
# 
#              4550000
#  Write Address = 100
# 
#              4550000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0111 
# 
#              4570000
#  Write Full= 0
# 
#              4570000
#  Write Address = 100
# 
#              4570000
#  wr_gray_next = 1010 (wr_bin_next = 1100), wr_q2_rptr = 0111 
# 
# Time = 4585000: Comparison Passed: wr_data = a8 and rd_data = a8
#              4590000
#  Write Full= 1
# 
#              4590000
#  Write Address = 100
# 
#              4590000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0111 
# 
#              4610000 Data read, Mem[5] = a8 
# 
#              4610000 Data written, Mem[4] = cd 
# 
#              4610000 Mem[0] = 82 
#  
#              4610000 Mem[1] = 5b 
#  
#              4610000 Mem[2] = f2 
#  
#              4610000 Mem[3] = 31 
#  
#              4610000 Mem[4] = 23 
#  
#              4610000 Mem[5] = a8 
#  
#              4610000 Mem[6] = 90 
#  
#              4610000 Mem[7] = 25 
#  
# 
# 
#              4610000
#  Write Full= 1
# 
#              4610000
#  Write Address = 101
# 
#              4610000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0111 
# 
#              4630000
#  Write Full= 1
# 
#              4630000
#  Write Address = 101
# 
#              4630000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0111 
# 
#              4650000
#  Write Full= 1
# 
#              4650000
#  Write Address = 101
# 
#              4650000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0111 
# 
#              4670000
#  Write Full= 1
# 
#              4670000
#  Write Address = 101
# 
#              4670000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0111 
# 
#              4690000
#  Write Full= 0
# 
#              4690000
#  Write Address = 101
# 
#              4690000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0101 
# 
#              4710000
#  Write Full= 0
# 
#              4710000
#  Write Address = 101
# 
#              4710000
#  wr_gray_next = 1011 (wr_bin_next = 1101), wr_q2_rptr = 0101 
# 
# Time = 4725000: Comparison Passed: wr_data = 90 and rd_data = 90
#              4730000
#  Write Full= 1
# 
#              4730000
#  Write Address = 101
# 
#              4730000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0101 
# 
#              4750000 Data read, Mem[6] = 90 
# 
#              4750000 Data written, Mem[5] = 64 
# 
#              4750000 Mem[0] = 82 
#  
#              4750000 Mem[1] = 5b 
#  
#              4750000 Mem[2] = f2 
#  
#              4750000 Mem[3] = 31 
#  
#              4750000 Mem[4] = cd 
#  
#              4750000 Mem[5] = a8 
#  
#              4750000 Mem[6] = 90 
#  
#              4750000 Mem[7] = 25 
#  
# 
# 
#              4750000
#  Write Full= 1
# 
#              4750000
#  Write Address = 110
# 
#              4750000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0101 
# 
#              4770000
#  Write Full= 1
# 
#              4770000
#  Write Address = 110
# 
#              4770000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0101 
# 
#              4790000
#  Write Full= 1
# 
#              4790000
#  Write Address = 110
# 
#              4790000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0101 
# 
#              4810000
#  Write Full= 1
# 
#              4810000
#  Write Address = 110
# 
#              4810000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0101 
# 
#              4830000
#  Write Full= 0
# 
#              4830000
#  Write Address = 110
# 
#              4830000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0100 
# 
#              4850000
#  Write Full= 0
# 
#              4850000
#  Write Address = 110
# 
#              4850000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0100 
# 
# Time = 4865000: Comparison Passed: wr_data = 25 and rd_data = 25
#              4870000
#  Write Full= 0
# 
#              4870000
#  Write Address = 110
# 
#              4870000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0100 
# 
#              4890000
#  Write Full= 0
# 
#              4890000
#  Write Address = 110
# 
#              4890000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0100 
# 
#              4910000
#  Write Full= 0
# 
#              4910000
#  Write Address = 110
# 
#              4910000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0100 
# 
#              4930000
#  Write Full= 0
# 
#              4930000
#  Write Address = 110
# 
#              4930000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0100 
# 
#              4950000
#  Write Full= 0
# 
#              4950000
#  Write Address = 110
# 
#              4950000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 0100 
# 
#              4970000
#  Write Full= 0
# 
#              4970000
#  Write Address = 110
# 
#              4970000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1100 
# 
#              4990000
#  Write Full= 0
# 
#              4990000
#  Write Address = 110
# 
#              4990000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1100 
# 
# Time = 5005000: Comparison Passed: wr_data = 82 and rd_data = 82
#              5010000
#  Write Full= 0
# 
#              5010000
#  Write Address = 110
# 
#              5010000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1100 
# 
#              5030000
#  Write Full= 0
# 
#              5030000
#  Write Address = 110
# 
#              5030000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1100 
# 
#              5050000
#  Write Full= 0
# 
#              5050000
#  Write Address = 110
# 
#              5050000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1100 
# 
#              5070000
#  Write Full= 0
# 
#              5070000
#  Write Address = 110
# 
#              5070000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1100 
# 
#              5090000
#  Write Full= 0
# 
#              5090000
#  Write Address = 110
# 
#              5090000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1100 
# 
#              5110000
#  Write Full= 0
# 
#              5110000
#  Write Address = 110
# 
#              5110000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1101 
# 
#              5130000
#  Write Full= 0
# 
#              5130000
#  Write Address = 110
# 
#              5130000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1101 
# 
# Time = 5145000: Comparison Passed: wr_data = 5b and rd_data = 5b
#              5150000
#  Write Full= 0
# 
#              5150000
#  Write Address = 110
# 
#              5150000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1101 
# 
#              5170000
#  Write Full= 0
# 
#              5170000
#  Write Address = 110
# 
#              5170000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1101 
# 
#              5190000
#  Write Full= 0
# 
#              5190000
#  Write Address = 110
# 
#              5190000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1101 
# 
#              5210000
#  Write Full= 0
# 
#              5210000
#  Write Address = 110
# 
#              5210000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1101 
# 
#              5230000
#  Write Full= 0
# 
#              5230000
#  Write Address = 110
# 
#              5230000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1101 
# 
#              5250000
#  Write Full= 0
# 
#              5250000
#  Write Address = 110
# 
#              5250000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
#              5270000
#  Write Full= 0
# 
#              5270000
#  Write Address = 110
# 
#              5270000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
# Time = 5285000: Comparison Passed: wr_data = f2 and rd_data = f2
#              5290000
#  Write Full= 0
# 
#              5290000
#  Write Address = 110
# 
#              5290000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
#              5310000
#  Write Full= 0
# 
#              5310000
#  Write Address = 110
# 
#              5310000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
#              5330000
#  Write Full= 0
# 
#              5330000
#  Write Address = 110
# 
#              5330000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
#              5350000
#  Write Full= 0
# 
#              5350000
#  Write Address = 110
# 
#              5350000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
#              5370000
#  Write Full= 0
# 
#              5370000
#  Write Address = 110
# 
#              5370000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1111 
# 
#              5390000
#  Write Full= 0
# 
#              5390000
#  Write Address = 110
# 
#              5390000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1110 
# 
#              5410000
#  Write Full= 0
# 
#              5410000
#  Write Address = 110
# 
#              5410000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1110 
# 
# Time = 5425000: Comparison Passed: wr_data = 31 and rd_data = 31
#              5430000
#  Write Full= 0
# 
#              5430000
#  Write Address = 110
# 
#              5430000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1110 
# 
#              5450000
#  Write Full= 0
# 
#              5450000
#  Write Address = 110
# 
#              5450000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1110 
# 
#              5470000
#  Write Full= 0
# 
#              5470000
#  Write Address = 110
# 
#              5470000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1110 
# 
#              5490000
#  Write Full= 0
# 
#              5490000
#  Write Address = 110
# 
#              5490000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1110 
# 
#              5510000
#  Write Full= 0
# 
#              5510000
#  Write Address = 110
# 
#              5510000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1110 
# 
#              5530000
#  Write Full= 0
# 
#              5530000
#  Write Address = 110
# 
#              5530000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1010 
# 
#              5550000
#  Write Full= 0
# 
#              5550000
#  Write Address = 110
# 
#              5550000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1010 
# 
# Time = 5565000: Comparison Passed: wr_data = cd and rd_data = cd
#              5570000
#  Write Full= 0
# 
#              5570000
#  Write Address = 110
# 
#              5570000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1010 
# 
#              5590000
#  Write Full= 0
# 
#              5590000
#  Write Address = 110
# 
#              5590000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1010 
# 
#              5610000
#  Write Full= 0
# 
#              5610000
#  Write Address = 110
# 
#              5610000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1010 
# 
#              5630000
#  Write Full= 0
# 
#              5630000
#  Write Address = 110
# 
#              5630000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1010 
# 
#              5650000
#  Write Full= 0
# 
#              5650000
#  Write Address = 110
# 
#              5650000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1010 
# 
#              5670000
#  Write Full= 0
# 
#              5670000
#  Write Address = 110
# 
#              5670000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1011 
# 
#              5690000
#  Write Full= 0
# 
#              5690000
#  Write Address = 110
# 
#              5690000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1011 
# 
# Time = 5705000: Comparison Passed: wr_data = 64 and rd_data = 64
#              5710000
#  Write Full= 0
# 
#              5710000
#  Write Address = 110
# 
#              5710000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1011 
# 
#              5730000
#  Write Full= 0
# 
#              5730000
#  Write Address = 110
# 
#              5730000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1011 
# 
#              5750000
#  Write Full= 0
# 
#              5750000
#  Write Address = 110
# 
#              5750000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1011 
# 
#              5770000
#  Write Full= 0
# 
#              5770000
#  Write Address = 110
# 
#              5770000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1011 
# 
#              5790000
#  Write Full= 0
# 
#              5790000
#  Write Address = 110
# 
#              5790000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1011 
# 
#              5810000
#  Write Full= 0
# 
#              5810000
#  Write Address = 110
# 
#              5810000
#  wr_gray_next = 1001 (wr_bin_next = 1110), wr_q2_rptr = 1001 
# 
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb_comp.sv(77)
#    Time: 5825 ns  Iteration: 0  Instance: /async_fifo_TB
# 1
# Break in Module async_fifo_TB at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb_comp.sv line 77
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# Compile of FIFO_tb_comp.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.async_fifo_TB(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
# Time = 1645000: Comparison Passed: wr_data = 72 and rd_data = 72
# Time = 1785000: Comparison Passed: wr_data = b2 and rd_data = b2
# Time = 1925000: Comparison Passed: wr_data = 10 and rd_data = 10
# Time = 2065000: Comparison Passed: wr_data = 30 and rd_data = 30
# Time = 2205000: Comparison Passed: wr_data = b5 and rd_data = b5
# Time = 2345000: Comparison Passed: wr_data = b6 and rd_data = b6
# Time = 2485000: Comparison Passed: wr_data = 14 and rd_data = 14
# Time = 2625000: Comparison Passed: wr_data = df and rd_data = df
# Time = 2765000: Comparison Passed: wr_data = bb and rd_data = bb
# Time = 2905000: Comparison Passed: wr_data = eb and rd_data = eb
# Time = 3045000: Comparison Passed: wr_data = 41 and rd_data = 41
# Time = 3185000: Comparison Passed: wr_data = 40 and rd_data = 40
# Time = 3325000: Comparison Passed: wr_data = 8a and rd_data = 8a
# Time = 3465000: Comparison Passed: wr_data = 03 and rd_data = 03
# Time = 3605000: Comparison Passed: wr_data = fc and rd_data = fc
# Time = 3745000: Comparison Passed: wr_data = 5d and rd_data = 5d
# Time = 3885000: Comparison Passed: wr_data = 1d and rd_data = 1d
# Time = 4025000: Comparison Passed: wr_data = 6a and rd_data = 6a
# Time = 4165000: Comparison Passed: wr_data = 16 and rd_data = 16
# Time = 4305000: Comparison Passed: wr_data = 3f and rd_data = 3f
# Time = 4445000: Comparison Passed: wr_data = 23 and rd_data = 23
# Time = 4585000: Comparison Passed: wr_data = a8 and rd_data = a8
# Time = 4725000: Comparison Passed: wr_data = 90 and rd_data = 90
# Time = 4865000: Comparison Passed: wr_data = 25 and rd_data = 25
# Time = 5005000: Comparison Passed: wr_data = 82 and rd_data = 82
# Time = 5145000: Comparison Passed: wr_data = 5b and rd_data = 5b
# Time = 5285000: Comparison Passed: wr_data = f2 and rd_data = f2
# Time = 5425000: Comparison Passed: wr_data = 31 and rd_data = 31
# Time = 5565000: Comparison Passed: wr_data = cd and rd_data = cd
# Time = 5705000: Comparison Passed: wr_data = 64 and rd_data = 64
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb_comp.sv(77)
#    Time: 5825 ns  Iteration: 0  Instance: /async_fifo_TB
# 1
# Break in Module async_fifo_TB at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb_comp.sv line 77
# Compile of FIFO.sv failed with 1 errors.
# Compile of FIFO.sv was successful.
# Compile of FIFO_2FF_Sync.sv was successful.
# Compile of fifo_memory.sv was successful.
# Compile of FIFO_rd_empty.sv was successful.
# Compile of FIFO_tb.sv was successful.
# Compile of wr_full.sv was successful.
# Compile of FIFO_tb_comp.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.async_fifo_TB(fast)
# Loading work.FIFO(fast)
# Loading work.fifo_memory(fast)
# Loading work.rd_empty(fast)
# Loading work.wr_full(fast)
# Loading work.ff_sync(fast)
run -all
# Time = 1645000: Comparison Passed: wr_data = 72 and rd_data = 72
# Time = 1785000: Comparison Passed: wr_data = b2 and rd_data = b2
# Time = 1925000: Comparison Passed: wr_data = 10 and rd_data = 10
# Time = 2065000: Comparison Passed: wr_data = 30 and rd_data = 30
# Time = 2205000: Comparison Passed: wr_data = b5 and rd_data = b5
# Time = 2345000: Comparison Passed: wr_data = b6 and rd_data = b6
# Time = 2485000: Comparison Passed: wr_data = 14 and rd_data = 14
# Time = 2625000: Comparison Passed: wr_data = df and rd_data = df
# Time = 2765000: Comparison Passed: wr_data = bb and rd_data = bb
# Time = 2905000: Comparison Passed: wr_data = eb and rd_data = eb
# Time = 3045000: Comparison Passed: wr_data = 41 and rd_data = 41
# Time = 3185000: Comparison Passed: wr_data = 40 and rd_data = 40
# Time = 3325000: Comparison Passed: wr_data = 8a and rd_data = 8a
# Time = 3465000: Comparison Passed: wr_data = 03 and rd_data = 03
# Time = 3605000: Comparison Passed: wr_data = fc and rd_data = fc
# Time = 3745000: Comparison Passed: wr_data = 5d and rd_data = 5d
# Time = 3885000: Comparison Passed: wr_data = 1d and rd_data = 1d
# Time = 4025000: Comparison Passed: wr_data = 6a and rd_data = 6a
# Time = 4165000: Comparison Passed: wr_data = 16 and rd_data = 16
# Time = 4305000: Comparison Passed: wr_data = 3f and rd_data = 3f
# Time = 4445000: Comparison Passed: wr_data = 23 and rd_data = 23
# Time = 4585000: Comparison Passed: wr_data = a8 and rd_data = a8
# Time = 4725000: Comparison Passed: wr_data = 90 and rd_data = 90
# Time = 4865000: Comparison Passed: wr_data = 25 and rd_data = 25
# Time = 5005000: Comparison Passed: wr_data = 82 and rd_data = 82
# Time = 5145000: Comparison Passed: wr_data = 5b and rd_data = 5b
# Time = 5285000: Comparison Passed: wr_data = f2 and rd_data = f2
# Time = 5425000: Comparison Passed: wr_data = 31 and rd_data = 31
# Time = 5565000: Comparison Passed: wr_data = cd and rd_data = cd
# Time = 5705000: Comparison Passed: wr_data = 64 and rd_data = 64
# ** Note: $finish    : /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb_comp.sv(77)
#    Time: 5825 ns  Iteration: 0  Instance: /async_fifo_TB
# 1
# Break in Module async_fifo_TB at /u/satyajit/ECE571-F24/Asyc_FIFO/dut/FIFO_tb_comp.sv line 77
