#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xf0d4a0 .scope module, "testbench" "testbench" 2 1;
 .timescale -9 -12;
v0xf4d470_0 .net "ack_command_complete", 0 0, v0xf4c830_0;  1 drivers
v0xf4d530_0 .net "ack_response", 0 0, v0xf4c920_0;  1 drivers
v0xf4d5f0_0 .net "clock", 0 0, v0xf4ca10_0;  1 drivers
v0xf4d690_0 .net "cmd_argument", 31 0, v0xf4cb00_0;  1 drivers
v0xf4d730_0 .net "cmd_index", 5 0, v0xf4cbf0_0;  1 drivers
v0xf4d7d0_0 .net "cmd_pin_in", 0 0, v0xf4cd30_0;  1 drivers
v0xf4d900_0 .net "cmd_pin_out", 0 0, v0xf47b70_0;  1 drivers
v0xf4d9a0_0 .net "command_complete", 0 0, v0xf4a4b0_0;  1 drivers
v0xf4da40_0 .net "enable_command_complete", 0 0, v0xf4a570_0;  1 drivers
v0xf4db70_0 .net "enable_response", 0 0, v0xf4a630_0;  1 drivers
v0xf4dc60_0 .net "new_command", 0 0, v0xf4cdd0_0;  1 drivers
v0xf4dd00_0 .net "no_response", 0 0, v0xf4cec0_0;  1 drivers
v0xf4dda0_0 .net "reset", 0 0, v0xf4cfb0_0;  1 drivers
v0xf4de40_0 .net "response", 127 0, v0xf4aa70_0;  1 drivers
v0xf4df50_0 .net "sd_clock", 0 0, v0xf4d170_0;  1 drivers
v0xf4dff0_0 .net "timeout_enable", 0 0, v0xf4d210_0;  1 drivers
S_0xf0d620 .scope module, "CMD1" "CMD" 2 30, 3 4 0, S_0xf0d4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "new_command"
    .port_info 1 /INPUT 32 "cmd_argument"
    .port_info 2 /INPUT 6 "cmd_index"
    .port_info 3 /INPUT 1 "timeout_enable"
    .port_info 4 /OUTPUT 1 "command_complete"
    .port_info 5 /INPUT 1 "cmd_pin_in"
    .port_info 6 /OUTPUT 1 "cmd_pin_out"
    .port_info 7 /INPUT 1 "sd_clock"
    .port_info 8 /INPUT 1 "clock"
    .port_info 9 /INPUT 1 "reset"
    .port_info 10 /OUTPUT 128 "response"
    .port_info 11 /INPUT 1 "no_response"
    .port_info 12 /OUTPUT 1 "enable_response"
    .port_info 13 /INPUT 1 "ack_response"
    .port_info 14 /OUTPUT 1 "enable_command_complete"
    .port_info 15 /INPUT 1 "ack_command_complete"
v0xf49890_0 .net "ack_command_complete", 0 0, v0xf4c830_0;  alias, 1 drivers
v0xf4b3a0_0 .net "ack_out_cf", 0 0, v0xf45f20_0;  1 drivers
v0xf4b440_0 .net "ack_out_ci", 0 0, v0xf49e10_0;  1 drivers
v0xf4b4e0_0 .net "ack_response", 0 0, v0xf4c920_0;  alias, 1 drivers
v0xf4b580_0 .net "clock", 0 0, v0xf4ca10_0;  alias, 1 drivers
v0xf4b670_0 .net "cmd_argument", 31 0, v0xf4cb00_0;  alias, 1 drivers
v0xf4b710_0 .net "cmd_index", 5 0, v0xf4cbf0_0;  alias, 1 drivers
v0xf4b7b0_0 .net "cmd_out_ci", 39 0, v0xf4a360_0;  1 drivers
v0xf4b850_0 .net "cmd_pin_in", 0 0, v0xf4cd30_0;  alias, 1 drivers
v0xf4b980_0 .net "cmd_pin_out", 0 0, v0xf47b70_0;  alias, 1 drivers
v0xf4ba70_0 .net "command_complete", 0 0, v0xf4a4b0_0;  alias, 1 drivers
v0xf4bb10_0 .net "enable_command_complete", 0 0, v0xf4a570_0;  alias, 1 drivers
v0xf4bbb0_0 .net "enable_response", 0 0, v0xf4a630_0;  alias, 1 drivers
v0xf4bc50_0 .net "idle_out_ci", 0 0, v0xf4a6f0_0;  1 drivers
v0xf4bcf0_0 .net "new_command", 0 0, v0xf4cdd0_0;  alias, 1 drivers
v0xf4bd90_0 .net "no_response", 0 0, v0xf4cec0_0;  alias, 1 drivers
v0xf4be30_0 .net "reset", 0 0, v0xf4cfb0_0;  alias, 1 drivers
v0xf4bfe0_0 .net "response", 127 0, v0xf4aa70_0;  alias, 1 drivers
v0xf4c080_0 .net "response_out_cf", 127 0, v0xf46ea0_0;  1 drivers
v0xf4c120_0 .net "sd_clock", 0 0, v0xf4d170_0;  alias, 1 drivers
v0xf4c1c0_0 .net "strobe_out_cf", 0 0, v0xf471d0_0;  1 drivers
v0xf4c260_0 .net "strobe_out_ci", 0 0, v0xf4adb0_0;  1 drivers
v0xf4c300_0 .net "time_out_cf", 0 0, v0xf45fe0_0;  1 drivers
v0xf4c3a0_0 .net "timeout_enable", 0 0, v0xf4d210_0;  alias, 1 drivers
S_0xefd190 .scope module, "control_f1" "capa_fisica" 3 80, 4 6 0, S_0xf0d620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "strobe_in"
    .port_info 1 /INPUT 1 "ack_in"
    .port_info 2 /INPUT 1 "idle_in"
    .port_info 3 /INPUT 40 "cmd_to_send"
    .port_info 4 /OUTPUT 1 "ack_out"
    .port_info 5 /OUTPUT 1 "strobe_out"
    .port_info 6 /INPUT 1 "no_response"
    .port_info 7 /OUTPUT 128 "response"
    .port_info 8 /OUTPUT 1 "command_timeout"
    .port_info 9 /INPUT 1 "reset"
    .port_info 10 /INPUT 1 "sd_clock"
    .port_info 11 /INPUT 1 "cmd_pin_in"
    .port_info 12 /OUTPUT 1 "cmd_pin_out"
v0xf47e60_0 .net "ack_in", 0 0, v0xf49e10_0;  alias, 1 drivers
v0xf47f50_0 .net "ack_out", 0 0, v0xf45f20_0;  alias, 1 drivers
v0xf48020_0 .net "cmd_pin_in", 0 0, v0xf4cd30_0;  alias, 1 drivers
v0xf48120_0 .net "cmd_pin_out", 0 0, v0xf47b70_0;  alias, 1 drivers
v0xf481f0_0 .net "cmd_to_send", 39 0, v0xf4a360_0;  alias, 1 drivers
v0xf48290_0 .net "command_timeout", 0 0, v0xf45fe0_0;  alias, 1 drivers
v0xf48360_0 .net "data_in", 0 0, v0xf44870_0;  1 drivers
v0xf48450_0 .net "data_out", 0 0, v0xf47900_0;  1 drivers
v0xf48540_0 .net "enable_pts_wrapper", 0 0, v0xf46160_0;  1 drivers
v0xf48670_0 .net "enable_stp_wrapper", 0 0, v0xf46250_0;  1 drivers
v0xf48760_0 .net "idle_in", 0 0, v0xf4a6f0_0;  alias, 1 drivers
v0xf48800_0 .net "load_send", 0 0, v0xf46460_0;  1 drivers
v0xf488f0_0 .net "no_response", 0 0, v0xf4cec0_0;  alias, 1 drivers
v0xf48990_0 .net "pad_enable", 0 0, v0xf46740_0;  1 drivers
v0xf48a80_0 .net "pad_response", 127 0, v0xf44fa0_0;  1 drivers
v0xf48b70_0 .net "pad_state", 0 0, v0xf468f0_0;  1 drivers
v0xf48c60_0 .net "reception_complete", 0 0, v0xf44d30_0;  1 drivers
v0xf48e10_0 .net "reset", 0 0, v0xf4cfb0_0;  alias, 1 drivers
v0xf48eb0_0 .net "reset_wrapper", 0 0, v0xf46d60_0;  1 drivers
v0xf48f50_0 .net "response", 127 0, v0xf46ea0_0;  alias, 1 drivers
v0xf48ff0_0 .net "sd_clock", 0 0, v0xf4d170_0;  alias, 1 drivers
v0xf49120_0 .net "strobe_in", 0 0, v0xf4adb0_0;  alias, 1 drivers
v0xf491c0_0 .net "strobe_out", 0 0, v0xf471d0_0;  alias, 1 drivers
v0xf49260_0 .net "transmission_complete", 0 0, v0xf24f00_0;  1 drivers
S_0xed89b0 .scope module, "PTS1" "wrapper_paralelo_serial" 4 77, 5 1 0, S_0xefd190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "enable"
    .port_info 1 /INPUT 40 "parallel"
    .port_info 2 /OUTPUT 1 "serial"
    .port_info 3 /OUTPUT 1 "complete"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 1 "sd_clock"
    .port_info 6 /INPUT 1 "load_send"
P_0xed8b80 .param/l "n" 0 5 24, +C4<00000000000000000000000000101000>;
v0xf24f00_0 .var "complete", 0 0;
v0xf44120_0 .var/i "count", 31 0;
v0xf44200_0 .net "enable", 0 0, v0xf46160_0;  alias, 1 drivers
v0xf442d0_0 .net "load_send", 0 0, v0xf46460_0;  alias, 1 drivers
v0xf44390_0 .var "next_complete", 0 0;
v0xf444a0_0 .net "parallel", 39 0, v0xf4a360_0;  alias, 1 drivers
v0xf44580_0 .var "parallel_cargado", 39 0;
v0xf44660_0 .net "reset", 0 0, v0xf46d60_0;  alias, 1 drivers
v0xf44720_0 .net "sd_clock", 0 0, v0xf4d170_0;  alias, 1 drivers
v0xf44870_0 .var "serial", 0 0;
E_0xf24ce0 .event negedge, v0xf44720_0;
E_0xef5f00 .event posedge, v0xf44720_0;
S_0xf44a50 .scope module, "STP1" "wrapper_serial_paralelo" 4 86, 6 1 0, S_0xefd190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 128 "parallel"
    .port_info 1 /INPUT 1 "serial"
    .port_info 2 /INPUT 1 "sd_clock"
    .port_info 3 /INPUT 1 "enable"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /OUTPUT 1 "complete"
P_0xf44bf0 .param/l "n" 0 6 23, +C4<00000000000000000000000010000000>;
v0xf44d30_0 .var "complete", 0 0;
v0xf44df0_0 .var/i "count", 31 0;
v0xf44ed0_0 .net "enable", 0 0, v0xf46250_0;  alias, 1 drivers
v0xf44fa0_0 .var "parallel", 127 0;
v0xf45080_0 .net "reset", 0 0, v0xf46d60_0;  alias, 1 drivers
v0xf45170_0 .net "sd_clock", 0 0, v0xf4d170_0;  alias, 1 drivers
v0xf45240_0 .net "serial", 0 0, v0xf47900_0;  alias, 1 drivers
S_0xf453c0 .scope module, "control1" "control_capa_fisica" 4 56, 7 2 0, S_0xefd190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "strobe_in"
    .port_info 1 /INPUT 1 "ack_in"
    .port_info 2 /INPUT 1 "idle_in"
    .port_info 3 /INPUT 1 "no_response"
    .port_info 4 /INPUT 128 "pad_response"
    .port_info 5 /INPUT 1 "reception_complete"
    .port_info 6 /INPUT 1 "transmission_complete"
    .port_info 7 /OUTPUT 1 "ack_out"
    .port_info 8 /OUTPUT 1 "strobe_out"
    .port_info 9 /OUTPUT 128 "response"
    .port_info 10 /OUTPUT 1 "command_timeout"
    .port_info 11 /OUTPUT 1 "load_send"
    .port_info 12 /OUTPUT 1 "enable_pts_wrapper"
    .port_info 13 /OUTPUT 1 "enable_stp_wrapper"
    .port_info 14 /OUTPUT 1 "pad_state"
    .port_info 15 /OUTPUT 1 "pad_enable"
    .port_info 16 /INPUT 1 "reset"
    .port_info 17 /INPUT 1 "sd_clock"
    .port_info 18 /OUTPUT 1 "reset_wrapper"
P_0xf455c0 .param/l "idle" 0 7 62, C4<00000010>;
P_0xf45600 .param/l "load_command" 0 7 63, C4<00000100>;
P_0xf45640 .param/l "reset_state" 0 7 61, C4<00000001>;
P_0xf45680 .param/l "send_ack" 0 7 68, C4<10000000>;
P_0xf456c0 .param/l "send_command" 0 7 64, C4<00001000>;
P_0xf45700 .param/l "send_response" 0 7 66, C4<00100000>;
P_0xf45740 .param/l "wait_ack" 0 7 67, C4<01000000>;
P_0xf45780 .param/l "wait_response" 0 7 65, C4<00010000>;
v0xf45e40_0 .net "ack_in", 0 0, v0xf49e10_0;  alias, 1 drivers
v0xf45f20_0 .var "ack_out", 0 0;
v0xf45fe0_0 .var "command_timeout", 0 0;
v0xf46080_0 .var/i "count", 31 0;
v0xf46160_0 .var "enable_pts_wrapper", 0 0;
v0xf46250_0 .var "enable_stp_wrapper", 0 0;
v0xf46320_0 .var "enable_stp_wrapper_2", 0 0;
v0xf463c0_0 .net "idle_in", 0 0, v0xf4a6f0_0;  alias, 1 drivers
v0xf46460_0 .var "load_send", 0 0;
v0xf465c0_0 .var "next_state", 7 0;
o0x7fbbf656b6a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xf46680_0 .net "no_response", 0 0, o0x7fbbf656b6a8;  0 drivers
v0xf46740_0 .var "pad_enable", 0 0;
v0xf46800_0 .net "pad_response", 127 0, v0xf44fa0_0;  alias, 1 drivers
v0xf468f0_0 .var "pad_state", 0 0;
v0xf46990_0 .var "problem", 0 0;
v0xf46a50_0 .var "prueba", 0 0;
v0xf46b10_0 .net "reception_complete", 0 0, v0xf44d30_0;  alias, 1 drivers
v0xf46cc0_0 .net "reset", 0 0, v0xf4cfb0_0;  alias, 1 drivers
v0xf46d60_0 .var "reset_wrapper", 0 0;
v0xf46e00_0 .var "reset_wrapper_2", 0 0;
v0xf46ea0_0 .var "response", 127 0;
v0xf46f40_0 .net "sd_clock", 0 0, v0xf4d170_0;  alias, 1 drivers
v0xf47030_0 .var "state", 7 0;
v0xf47110_0 .net "strobe_in", 0 0, v0xf4adb0_0;  alias, 1 drivers
v0xf471d0_0 .var "strobe_out", 0 0;
v0xf47290_0 .net "transmission_complete", 0 0, v0xf24f00_0;  alias, 1 drivers
E_0xedd480/0 .event edge, v0xf47030_0, v0xf463c0_0, v0xf47110_0, v0xf24f00_0;
E_0xedd480/1 .event edge, v0xf46990_0, v0xf44d30_0, v0xf46680_0, v0xf44fa0_0;
E_0xedd480/2 .event edge, v0xf45e40_0;
E_0xedd480 .event/or E_0xedd480/0, E_0xedd480/1, E_0xedd480/2;
S_0xf47610 .scope module, "pad1" "pad" 4 94, 8 1 0, S_0xefd190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "output_input"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "data_in"
    .port_info 3 /OUTPUT 1 "data_out"
    .port_info 4 /INPUT 1 "sd_clock"
    .port_info 5 /INPUT 1 "i_port"
    .port_info 6 /OUTPUT 1 "o_port"
v0xf47840_0 .net "data_in", 0 0, v0xf44870_0;  alias, 1 drivers
v0xf47900_0 .var "data_out", 0 0;
v0xf479d0_0 .net "enable", 0 0, v0xf468f0_0;  alias, 1 drivers
v0xf47ad0_0 .net "i_port", 0 0, v0xf4cd30_0;  alias, 1 drivers
v0xf47b70_0 .var "o_port", 0 0;
v0xf47c60_0 .net "output_input", 0 0, v0xf46740_0;  alias, 1 drivers
v0xf47d00_0 .net "sd_clock", 0 0, v0xf4d170_0;  alias, 1 drivers
S_0xf493d0 .scope module, "control_i1" "control_cmd" 3 57, 9 1 0, S_0xf0d620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "new_command"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 32 "cmd_argument"
    .port_info 4 /INPUT 6 "cmd_index"
    .port_info 5 /INPUT 1 "timeout_enable"
    .port_info 6 /INPUT 1 "ack_in"
    .port_info 7 /INPUT 1 "strobe_in"
    .port_info 8 /INPUT 128 "cmd_in"
    .port_info 9 /INPUT 1 "time_out"
    .port_info 10 /OUTPUT 128 "response"
    .port_info 11 /OUTPUT 1 "command_complete"
    .port_info 12 /OUTPUT 1 "strobe_out"
    .port_info 13 /OUTPUT 1 "ack_out"
    .port_info 14 /OUTPUT 1 "idle_out"
    .port_info 15 /OUTPUT 40 "cmd_out"
    .port_info 16 /OUTPUT 1 "enable_response"
    .port_info 17 /INPUT 1 "ack_response"
    .port_info 18 /OUTPUT 1 "enable_command_complete"
    .port_info 19 /INPUT 1 "ack_command_complete"
P_0xf495c0 .param/l "idle" 0 9 54, C4<0010>;
P_0xf49600 .param/l "processing" 0 9 56, C4<1000>;
P_0xf49640 .param/l "reset_state" 0 9 53, C4<0001>;
P_0xf49680 .param/l "setting_outputs" 0 9 55, C4<0100>;
v0xf49c20_0 .net "ack_command_complete", 0 0, v0xf4c830_0;  alias, 1 drivers
v0xf49d00_0 .net "ack_in", 0 0, v0xf45f20_0;  alias, 1 drivers
v0xf49e10_0 .var "ack_out", 0 0;
v0xf49f00_0 .net "ack_response", 0 0, v0xf4c920_0;  alias, 1 drivers
v0xf49fa0_0 .net "clock", 0 0, v0xf4ca10_0;  alias, 1 drivers
v0xf4a090_0 .net "cmd_argument", 31 0, v0xf4cb00_0;  alias, 1 drivers
v0xf4a170_0 .net "cmd_in", 127 0, v0xf46ea0_0;  alias, 1 drivers
v0xf4a280_0 .net "cmd_index", 5 0, v0xf4cbf0_0;  alias, 1 drivers
v0xf4a360_0 .var "cmd_out", 39 0;
v0xf4a4b0_0 .var "command_complete", 0 0;
v0xf4a570_0 .var "enable_command_complete", 0 0;
v0xf4a630_0 .var "enable_response", 0 0;
v0xf4a6f0_0 .var "idle_out", 0 0;
v0xf4a7e0_0 .net "new_command", 0 0, v0xf4cdd0_0;  alias, 1 drivers
v0xf4a8a0_0 .var "next_state", 3 0;
v0xf4a980_0 .net "reset", 0 0, v0xf4cfb0_0;  alias, 1 drivers
v0xf4aa70_0 .var "response", 127 0;
v0xf4ac20_0 .var "state", 3 0;
v0xf4acc0_0 .net "strobe_in", 0 0, v0xf471d0_0;  alias, 1 drivers
v0xf4adb0_0 .var "strobe_out", 0 0;
v0xf4aea0_0 .net "time_out", 0 0, v0xf45fe0_0;  alias, 1 drivers
v0xf4af90_0 .net "timeout_enable", 0 0, v0xf4d210_0;  alias, 1 drivers
E_0xf49b30/0 .event edge, v0xf4ac20_0, v0xf4a7e0_0, v0xf4a280_0, v0xf4a090_0;
E_0xf49b30/1 .event edge, v0xf471d0_0, v0xf46ea0_0, v0xf45f20_0, v0xf49f00_0;
E_0xf49b30/2 .event edge, v0xf49c20_0;
E_0xf49b30 .event/or E_0xf49b30/0, E_0xf49b30/1, E_0xf49b30/2;
E_0xf49bc0 .event posedge, v0xf49fa0_0;
S_0xf4c540 .scope module, "valores" "probador" 2 28, 10 3 0, S_0xf0d4a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "new_command"
    .port_info 1 /OUTPUT 1 "clock"
    .port_info 2 /OUTPUT 1 "reset"
    .port_info 3 /OUTPUT 32 "cmd_argument"
    .port_info 4 /OUTPUT 6 "cmd_index"
    .port_info 5 /OUTPUT 1 "timeout_enable"
    .port_info 6 /OUTPUT 1 "sd_clock"
    .port_info 7 /OUTPUT 1 "cmd_pin_in"
    .port_info 8 /OUTPUT 1 "no_response"
    .port_info 9 /OUTPUT 1 "ack_response"
    .port_info 10 /OUTPUT 1 "ack_command_complete"
v0xf4c830_0 .var "ack_command_complete", 0 0;
v0xf4c920_0 .var "ack_response", 0 0;
v0xf4ca10_0 .var "clock", 0 0;
v0xf4cb00_0 .var "cmd_argument", 31 0;
v0xf4cbf0_0 .var "cmd_index", 5 0;
v0xf4cd30_0 .var "cmd_pin_in", 0 0;
v0xf4cdd0_0 .var "new_command", 0 0;
v0xf4cec0_0 .var "no_response", 0 0;
v0xf4cfb0_0 .var "reset", 0 0;
v0xf4d170_0 .var "sd_clock", 0 0;
v0xf4d210_0 .var "timeout_enable", 0 0;
    .scope S_0xf4c540;
T_0 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0xf4cbf0_0, 0, 6;
    %pushi/vec4 4288282504, 0, 32;
    %store/vec4 v0xf4cb00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf4cfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf4d210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf4cdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf4ca10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf4d170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf4cd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf4cec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf4c920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf4c830_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf4cdd0_0, 0, 1;
    %delay 400000, 0;
    %delay 800000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf4c920_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf4c830_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 10 53 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0xf4c540;
T_1 ;
    %delay 1000, 0;
    %load/vec4 v0xf4ca10_0;
    %nor/r;
    %store/vec4 v0xf4ca10_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0xf4c540;
T_2 ;
    %delay 1000, 0;
    %load/vec4 v0xf4d170_0;
    %nor/r;
    %store/vec4 v0xf4d170_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0xf4c540;
T_3 ;
    %delay 2000, 0;
    %load/vec4 v0xf4cd30_0;
    %nor/r;
    %store/vec4 v0xf4cd30_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0xf493d0;
T_4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xf4ac20_0, 0, 4;
    %end;
    .thread T_4;
    .scope S_0xf493d0;
T_5 ;
    %wait E_0xf49bc0;
    %load/vec4 v0xf4a8a0_0;
    %assign/vec4 v0xf4ac20_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0xf493d0;
T_6 ;
    %wait E_0xf49b30;
    %load/vec4 v0xf4ac20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0xf4aa70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4a4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4adb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf49e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4a6f0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0xf4a360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4a630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4a570_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0xf4a8a0_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0xf4a7e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.5, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0xf4a8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4a6f0_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0xf4a8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4a6f0_0, 0;
T_6.6 ;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4adb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 39, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xf4a360_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 38, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xf4a360_0, 4, 5;
    %load/vec4 v0xf4a280_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xf4a360_0, 4, 5;
    %load/vec4 v0xf4a090_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xf4a360_0, 4, 5;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0xf4a8a0_0, 0;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0xf4acc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4a570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4a4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf49e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf4a630_0, 0;
    %load/vec4 v0xf4a170_0;
    %assign/vec4 v0xf4aa70_0, 0;
    %load/vec4 v0xf49d00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xf49f00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0xf49c20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0xf4a8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4a630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf4a570_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0xf4a8a0_0, 0;
T_6.10 ;
T_6.7 ;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xf453c0;
T_7 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0xf47030_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0xf453c0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf46080_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0xf453c0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf46990_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0xf453c0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf46a50_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0xf453c0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf46e00_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0xf453c0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf46320_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0xf453c0;
T_13 ;
    %wait E_0xef5f00;
    %load/vec4 v0xf465c0_0;
    %assign/vec4 v0xf47030_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0xf453c0;
T_14 ;
    %wait E_0xedd480;
    %load/vec4 v0xf47030_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %jmp T_14.8;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf45f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf471d0_0, 0;
    %pushi/vec4 0, 0, 15;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xf46ea0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf45fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf46460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf46160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf46250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf46d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf468f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf46740_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xf465c0_0, 0;
    %jmp T_14.8;
T_14.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf46e00_0, 0;
    %load/vec4 v0xf463c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.9, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xf465c0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v0xf47110_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.11, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0xf465c0_0, 0;
    %jmp T_14.12;
T_14.11 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xf465c0_0, 0;
T_14.12 ;
T_14.10 ;
    %jmp T_14.8;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf46160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf468f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf46740_0, 0;
    %load/vec4 v0xf463c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.13, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xf465c0_0, 0;
    %jmp T_14.14;
T_14.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf46a50_0, 0;
T_14.14 ;
    %jmp T_14.8;
T_14.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf46460_0, 0;
    %load/vec4 v0xf463c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.15, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xf465c0_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0xf47290_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.17, 4;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0xf465c0_0, 0;
    %jmp T_14.18;
T_14.17 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0xf465c0_0, 0;
T_14.18 ;
T_14.16 ;
    %jmp T_14.8;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf46740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf46320_0, 0;
    %load/vec4 v0xf46990_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf45fe0_0, 0;
    %jmp T_14.20;
T_14.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf45fe0_0, 0;
T_14.20 ;
    %load/vec4 v0xf463c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.21, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xf465c0_0, 0;
    %jmp T_14.22;
T_14.21 ;
    %load/vec4 v0xf46b10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0xf46680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_14.23, 4;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0xf465c0_0, 0;
    %jmp T_14.24;
T_14.23 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0xf465c0_0, 0;
T_14.24 ;
T_14.22 ;
    %jmp T_14.8;
T_14.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf471d0_0, 0;
    %load/vec4 v0xf46800_0;
    %assign/vec4 v0xf46ea0_0, 0;
    %load/vec4 v0xf463c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.25, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xf465c0_0, 0;
    %jmp T_14.26;
T_14.25 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0xf465c0_0, 0;
T_14.26 ;
    %jmp T_14.8;
T_14.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf45f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf471d0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0xf46ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf45fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf46460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf46160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf46250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf46d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf468f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf46740_0, 0;
    %load/vec4 v0xf463c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.27, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xf465c0_0, 0;
    %jmp T_14.28;
T_14.27 ;
    %load/vec4 v0xf45e40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.29, 4;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0xf465c0_0, 0;
    %jmp T_14.30;
T_14.29 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0xf465c0_0, 0;
T_14.30 ;
T_14.28 ;
    %jmp T_14.8;
T_14.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf45f20_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xf465c0_0, 0;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0xf453c0;
T_15 ;
    %wait E_0xf24ce0;
    %load/vec4 v0xf47030_0;
    %cmpi/ne 16, 0, 8;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xf46080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf46990_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xf46080_0;
    %cmpi/ne 136, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0xf46080_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xf46080_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xf46080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf46990_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xf453c0;
T_16 ;
    %wait E_0xef5f00;
    %load/vec4 v0xf47030_0;
    %pushi/vec4 4, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xf46a50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0xf465c0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0xf465c0_0;
    %assign/vec4 v0xf465c0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0xf453c0;
T_17 ;
    %wait E_0xf24ce0;
    %load/vec4 v0xf47030_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xf46e00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf46d60_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf46d60_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0xf453c0;
T_18 ;
    %wait E_0xef5f00;
    %load/vec4 v0xf47030_0;
    %pushi/vec4 16, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xf46320_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xf46250_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0xf46250_0;
    %assign/vec4 v0xf46250_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xed89b0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf44120_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0xed89b0;
T_20 ;
    %wait E_0xef5f00;
    %load/vec4 v0xf44660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xf44870_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0xf44580_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0xf44200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0xf444a0_0;
    %assign/vec4 v0xf44580_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0xf44580_0;
    %assign/vec4 v0xf44580_0, 0;
T_20.3 ;
    %load/vec4 v0xf442d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0xf44580_0;
    %pushi/vec4 39, 0, 32;
    %load/vec4 v0xf44120_0;
    %sub;
    %part/s 1;
    %assign/vec4 v0xf44870_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0xf44870_0;
    %assign/vec4 v0xf44870_0, 0;
T_20.5 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0xed89b0;
T_21 ;
    %wait E_0xef5f00;
    %load/vec4 v0xf44660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xf44120_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0xf442d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0xf44120_0;
    %cmpi/ne 39, 0, 32;
    %jmp/0xz  T_21.4, 4;
    %load/vec4 v0xf44120_0;
    %addi 1, 0, 32;
    %assign/vec4 v0xf44120_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xf44120_0, 0;
T_21.5 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xed89b0;
T_22 ;
    %wait E_0xef5f00;
    %load/vec4 v0xf44120_0;
    %cmpi/e 39, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf44390_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf44390_0, 0, 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0xed89b0;
T_23 ;
    %wait E_0xf24ce0;
    %load/vec4 v0xf44390_0;
    %assign/vec4 v0xf24f00_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0xf44a50;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf44df0_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0xf44a50;
T_25 ;
    %wait E_0xef5f00;
    %load/vec4 v0xf45080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0xf44fa0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0xf44ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0xf45240_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 127, 0, 32;
    %load/vec4 v0xf44df0_0;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xf44fa0_0, 4, 5;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0xf44fa0_0;
    %assign/vec4 v0xf44fa0_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0xf44a50;
T_26 ;
    %wait E_0xef5f00;
    %load/vec4 v0xf44ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0xf44df0_0;
    %cmpi/ne 127, 0, 32;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v0xf44df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xf44df0_0, 0, 32;
    %jmp T_26.3;
T_26.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf44df0_0, 0, 32;
T_26.3 ;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0xf44a50;
T_27 ;
    %wait E_0xef5f00;
    %load/vec4 v0xf44df0_0;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf44d30_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf44d30_0, 0, 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0xf47610;
T_28 ;
    %wait E_0xef5f00;
    %load/vec4 v0xf479d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0xf47c60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.2, 4;
    %load/vec4 v0xf47840_0;
    %assign/vec4 v0xf47b70_0, 0;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0xf47900_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0xf47b70_0, 0;
    %load/vec4 v0xf47ad0_0;
    %assign/vec4 v0xf47900_0, 0;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0xf47b70_0, 0;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0xf47900_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0xf0d4a0;
T_29 ;
    %vpi_call 2 23 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xf0d4a0 {0 0 0};
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CMD.v";
    "./capa_fisica.v";
    "./wrapper_paralelo_serial.v";
    "./wrapper_serial_paralelo.v";
    "./control_capa_fisica.v";
    "./pad.v";
    "./control_cmd.v";
    "probador.v";
